Cleaning temporary run in directory
Reading extra config directive from /workspace/vtr-verilog-to-routing/ODIN_II/regression_test/.library/output_on_error.conf
Using [1] processors for this benchmarking suite
Benchmark result location: /workspace/vtr-verilog-to-routing/ODIN_II/regression_test/run001
Task: /workspace/vtr-verilog-to-routing/ODIN_II/regression_test/benchmark/suite/yosys+odin/techmap_lightsuite
=========
Task is: common
 ========= Synthesis Test
                                       common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/1r2w/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/1r2w/no_arch
                                       common/1r/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/1r/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/1r/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/1r/no_arch
                                       common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/2r1w/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/2r1w/no_arch
                                       common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/2r2w/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/2r2w/no_arch
                                       common/2r/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/2r/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/2r/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/2r/no_arch
                                       common/adder/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/adder/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/adder/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/adder/no_arch
                                       common/adffe/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/adffe/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/adffe/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/adffe/no_arch
                                       common/adff/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/adff/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/adff/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/adff/no_arch
                                       common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/adlatch/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/adlatch/no_arch
                                       common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/bitwise_not/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/bitwise_not/no_arch
                                       common/bram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/bram/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/bram/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/bram/no_arch
                                       common/dffe/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dffe/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dffe/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dffe/no_arch
                                       common/dff/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dff/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dff/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dff/no_arch
                                       common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dffsre/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dffsre/no_arch
                                       common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dffsr/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dffsr/no_arch
                                       common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/div_by_const/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/div_by_const/no_arch
                                       common/div/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/div/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/div/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/div/no_arch
                                       common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dlatch/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dlatch/no_arch
                                       common/dpram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/dpram/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/dpram/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/dpram/no_arch
                                       common/ge/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/ge/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/ge/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/ge/no_arch
                                       common/gt/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/gt/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/gt/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/gt/no_arch
                                       common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/hierarchy/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/hierarchy/no_arch
                                       common/le/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/le/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/le/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/le/no_arch
                                       common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/logical_not/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/logical_not/no_arch
                                       common/lt/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/lt/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/lt/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/lt/no_arch
                                       common/mem/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/mem/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/mem/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/mem/no_arch
                                       common/memrd/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/memrd/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/memrd/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/memrd/no_arch
                                       common/mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/mod/no_arch
                                       common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/mult_const/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/mult_const/no_arch
                                       common/mult/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/mult/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/mult/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/mult/no_arch
                                       common/mux/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/mux/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/mux/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/mux/no_arch
                                       common/nr/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/nr/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/nr/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/nr/no_arch
                                       common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/nrnw/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/nrnw/no_arch
                                       common/pmux/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/pmux/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/pmux/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/pmux/no_arch
                                       common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/pow_const/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/pow_const/no_arch
                                       common/pow/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/pow/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/pow/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/pow/no_arch
                                       common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/reduce_and/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/reduce_and/no_arch
                                       common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/reduce_bool/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/reduce_bool/no_arch
                                       common/register/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/register/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/register/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/register/no_arch
                                       common/rom/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/rom/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/rom/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/rom/no_arch
                                       common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/sdffce/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/sdffce/no_arch
                                       common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/sdffe/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/sdffe/no_arch
                                       common/sdff/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/sdff/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/sdff/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/sdff/no_arch
                                       common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/shiftx/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/shiftx/no_arch
                                       common/spram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/spram/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/spram/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/spram/no_arch
                                       common/sr/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/sr/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/sr/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/sr/no_arch
                                       common/sub/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . common/sub/k6_frac_N10_frac_chain_mem32K_40nm
                                       common/sub/no_arch
  SIGABRT(134) . . . . . . . . . . . . common/sub/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-75-]{+0+}
    - Po                                  [-34-]{+0+}
    - Memory                              [-32-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . common/1r2w/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-75-]{+0+}
    - Po                                  [-34-]{+0+}
    - logic element                       [-1656-]{+0+}
    - latch                               [-512-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1656-]{+0+}
    - Total Node                          [-2168-]{+0+}
  Failed . . . . . . . . . . . . . . . common/1r/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/1r/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-300-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-300-]{+0+}
    - Total Node                          [-428-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-42-]{+0+}
    - Po                                  [-65-]{+0+}
    - Memory                              [-32-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r1w/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-42-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-1688-]{+0+}
    - latch                               [-512-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1688-]{+0+}
    - Total Node                          [-2200-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-25-]{+0+}
    - Po                                  [-16-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r2w/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-25-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-488-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-488-]{+0+}
    - Total Node                          [-616-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-16-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/2r/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-488-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-488-]{+0+}
    - Total Node                          [-616-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adder/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adder/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adffe/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adffe/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adff/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adff/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/adlatch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/bitwise_not/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/bram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (block_ram^rd_addr~4) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~5) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~6) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~7) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~4) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~5) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~6) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~7) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-19-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-1-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . common/bram/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (block_ram^rd_addr~4) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~5) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~6) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^rd_addr~7) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~4) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~5) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~6) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (block_ram^wr_addr~7) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-19-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-481-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-481-]{+0+}
    - Total Node                          [-609-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffe/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffe/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dff/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dff/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffsre/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dffsr/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-9-]{+0+}
    - Adder                               [-11-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-20-]{+0+}
  Failed . . . . . . . . . . . . . . . common/div_by_const/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-58-]{+0+}
    - Longest Path                        [-22-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-58-]{+0+}
    - Total Node                          [-58-]{+0+}
  Failed . . . . . . . . . . . . . . . common/div/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-16-]{+0+}
    - Adder                               [-19-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-16-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . common/div/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-99-]{+0+}
    - Longest Path                        [-30-]{+0+}
    - Average Path                        [-7-]{+0+}
    - Estimated LUTs                      [-99-]{+0+}
    - Total Node                          [-99-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dlatch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dpram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-49-]{+0+}
    - Po                                  [-32-]{+0+}
    - Memory                              [-16-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-16-]{+0+}
  Failed . . . . . . . . . . . . . . . common/dpram/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-49-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-13616-]{+0+}
    - latch                               [-4096-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-13616-]{+0+}
    - Total Node                          [-17712-]{+0+}
  Failed . . . . . . . . . . . . . . . common/ge/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . common/ge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . common/gt/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-5-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/gt/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/hierarchy/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/le/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . common/le/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . common/logical_not/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . common/lt/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-5-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/lt/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mem/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-17-]{+0+}
    - Po                                  [-8-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mem/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-17-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-480-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-480-]{+0+}
    - Total Node                          [-608-]{+0+}
  Failed . . . . . . . . . . . . . . . common/memrd/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/memrd/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-300-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-300-]{+0+}
    - Total Node                          [-428-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-20-]{+0+}
    - Adder                               [-19-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-26-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-20-]{+0+}
    - Total Node                          [-39-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-131-]{+0+}
    - Longest Path                        [-31-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-131-]{+0+}
    - Total Node                          [-131-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mult_const/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-11-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mult/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-4-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mult/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-19-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mux/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/mux/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/nr/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-40-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-48-]{+0+}
  Failed . . . . . . . . . . . . . . . common/nr/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-340-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-15-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-340-]{+0+}
    - Total Node                          [-468-]{+0+}
  Failed . . . . . . . . . . . . . . . common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-82-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-82-]{+0+}
    - Total Node                          [-90-]{+0+}
  Failed . . . . . . . . . . . . . . . common/nrnw/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-562-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-562-]{+0+}
    - Total Node                          [-690-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pmux/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-230-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-200-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-22-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-200-]{+0+}
    - Total Node                          [-200-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pmux/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-230-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-200-]{+0+}
    - Longest Path                        [-22-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-200-]{+0+}
    - Total Node                          [-200-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-8-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pow_const/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-340-]{+0+}
    - Longest Path                        [-40-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-340-]{+0+}
    - Total Node                          [-340-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pow/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-56-]{+0+}
    - Multiplier                          [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-56-]{+0+}
    - Total Node                          [-62-]{+0+}
  Failed . . . . . . . . . . . . . . . common/pow/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-566-]{+0+}
    - Longest Path                        [-59-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-566-]{+0+}
    - Total Node                          [-566-]{+0+}
  Failed . . . . . . . . . . . . . . . common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/reduce_and/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/reduce_bool/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . common/register/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-4-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-6-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . common/register/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-4-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-6-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . common/rom/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - Memory                              [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . common/rom/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-300-]{+0+}
    - latch                               [-128-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-300-]{+0+}
    - Total Node                          [-428-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdffce/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdffe/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdff/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sdff/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/spram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-26-]{+0+}
    - Po                                  [-16-]{+0+}
    - Memory                              [-16-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-16-]{+0+}
  Failed . . . . . . . . . . . . . . . common/spram/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-26-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-8728-]{+0+}
    - latch                               [-4096-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-8728-]{+0+}
    - Total Node                          [-12824-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sr/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sr/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sub/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/sub/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-5-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . common/shiftx/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}



 ==== LOG common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 1r2w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               12%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/1r2w/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/1r2w/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 1r2w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5388 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/1r/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/1r/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 1r.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/1r/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/1r/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 1r.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 2r1w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/2r1w/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r1w/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 2r1w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5360 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 2r2w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6796 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/2r2w/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r2w/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 2r2w.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/2r/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 2r.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/2r/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/2r/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 2r.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adder/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adder/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adder/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adder/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adffe/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adffe/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: adffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               8%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adffe/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adffe/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: adffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5336 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adff/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adff/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: adff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/adff/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adff/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: adff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: adlatch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/adlatch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/adlatch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: adlatch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6724 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG common/bitwise_not/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/bitwise_not/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/bram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/bram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/bram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/bram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dffe/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffe/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/dffe/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffe/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dff/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dff/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6564 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dff/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dff/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dffsre.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dffsre/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffsre/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dffsre.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dffsr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dffsr/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dffsr/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dffsr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: div_by_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/div_by_const/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/div_by_const/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: div_by_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/div/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/div/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/div/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/div/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dlatch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dlatch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dlatch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dlatch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dpram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dpram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: dpram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/dpram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/dpram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: dpram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5600 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/ge/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/ge/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: ge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6764 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/ge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/ge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: ge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/gt/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/gt/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: gt.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6612 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/gt/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/gt/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: gt.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: hierarchy.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/hierarchy/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/hierarchy/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: hierarchy.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/le/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/le/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: le.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6500 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/le/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/le/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: le.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: logical_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/logical_not/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/logical_not/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: logical_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/lt/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/lt/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: lt.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/lt/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/lt/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: lt.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mem/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mem/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mem.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          538
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mem/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mem/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mem.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/memrd/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/memrd/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: memrd.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/memrd/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/memrd/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: memrd.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5436 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mult_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mult_const/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mult_const/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mult_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mult/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mult/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mult.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6764 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mult/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mult/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mult.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5568 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mux/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mux/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/mux/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/mux/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/nr/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/nr/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: nr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6800 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/nr/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/nr/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5400 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: nrnw.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/nrnw/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/nrnw/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nrnw.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/pmux/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pmux/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: pmux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6852 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/pmux/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pmux/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: pmux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: pow_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6496 KiB
	Average Memory:    0 KiB
	Minor PF:          539
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/pow_const/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pow_const/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: pow_const.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG common/pow/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pow/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: pow.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/pow/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/pow/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: pow.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: reduce_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/reduce_and/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/reduce_and/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: reduce_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: reduce_bool.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6500 KiB
	Average Memory:    0 KiB
	Minor PF:          541
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/reduce_bool/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/reduce_bool/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: reduce_bool.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/register/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/register/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/register/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/register/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/rom/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/rom/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: rom.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/rom/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/rom/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: rom.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sdffce.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdffce/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdffce/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sdffce.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sdffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdffe/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdffe/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sdffe.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdff/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdff/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sdff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sdff/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sdff/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sdff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: shiftx.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6672 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG common/shiftx/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/shiftx/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: shiftx.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/spram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/spram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: spram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6740 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG common/spram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/spram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: spram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5372 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG common/sr/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sr/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6800 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sr/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sr/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5568 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sub/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sub/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sub.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6868 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG common/sub/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: common/sub/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sub.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    10+5
	Program Exit Code: 0



Task is: syntax
 ========= Synthesis Test
                                       syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/8_bit_for_pass_through_module/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through_module/no_arch
                                       syntax/8_bit_for_pass_through/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through/no_arch
                                       syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/8_bit_for_pass_through_off_by_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_for_pass_through_off_by_1/no_arch
                                       syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/8_bit_pass_through_module/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/8_bit_pass_through_module/no_arch
                                       syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/and_primitive/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/and_primitive/no_arch
                                       syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/basic_expression_in_function_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_function_port/no_arch
                                       syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/basic_expression_in_module_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_module_port/no_arch
                                       syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/basic_expression_in_task_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/basic_expression_in_task_port/no_arch
                                       syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bitwise_op_expression_in_function_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_function_port/no_arch
                                       syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bitwise_op_expression_in_module_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_module_port/no_arch
                                       syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bitwise_op_expression_in_task_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bitwise_op_expression_in_task_port/no_arch
                                       syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_dag5_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag5_mod/no_arch
                                       syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_dag6_mod_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag6_mod_log/no_arch
                                       syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_dag7_mod_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_dag7_mod_log/no_arch
                                       syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_DL_4_bit_updown_counter/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_4_bit_updown_counter/no_arch
                                       syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
                                       syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
                                       syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_DL_simple_fsm/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_DL_simple_fsm/no_arch
                                       syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_function_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_function_1/no_arch
                                       syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_function_2/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_function_2/no_arch
                                       syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_jk_rtl/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_jk_rtl/no_arch
                                       syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_log_all/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_log_all/no_arch
                                       syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_simple_memory/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_simple_memory/no_arch
                                       syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/bm_unused_input_pins/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/bm_unused_input_pins/no_arch
                                       syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/both_ram/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/both_ram/no_arch
                                       syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/cf_fft_1024_16/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/cf_fft_1024_16/no_arch
                                       syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/complex_post_for_loop/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/complex_post_for_loop/no_arch
                                       syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/conditional_expression_in_function_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_function_port/no_arch
                                       syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/conditional_expression_in_module_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_module_port/no_arch
                                       syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/conditional_expression_in_task_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/conditional_expression_in_task_port/no_arch
                                       syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/constant_module_inst/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/constant_module_inst/no_arch
                                       syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/deassign/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/deassign/no_arch
                                       syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/delay_syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/delay_syntax/no_arch
                                       syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/diffeq_f_systemC/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/diffeq_f_systemC/no_arch
                                       syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/diffeq_paj_convert/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/diffeq_paj_convert/no_arch
                                       syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/expression_in_chain_modules/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/expression_in_chain_modules/no_arch
                                       syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch
                                       syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/flip_flop_enable/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/flip_flop_enable/no_arch
                                       syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/flip_flop_enable_w_begin_label/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/flip_flop_enable_w_begin_label/no_arch
                                       syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/for_loop_adv_post/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/for_loop_adv_post/no_arch
                                       syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/for_loop_adv_pre/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/for_loop_adv_pre/no_arch
                                       syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/freq_division/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/freq_division/no_arch
                                       syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/function_automatic/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/function_automatic/no_arch
                                       syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/function_hdr/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/function_hdr/no_arch
                                       syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/function_syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/function_syntax/no_arch
                                       syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/h7_of_8_bit_for_pass_through/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/h7_of_8_bit_for_pass_through/no_arch
                                       syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/ifdef-else-syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/ifdef-else-syntax/no_arch
                                       syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/ifndef-else-syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/ifndef-else-syntax/no_arch
                                       syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/include-syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/include-syntax/no_arch
                                       syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/inferred_DPram/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_DPram/no_arch
                                       syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/inferred_ram_w_clog2/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_ram_w_clog2/no_arch
                                       syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/inferred_SPram/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/inferred_SPram/no_arch
                                       syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_function_invalid_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid_1/no_arch
                                       syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_function_invalid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid/no_arch
                                       syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_function_valid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_function_valid/no_arch
                                       syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_task_invalid_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid_1/no_arch
                                       syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_task_invalid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid/no_arch
                                       syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiated_by_name_task_valid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiated_by_name_task_valid/no_arch
                                       syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiating_by_name_invalid_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid_1/no_arch
                                       syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiating_by_name_invalid_mix_ports/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid_mix_ports/no_arch
                                       syntax/instantiating_by_name_invalid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_invalid/no_arch
                                       syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/instantiating_by_name_valid/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/instantiating_by_name_valid/no_arch
                                       syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
                                       syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/macro_in_module_declaration/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/macro_in_module_declaration/no_arch
                                       syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/matrix_multiplication/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/matrix_multiplication/no_arch
                                       syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/memlooptesting/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/memlooptesting/no_arch
                                       syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/memory_combinational/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/memory_combinational/no_arch
                                       syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/mix_expression_in_function_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_function_port/no_arch
                                       syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/mix_expression_in_module_port_nested/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_module_port_nested/no_arch
                                       syntax/mix_expression_in_module_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_module_port/no_arch
                                       syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/mix_expression_in_task_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/mix_expression_in_task_port/no_arch
                                       syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/multi_assignment/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_assignment/no_arch
                                       syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/multi_clock_reader_writer/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_clock_reader_writer/no_arch
                                       syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/multi_edge_reader_writer/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_edge_reader_writer/no_arch
                                       syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/multi_module_io_data_types/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_module_io_data_types/no_arch
                                       syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/multi_module/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/multi_module/no_arch
                                       syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/nested-ifdef-syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/nested-ifdef-syntax/no_arch
                                       syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/no_input/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/no_input/no_arch
                                       syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/no_output/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/no_output/no_arch
                                       syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/no_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/no_port/no_arch
                                       syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/not_enough_wires/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/not_enough_wires/no_arch
                                       syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/part_select/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/part_select/no_arch
                                       syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/preprocessor_complex_define/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_complex_define/no_arch
                                       syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/preprocessor_define/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_define/no_arch
                                       syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/preprocessor_define_with_comment/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/preprocessor_define_with_comment/no_arch
                                       syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/rs_decoder_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/rs_decoder_1/no_arch
                                       syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/rs_decoder_2/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/rs_decoder_2/no_arch
                                       syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/sign_extend_nomem/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/sign_extend_nomem/no_arch
                                       syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/simple_function/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_function/no_arch
                                       syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/simple_module/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_module/no_arch
                                       syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/simple_task/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/simple_task/no_arch
                                       syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/spram_big/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/spram_big/no_arch
                                       syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/task_automatic/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/task_automatic/no_arch
                                       syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/task_multiple_instances/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/task_multiple_instances/no_arch
                                       syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/timescale_syntax/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/timescale_syntax/no_arch
                                       syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/top_and/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/top_and/no_arch
                                       syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/unconnected_input/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/unconnected_input/no_arch
                                       syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/undeclared_signal/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/undeclared_signal/no_arch
                                       syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/unordered_ports/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/unordered_ports/no_arch
                                       syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/vector_and/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/vector_and/no_arch
                                       syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm
                                       syntax/vector_buf/no_arch
  SIGABRT(134) . . . . . . . . . . . . syntax/vector_buf/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through_module/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_for_pass_through_off_by_1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/8_bit_pass_through_module/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/and_primitive/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_function_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-2-]{+0+}
    - Adder                               [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_module_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-12-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-12-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/basic_expression_in_task_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_function_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-7-]{+0+}
    - Adder                               [-9-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-16-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_module_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-19-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bitwise_op_expression_in_task_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-14-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-14-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag5_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-14-]{+0+}
    - latch                               [-9-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-14-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-12-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-12-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag6_mod_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-12-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-12-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_dag7_mod_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_4_bit_updown_counter/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-9-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-34-]{+0+}
    - logic element                       [-15-]{+0+}
    - Adder                               [-66-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-46-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-15-]{+0+}
    - Total Node                          [-81-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-34-]{+0+}
    - logic element                       [-141-]{+0+}
    - Longest Path                        [-45-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-141-]{+0+}
    - Total Node                          [-141-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-34-]{+0+}
    - logic element                       [-9-]{+0+}
    - Adder                               [-68-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-43-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-77-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-34-]{+0+}
    - logic element                       [-139-]{+0+}
    - Longest Path                        [-42-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-139-]{+0+}
    - Total Node                          [-139-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-14-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-12-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-14-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_DL_simple_fsm/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-14-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-12-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-14-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bm_function_1/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bm_function_2/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-15-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-15-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_jk_rtl/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-15-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-15-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-448-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-448-]{+0+}
    - Total Node                          [-448-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_log_all/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-448-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-448-]{+0+}
    - Total Node                          [-448-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (bm_simple_memory^address_out~3) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (bm_simple_memory^address_in~3) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - Memory                              [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_simple_memory/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (bm_simple_memory^address_out~3) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (bm_simple_memory^address_in~3) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-121-]{+0+}
    - latch                               [-24-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-121-]{+0+}
    - Total Node                          [-145-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/bm_unused_input_pins/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-8-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/both_ram/no_arch
    - errors                              [-['[NETLIST] Memory dual_port_ram^MEM~0 of depth 2^11 exceeds ODIN bound of 2^10.']-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-67-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-32611-]{+0+}
    - latch                               [-6273-]{+0+}
    - Adder                               [-1195-]{+-1+}
    - Multiplier                          [-38-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-400-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-35974-]{+0+}
    - Total Node                          [-40118-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/cf_fft_1024_16/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-67-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-84199-]{+0+}
    - latch                               [-6273-]{+0+}
    - Longest Path                        [-854-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-84199-]{+0+}
    - Total Node                          [-90473-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/complex_post_for_loop/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_function_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-6-]{+0+}
    - Adder                               [-9-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-15-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_module_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-18-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/conditional_expression_in_task_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - Memory                              [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/constant_module_inst/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-168-]{+0+}
    - latch                               [-64-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-168-]{+0+}
    - Total Node                          [-232-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/deassign/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/delay_syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-96-]{+0+}
    - logic element                       [-351-]{+0+}
    - latch                               [-96-]{+0+}
    - Adder                               [-132-]{+-1+}
    - Multiplier                          [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-118-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-361-]{+0+}
    - Total Node                          [-585-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/diffeq_f_systemC/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-65-]{+0+}
    - Po                                  [-96-]{+0+}
    - logic element                       [-5260-]{+0+}
    - latch                               [-96-]{+0+}
    - Longest Path                        [-1461-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5260-]{+0+}
    - Total Node                          [-5357-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-96-]{+0+}
    - logic element                       [-551-]{+0+}
    - latch                               [-193-]{+0+}
    - Adder                               [-132-]{+-1+}
    - Multiplier                          [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-126-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-561-]{+0+}
    - Total Node                          [-882-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/diffeq_paj_convert/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-96-]{+0+}
    - logic element                       [-5460-]{+0+}
    - latch                               [-193-]{+0+}
    - Longest Path                        [-1580-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-5460-]{+0+}
    - Total Node                          [-5654-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-16-]{+0+}
    - latch                               [-17-]{+0+}
    - Adder                               [-17-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/expression_in_chain_modules/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-25-]{+0+}
    - latch                               [-17-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-25-]{+0+}
    - Total Node                          [-43-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/flip_flop_enable/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/flip_flop_enable_w_begin_label/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/for_loop_adv_post/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/for_loop_adv_pre/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/freq_division/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_automatic/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_hdr/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/function_syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-15-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/h7_of_8_bit_for_pass_through/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-7-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-15-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/ifdef-else-syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/ifndef-else-syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/include-syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-73-]{+0+}
    - Po                                  [-64-]{+0+}
    - Memory                              [-32-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_DPram/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-73-]{+0+}
    - Po                                  [-64-]{+0+}
    - logic element                       [-1688-]{+0+}
    - latch                               [-512-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1688-]{+0+}
    - Total Node                          [-2200-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-160-]{+0+}
    - Memory                              [-96-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-96-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_ram_w_clog2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-160-]{+0+}
    - logic element                       [-6447-]{+0+}
    - latch                               [-3072-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6447-]{+0+}
    - Total Node                          [-9519-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - latch                               [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-33-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/inferred_SPram/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - latch                               [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-33-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid_1/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_invalid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_function_valid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid_1/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_invalid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiated_by_name_task_valid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid_1/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid_mix_ports/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_invalid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/instantiating_by_name_valid/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - latch                               [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-33-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/macro_in_module_declaration/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - latch                               [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-33-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/matrix_multiplication/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-64-]{+0+}
    - latch                               [-32-]{+0+}
    - Memory                              [-32-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-64-]{+0+}
    - Total Node                          [-129-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/memlooptesting/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-38-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1156-]{+0+}
    - latch                               [-544-]{+0+}
    - Longest Path                        [-12-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1156-]{+0+}
    - Total Node                          [-1701-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-79-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-82-]{+0+}
    - latch                               [-1-]{+0+}
    - Adder                               [-2-]{+-1+}
    - Memory                              [-32-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-82-]{+0+}
    - Total Node                          [-118-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/memory_combinational/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-79-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-25987-]{+0+}
    - latch                               [-8193-]{+0+}
    - Longest Path                        [-15-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-25987-]{+0+}
    - Total Node                          [-34181-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_function_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-4-]{+0+}
    - Adder                               [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-1-]{+0+}
    - Adder                               [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_module_port_nested/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_module_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-13-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-13-]{+0+}
    - Total Node                          [-13-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/mix_expression_in_task_port/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_assignment/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-2-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-173-]{+0+}
    - latch                               [-33-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-32-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-173-]{+0+}
    - Total Node                          [-208-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_clock_reader_writer/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-2-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-173-]{+0+}
    - latch                               [-33-]{+0+}
    - Longest Path                        [-32-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-173-]{+0+}
    - Total Node                          [-208-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (multiclock_reader_writer^addr_read~2) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (multiclock_reader_writer^addr_write~2) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-4-]{+0+}
    - Memory                              [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_edge_reader_writer/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] Input pin (multiclock_reader_writer^addr_read~2) exceeds the size of its connected port, will be left unconnected', '[NETLIST] Input pin (multiclock_reader_writer^addr_write~2) exceeds the size of its connected port, will be left unconnected']-]{+[]+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-76-]{+0+}
    - latch                               [-16-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-76-]{+0+}
    - Total Node                          [-92-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-64-]{+0+}
    - logic element                       [-64-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-64-]{+0+}
    - Total Node                          [-64-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_module_io_data_types/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-64-]{+0+}
    - logic element                       [-64-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-64-]{+0+}
    - Total Node                          [-64-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/multi_module/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/nested-ifdef-syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/no_input/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - generic logic size                  [-4-]{+-1+}
  Failed . . . . . . . . . . . . . . . syntax/no_output/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - generic logic size                  [-4-]{+-1+}
  Failed . . . . . . . . . . . . . . . syntax/no_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/not_enough_wires/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-6-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/part_select/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-6-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_complex_define/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_define/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/preprocessor_define_with_comment/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-3409-]{+0+}
    - latch                               [-517-]{+0+}
    - Adder                               [-31-]{+-1+}
    - Multiplier                          [-13-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-1092-]{+0+}
    - Average Path                        [-7-]{+0+}
    - Estimated LUTs                      [-3516-]{+0+}
    - Total Node                          [-3971-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/rs_decoder_1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-3856-]{+0+}
    - latch                               [-517-]{+0+}
    - Longest Path                        [-1332-]{+0+}
    - Average Path                        [-7-]{+0+}
    - Estimated LUTs                      [-3856-]{+0+}
    - Total Node                          [-4374-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-11-]{+0+}
    - logic element                       [-11071-]{+0+}
    - latch                               [-616-]{+0+}
    - Adder                               [-41-]{+-1+}
    - Multiplier                          [-9-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-1191-]{+0+}
    - Average Path                        [-8-]{+0+}
    - Estimated LUTs                      [-13011-]{+0+}
    - Total Node                          [-11738-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/rs_decoder_2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-11-]{+0+}
    - logic element                       [-12116-]{+0+}
    - latch                               [-616-]{+0+}
    - Longest Path                        [-1646-]{+0+}
    - Average Path                        [-8-]{+0+}
    - Estimated LUTs                      [-12116-]{+0+}
    - Total Node                          [-12733-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-82-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-82-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/sign_extend_nomem/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-82-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-82-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_function/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_module/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/simple_task/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-17-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Adder                               [-9-]{+-1+}
    - Memory                              [-16-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/spram_big/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-17-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-8751-]{+0+}
    - latch                               [-4104-]{+0+}
    - Longest Path                        [-40-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-8751-]{+0+}
    - Total Node                          [-12856-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/task_automatic/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-4-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-7-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/task_multiple_instances/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-7-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/timescale_syntax/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/top_and/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/unconnected_input/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - generic logic size                  [-4-]{+-1+}
  Failed . . . . . . . . . . . . . . . syntax/undeclared_signal/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/unordered_ports/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/vector_and/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . syntax/vector_buf/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 8_bit_for_pass_through_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_for_pass_through_module/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through_module/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 8_bit_for_pass_through_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_for_pass_through/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 8_bit_for_pass_through_off_by_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_for_pass_through_off_by_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_for_pass_through_off_by_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 8_bit_for_pass_through_off_by_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: 8_bit_pass_through_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6744 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/8_bit_pass_through_module/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/8_bit_pass_through_module/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: 8_bit_pass_through_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: and_primitive.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6720 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/and_primitive/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/and_primitive/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: and_primitive.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: basic_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_function_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_function_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: basic_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5568 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: basic_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_module_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_module_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: basic_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5372 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: basic_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               12%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/basic_expression_in_task_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/basic_expression_in_task_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: basic_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bitwise_op_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_function_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_function_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bitwise_op_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bitwise_op_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6580 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_module_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_module_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bitwise_op_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bitwise_op_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bitwise_op_expression_in_task_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bitwise_op_expression_in_task_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bitwise_op_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag5_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag5_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag5_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag5_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag6_mod_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6672 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag6_mod_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag6_mod_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag6_mod_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5584 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag7_mod_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_dag7_mod_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_dag7_mod_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag7_mod_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_4_bit_updown_counter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_4_bit_updown_counter/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_4_bit_updown_counter/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_4_bit_updown_counter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_nbit_adder_with_carryout_and_overflow.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_nbit_adder_with_carryout_and_overflow.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_simple_fsm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               15%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG syntax/bm_DL_simple_fsm/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_DL_simple_fsm/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_simple_fsm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_function_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_function_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_function_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_function_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_function_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               7%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_function_2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_function_2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_function_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_jk_rtl.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_jk_rtl/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_jk_rtl/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_jk_rtl.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_log_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_log_all/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_log_all/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_log_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_simple_memory.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_simple_memory/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_simple_memory/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_simple_memory.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_unused_input_pins.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/bm_unused_input_pins/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/bm_unused_input_pins/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_unused_input_pins.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/both_ram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/both_ram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: cf_fft_1024_16.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/cf_fft_1024_16/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/cf_fft_1024_16/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: cf_fft_1024_16.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: complex_post_for_loop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6744 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/complex_post_for_loop/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/complex_post_for_loop/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: complex_post_for_loop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: conditional_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_function_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_function_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: conditional_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5620 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: conditional_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6724 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_module_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_module_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: conditional_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: conditional_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/conditional_expression_in_task_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/conditional_expression_in_task_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: conditional_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: constant_module_inst.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/constant_module_inst/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/constant_module_inst/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: constant_module_inst.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: deassign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/deassign/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/deassign/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: deassign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: delay_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/delay_syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/delay_syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: delay_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: diffeq_f_systemC.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/diffeq_f_systemC/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/diffeq_f_systemC/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: diffeq_f_systemC.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: diffeq_paj_convert.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/diffeq_paj_convert/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/diffeq_paj_convert/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: diffeq_paj_convert.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5476 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: expression_in_chain_modules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/expression_in_chain_modules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/expression_in_chain_modules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: expression_in_chain_modules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: fir_scu_rtl_restructured_for_cmm_exp.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: fir_scu_rtl_restructured_for_cmm_exp.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: flip_flop_enable.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/flip_flop_enable/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/flip_flop_enable/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: flip_flop_enable.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: flip_flop_enable_w_begin_label.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6620 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/flip_flop_enable_w_begin_label/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/flip_flop_enable_w_begin_label/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: flip_flop_enable_w_begin_label.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: for_loop_adv_post.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6784 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/for_loop_adv_post/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/for_loop_adv_post/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: for_loop_adv_post.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: for_loop_adv_pre.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/for_loop_adv_pre/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/for_loop_adv_pre/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: for_loop_adv_pre.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: freq_division.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/freq_division/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/freq_division/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: freq_division.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: function_automatic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          554
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/function_automatic/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_automatic/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_automatic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5476 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: function_hdr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/function_hdr/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_hdr/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_hdr.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5584 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: function_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/function_syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/function_syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: h7_of_8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/h7_of_8_bit_for_pass_through/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/h7_of_8_bit_for_pass_through/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: h7_of_8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: ifdef-else-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/ifdef-else-syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/ifdef-else-syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: ifdef-else-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: ifndef-else-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/ifndef-else-syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/ifndef-else-syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: ifndef-else-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: include-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/include-syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/include-syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: include-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: inferred_DPram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_DPram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_DPram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inferred_DPram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: inferred_ram_w_clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_ram_w_clog2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_ram_w_clog2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inferred_ram_w_clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: inferred_SPram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/inferred_SPram/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/inferred_SPram/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inferred_SPram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_function_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6744 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_invalid_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_invalid_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_function_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_function_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               7%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_invalid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_invalid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_function_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_function_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_function_valid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_function_valid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_function_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_task_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_invalid_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_invalid_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_task_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_task_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6816 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_invalid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_invalid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_task_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiated_by_name_task_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiated_by_name_task_valid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiated_by_name_task_valid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiated_by_name_task_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiating_by_name_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               8%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiating_by_name_invalid_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiating_by_name_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6860 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiating_by_name_invalid_mix_ports.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid_mix_ports/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid_mix_ports/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiating_by_name_invalid_mix_ports.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_invalid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_invalid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiating_by_name_invalid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: instantiating_by_name_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6596 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/instantiating_by_name_valid/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/instantiating_by_name_valid/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: instantiating_by_name_valid.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5528 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: l2_and_h2_of_8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: l2_and_h2_of_8_bit_for_pass_through.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5524 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: macro_in_module_declaration.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6796 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/macro_in_module_declaration/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/macro_in_module_declaration/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: macro_in_module_declaration.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5368 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: matrix_multiplication.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6856 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/matrix_multiplication/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/matrix_multiplication/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: matrix_multiplication.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5492 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: memlooptesting.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/memlooptesting/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/memlooptesting/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: memlooptesting.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: memory_combinational.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/memory_combinational/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/memory_combinational/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: memory_combinational.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mix_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_function_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_function_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mix_expression_in_function_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mix_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mix_expression_in_module_port_nested.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6848 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_module_port_nested/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_module_port_nested/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mix_expression_in_module_port_nested.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5568 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_module_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_module_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mix_expression_in_module_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5464 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: mix_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6720 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/mix_expression_in_task_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/mix_expression_in_task_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: mix_expression_in_task_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multi_assignment.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_assignment/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_assignment/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multi_assignment.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multi_clock_reader_writer.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_clock_reader_writer/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_clock_reader_writer/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multi_clock_reader_writer.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multi_edge_reader_writer.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6612 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_edge_reader_writer/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_edge_reader_writer/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multi_edge_reader_writer.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multi_module_io_data_types.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_module_io_data_types/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_module_io_data_types/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multi_module_io_data_types.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multi_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/multi_module/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/multi_module/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multi_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5568 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: nested-ifdef-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6812 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/nested-ifdef-syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/nested-ifdef-syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nested-ifdef-syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: no_input.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6852 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/no_input/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_input/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: no_input.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: no_output.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6884 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/no_output/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_output/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: no_output.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: no_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6720 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    1+4
	Program Exit Code: 0




 ==== LOG syntax/no_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/no_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: no_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: not_enough_wires.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/not_enough_wires/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/not_enough_wires/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: not_enough_wires.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: part_select.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/part_select/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/part_select/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: part_select.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: preprocessor_complex_define.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6564 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_complex_define/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_complex_define/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: preprocessor_complex_define.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5580 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: preprocessor_define.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_define/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_define/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: preprocessor_define.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: preprocessor_define_with_comment.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/preprocessor_define_with_comment/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/preprocessor_define_with_comment/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: preprocessor_define_with_comment.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: rs_decoder_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/rs_decoder_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/rs_decoder_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: rs_decoder_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: rs_decoder_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/rs_decoder_2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/rs_decoder_2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: rs_decoder_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5352 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: sign_extend_nomem.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/sign_extend_nomem/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/sign_extend_nomem/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: sign_extend_nomem.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: simple_function.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/simple_function/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_function/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: simple_function.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: simple_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6848 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/simple_module/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_module/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: simple_module.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: simple_task.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG syntax/simple_task/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/simple_task/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: simple_task.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: spram_big.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/spram_big/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/spram_big/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: spram_big.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: task_automatic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               6%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/task_automatic/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/task_automatic/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: task_automatic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5492 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: task_multiple_instances.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/task_multiple_instances/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/task_multiple_instances/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: task_multiple_instances.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: timescale_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/timescale_syntax/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/timescale_syntax/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: timescale_syntax.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: top_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/top_and/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/top_and/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: top_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5300 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unconnected_input.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/unconnected_input/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/unconnected_input/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unconnected_input.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: undeclared_signal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/undeclared_signal/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/undeclared_signal/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: undeclared_signal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unordered_ports.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/unordered_ports/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/unordered_ports/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unordered_ports.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5556 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: vector_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/vector_and/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/vector_and/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: vector_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: vector_buf.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG syntax/vector_buf/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: syntax/vector_buf/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: vector_buf.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5616 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: operators
 ========= Synthesis Test
                                       operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_and/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_and/k6_N10_40nm
                                       operators/binary_and/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_and/k6_N10_mem32K_40nm
                                       operators/binary_and/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_and/no_arch
                                       operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_equal/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_equal/k6_N10_40nm
                                       operators/binary_equal/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_equal/k6_N10_mem32K_40nm
                                       operators/binary_equal/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_equal/no_arch
                                       operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_and/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_and/k6_N10_40nm
                                       operators/binary_logical_and/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_and/k6_N10_mem32K_40nm
                                       operators/binary_logical_and/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_and/no_arch
                                       operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_equal/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_equal/k6_N10_40nm
                                       operators/binary_logical_equal/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_equal/k6_N10_mem32K_40nm
                                       operators/binary_logical_equal/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_equal/no_arch
                                       operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_greater_equal_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_N10_40nm
                                       operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
                                       operators/binary_logical_greater_equal_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_equal_than/no_arch
                                       operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_greater_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_than/k6_N10_40nm
                                       operators/binary_logical_greater_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_than/k6_N10_mem32K_40nm
                                       operators/binary_logical_greater_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_greater_than/no_arch
                                       operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_less_equal_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_N10_40nm
                                       operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm
                                       operators/binary_logical_less_equal_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_equal_than/no_arch
                                       operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_less_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_than/k6_N10_40nm
                                       operators/binary_logical_less_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_than/k6_N10_mem32K_40nm
                                       operators/binary_logical_less_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_less_than/no_arch
                                       operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_not_equal/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_not_equal/k6_N10_40nm
                                       operators/binary_logical_not_equal/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_not_equal/k6_N10_mem32K_40nm
                                       operators/binary_logical_not_equal/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_not_equal/no_arch
                                       operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_logical_or/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_or/k6_N10_40nm
                                       operators/binary_logical_or/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_or/k6_N10_mem32K_40nm
                                       operators/binary_logical_or/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_logical_or/no_arch
                                       operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_nand/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nand/k6_N10_40nm
                                       operators/binary_nand/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nand/k6_N10_mem32K_40nm
                                       operators/binary_nand/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nand/no_arch
                                       operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_nor/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nor/k6_N10_40nm
                                       operators/binary_nor/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nor/k6_N10_mem32K_40nm
                                       operators/binary_nor/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_nor/no_arch
                                       operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_not_equal/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_not_equal/k6_N10_40nm
                                       operators/binary_not_equal/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_not_equal/k6_N10_mem32K_40nm
                                       operators/binary_not_equal/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_not_equal/no_arch
                                       operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_or/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_or/k6_N10_40nm
                                       operators/binary_or/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_or/k6_N10_mem32K_40nm
                                       operators/binary_or/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_or/no_arch
                                       operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_xnor/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xnor/k6_N10_40nm
                                       operators/binary_xnor/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xnor/k6_N10_mem32K_40nm
                                       operators/binary_xnor/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xnor/no_arch
                                       operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/binary_xor/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xor/k6_N10_40nm
                                       operators/binary_xor/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xor/k6_N10_mem32K_40nm
                                       operators/binary_xor/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/binary_xor/no_arch
                                       operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/clog2/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/clog2/k6_N10_40nm
                                       operators/clog2/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/clog2/k6_N10_mem32K_40nm
                                       operators/clog2/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/clog2/no_arch
                                       operators/concat/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/concat/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/concat/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/concat/k6_N10_40nm
                                       operators/concat/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/concat/k6_N10_mem32K_40nm
                                       operators/concat/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/concat/no_arch
                                       operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/eightbit_arithmetic_power/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_N10_40nm
                                       operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm
                                       operators/eightbit_arithmetic_power/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/eightbit_arithmetic_power/no_arch
                                       operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/macromudule_test/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/macromudule_test/k6_N10_40nm
                                       operators/macromudule_test/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/macromudule_test/k6_N10_mem32K_40nm
                                       operators/macromudule_test/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/macromudule_test/no_arch
                                       operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/minuscolon_6_bit/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/minuscolon_6_bit/k6_N10_40nm
                                       operators/minuscolon_6_bit/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/minuscolon_6_bit/k6_N10_mem32K_40nm
                                       operators/minuscolon_6_bit/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/minuscolon_6_bit/no_arch
                                       operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/pluscolon_6_bit/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_6_bit/k6_N10_40nm
                                       operators/pluscolon_6_bit/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_6_bit/k6_N10_mem32K_40nm
                                       operators/pluscolon_6_bit/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_6_bit/no_arch
                                       operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/pluscolon_8_bit/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_8_bit/k6_N10_40nm
                                       operators/pluscolon_8_bit/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_8_bit/k6_N10_mem32K_40nm
                                       operators/pluscolon_8_bit/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/pluscolon_8_bit/no_arch
                                       operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_16bits_asl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_N10_40nm
                                       operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_16bits_asl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/no_arch
                                       operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_16bits_asr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_N10_40nm
                                       operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_16bits_asr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/no_arch
                                       operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_16bits_sl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_N10_40nm
                                       operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_16bits_sl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/no_arch
                                       operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_16bits_sr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_N10_40nm
                                       operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_16bits_sr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/no_arch
                                       operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_asl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_N10_40nm
                                       operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm
                                       operators/signed_1bit_asl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_indexed/no_arch
                                       operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_asl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_N10_40nm
                                       operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm
                                       operators/signed_1bit_asl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asl_wire/no_arch
                                       operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_asr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_N10_40nm
                                       operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm
                                       operators/signed_1bit_asr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_indexed/no_arch
                                       operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_asr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_N10_40nm
                                       operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm
                                       operators/signed_1bit_asr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_asr_wire/no_arch
                                       operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_sl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_N10_40nm
                                       operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm
                                       operators/signed_1bit_sl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_indexed/no_arch
                                       operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_sl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_N10_40nm
                                       operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm
                                       operators/signed_1bit_sl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sl_wire/no_arch
                                       operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_sr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_N10_40nm
                                       operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm
                                       operators/signed_1bit_sr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_indexed/no_arch
                                       operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_1bit_sr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_N10_40nm
                                       operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm
                                       operators/signed_1bit_sr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_1bit_sr_wire/no_arch
                                       operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_2bits_asl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_N10_40nm
                                       operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm
                                       operators/signed_2bits_asl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asl_wide/no_arch
                                       operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_2bits_asr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_N10_40nm
                                       operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm
                                       operators/signed_2bits_asr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_asr_wide/no_arch
                                       operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_2bits_sl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_N10_40nm
                                       operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm
                                       operators/signed_2bits_sl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sl_wide/no_arch
                                       operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_2bits_sr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_N10_40nm
                                       operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm
                                       operators/signed_2bits_sr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_2bits_sr_wide/no_arch
                                       operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_64bits_asl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_N10_40nm
                                       operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_64bits_asl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/no_arch
                                       operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_64bits_asr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_N10_40nm
                                       operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_64bits_asr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/no_arch
                                       operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_64bits_sl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_N10_40nm
                                       operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_64bits_sl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/no_arch
                                       operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_64bits_sr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_N10_40nm
                                       operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_64bits_sr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/no_arch
                                       operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_to_unsigned/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_to_unsigned/k6_N10_40nm
                                       operators/signed_to_unsigned/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_to_unsigned/k6_N10_mem32K_40nm
                                       operators/signed_to_unsigned/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_to_unsigned/no_arch
                                       operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_N10_40nm
                                       operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm
                                       operators/signed_variable_asl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_indexed/no_arch
                                       operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_N10_40nm
                                       operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_int_wide/no_arch
                                       operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_N10_40nm
                                       operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/no_arch
                                       operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_N10_40nm
                                       operators/signed_variable_asl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wide/no_arch
                                       operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_N10_40nm
                                       operators/signed_variable_asl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_N10_mem32K_40nm
                                       operators/signed_variable_asl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asl_wire/no_arch
                                       operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_N10_40nm
                                       operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm
                                       operators/signed_variable_asr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_indexed/no_arch
                                       operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_N10_40nm
                                       operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_int_wide/no_arch
                                       operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_N10_40nm
                                       operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/no_arch
                                       operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_N10_40nm
                                       operators/signed_variable_asr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_asr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wide/no_arch
                                       operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_asr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_N10_40nm
                                       operators/signed_variable_asr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_N10_mem32K_40nm
                                       operators/signed_variable_asr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_asr_wire/no_arch
                                       operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_N10_40nm
                                       operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm
                                       operators/signed_variable_sl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_indexed/no_arch
                                       operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_N10_40nm
                                       operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_int_wide/no_arch
                                       operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_N10_40nm
                                       operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/no_arch
                                       operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_N10_40nm
                                       operators/signed_variable_sl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wide/no_arch
                                       operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_N10_40nm
                                       operators/signed_variable_sl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_N10_mem32K_40nm
                                       operators/signed_variable_sl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sl_wire/no_arch
                                       operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_N10_40nm
                                       operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm
                                       operators/signed_variable_sr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_indexed/no_arch
                                       operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_N10_40nm
                                       operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_int_wide/no_arch
                                       operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_N10_40nm
                                       operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/no_arch
                                       operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_N10_40nm
                                       operators/signed_variable_sr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_N10_mem32K_40nm
                                       operators/signed_variable_sr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wide/no_arch
                                       operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/signed_variable_sr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_N10_40nm
                                       operators/signed_variable_sr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_N10_mem32K_40nm
                                       operators/signed_variable_sr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/signed_variable_sr_wire/no_arch
                                       operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/specifyBlock/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specifyBlock/k6_N10_40nm
                                       operators/specifyBlock/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specifyBlock/k6_N10_mem32K_40nm
                                       operators/specifyBlock/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/specifyBlock/no_arch
                                       operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/specparam/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specparam/k6_N10_40nm
                                       operators/specparam/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/specparam/k6_N10_mem32K_40nm
                                       operators/specparam/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/specparam/no_arch
                                       operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/string_test_concat/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat/k6_N10_40nm
                                       operators/string_test_concat/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat/k6_N10_mem32K_40nm
                                       operators/string_test_concat/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat/no_arch
                                       operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/string_test_concat_replicate/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat_replicate/k6_N10_40nm
                                       operators/string_test_concat_replicate/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat_replicate/k6_N10_mem32K_40nm
                                       operators/string_test_concat_replicate/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/string_test_concat_replicate/no_arch
                                       operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/string_test/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test/k6_N10_40nm
                                       operators/string_test/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/string_test/k6_N10_mem32K_40nm
                                       operators/string_test/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/string_test/no_arch
                                       operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_div/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_N10_40nm
                                       operators/twobits_arithmetic_div/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_div/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_div/no_arch
                                       operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_minus/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_N10_40nm
                                       operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_minus/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_minus/no_arch
                                       operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_N10_40nm
                                       operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_mod/no_arch
                                       operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_multiply/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_N10_40nm
                                       operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_multiply/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_multiply/no_arch
                                       operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_plus/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_N10_40nm
                                       operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_plus/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_plus/no_arch
                                       operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_power/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_N10_40nm
                                       operators/twobits_arithmetic_power/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_power/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_power/no_arch
                                       operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_arithmetic_uminus/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_N10_40nm
                                       operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm
                                       operators/twobits_arithmetic_uminus/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_arithmetic_uminus/no_arch
                                       operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_logical_greater_equal_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_N10_40nm
                                       operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm
                                       operators/twobits_logical_greater_equal_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/no_arch
                                       operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_logical_greater_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_N10_40nm
                                       operators/twobits_logical_greater_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_N10_mem32K_40nm
                                       operators/twobits_logical_greater_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_greater_than/no_arch
                                       operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_logical_less_equal_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_N10_40nm
                                       operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
                                       operators/twobits_logical_less_equal_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_equal_than/no_arch
                                       operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/twobits_logical_less_than/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_than/k6_N10_40nm
                                       operators/twobits_logical_less_than/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_than/k6_N10_mem32K_40nm
                                       operators/twobits_logical_less_than/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/twobits_logical_less_than/no_arch
                                       operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unary_bitwise_bufnode/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_N10_40nm
                                       operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm
                                       operators/unary_bitwise_bufnode/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_bufnode/no_arch
                                       operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unary_bitwise_not/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_not/k6_N10_40nm
                                       operators/unary_bitwise_not/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_not/k6_N10_mem32K_40nm
                                       operators/unary_bitwise_not/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unary_bitwise_not/no_arch
                                       operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_16bits_asl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_N10_40nm
                                       operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_16bits_asl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/no_arch
                                       operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_16bits_asr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_N10_40nm
                                       operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_16bits_asr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/no_arch
                                       operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_16bits_sl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_N10_40nm
                                       operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_16bits_sl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/no_arch
                                       operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_16bits_sr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_N10_40nm
                                       operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_16bits_sr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/no_arch
                                       operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_asl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_N10_40nm
                                       operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_asl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/no_arch
                                       operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_asl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_N10_40nm
                                       operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_asl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/no_arch
                                       operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_asr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_N10_40nm
                                       operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_asr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/no_arch
                                       operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_asr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_N10_40nm
                                       operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_asr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/no_arch
                                       operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_sl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_N10_40nm
                                       operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_sl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/no_arch
                                       operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_sl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_N10_40nm
                                       operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_sl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/no_arch
                                       operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_sr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_N10_40nm
                                       operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_sr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/no_arch
                                       operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_1bit_sr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_N10_40nm
                                       operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_1bit_sr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/no_arch
                                       operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_2bits_asl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_N10_40nm
                                       operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_2bits_asl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/no_arch
                                       operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_2bits_asr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_N10_40nm
                                       operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_2bits_asr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/no_arch
                                       operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_2bits_sl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_N10_40nm
                                       operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_2bits_sl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/no_arch
                                       operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_2bits_sr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_N10_40nm
                                       operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_2bits_sr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/no_arch
                                       operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm
                                       operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_64bits_asl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/no_arch
                                       operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm
                                       operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_64bits_asr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/no_arch
                                       operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm
                                       operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_64bits_sl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/no_arch
                                       operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm
                                       operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_64bits_sr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/no_arch
                                       operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_N10_40nm
                                       operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/no_arch
                                       operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_N10_40nm
                                       operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/no_arch
                                       operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm
                                       operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/no_arch
                                       operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_N10_40nm
                                       operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wide/no_arch
                                       operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_N10_40nm
                                       operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asl_wire/no_arch
                                       operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_N10_40nm
                                       operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/no_arch
                                       operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_N10_40nm
                                       operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/no_arch
                                       operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm
                                       operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/no_arch
                                       operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_N10_40nm
                                       operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wide/no_arch
                                       operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_asr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_N10_40nm
                                       operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_asr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_asr_wire/no_arch
                                       operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sl_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_N10_40nm
                                       operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sl_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/no_arch
                                       operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sl_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_N10_40nm
                                       operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sl_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/no_arch
                                       operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm
                                       operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sl_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/no_arch
                                       operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sl_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_N10_40nm
                                       operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sl_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wide/no_arch
                                       operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sl_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_N10_40nm
                                       operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sl_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sl_wire/no_arch
                                       operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sr_indexed/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_N10_40nm
                                       operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sr_indexed/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/no_arch
                                       operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sr_int_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_N10_40nm
                                       operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sr_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/no_arch
                                       operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm
                                       operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sr_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/no_arch
                                       operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sr_wide/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_N10_40nm
                                       operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sr_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wide/no_arch
                                       operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
                                       operators/unsigned_variable_sr_wire/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_N10_40nm
                                       operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm
                                       operators/unsigned_variable_sr_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . operators/unsigned_variable_sr_wire/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_and/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_and/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_and/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_equal/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_equal/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_equal/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_and/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_and/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_and/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_equal/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_equal/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_equal/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_equal_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_greater_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_equal_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_less_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_not_equal/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_not_equal/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_not_equal/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_or/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_or/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_logical_or/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nand/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nand/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nand/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nor/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nor/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_nor/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_not_equal/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_not_equal/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_not_equal/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_or/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_or/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_or/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xnor/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xnor/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xnor/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xor/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xor/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/binary_xor/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/clog2/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/clog2/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/clog2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/concat/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-24-]{+0+}
    - Po                                  [-72-]{+0+}
    - logic element                       [-50-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-56-]{+0+}
    - Total Node                          [-50-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/concat/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-24-]{+0+}
    - Po                                  [-72-]{+0+}
    - logic element                       [-50-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-50-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/concat/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-24-]{+0+}
    - Po                                  [-72-]{+0+}
    - logic element                       [-50-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-50-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/concat/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-24-]{+0+}
    - Po                                  [-72-]{+0+}
    - logic element                       [-50-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-50-]{+0+}
    - Total Node                          [-50-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-93-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-93-]{+0+}
    - Total Node                          [-102-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-8-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/eightbit_arithmetic_power/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-93-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-93-]{+0+}
    - Total Node                          [-102-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . operators/macromudule_test/k6_N10_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . operators/macromudule_test/k6_N10_mem32K_40nm
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . operators/macromudule_test/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/minuscolon_6_bit/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/minuscolon_6_bit/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/minuscolon_6_bit/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_6_bit/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_6_bit/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_6_bit/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-12-]{+0+}
    - Po                                  [-6-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-14-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_8_bit/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-14-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_8_bit/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-14-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/pluscolon_8_bit/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-14-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-8-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_asr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_16bits_sr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_asr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_1bit_sr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_asr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_2bits_sr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_asr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_64bits_sr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-128-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_to_unsigned/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-128-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_to_unsigned/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-128-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_to_unsigned/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-128-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_asr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/signed_variable_sr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specifyBlock/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specifyBlock/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specifyBlock/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specparam/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specparam/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/specparam/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat_replicate/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat_replicate/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test_concat_replicate/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/string_test/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-241-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-9-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-8-]{+0+}
    - Adder                               [-19-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-27-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-52-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-9-]{+0+}
    - logic element                       [-107-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-32-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-107-]{+0+}
    - Total Node                          [-116-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_div/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-9-]{+0+}
    - logic element                       [-107-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-32-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-107-]{+0+}
    - Total Node                          [-116-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_div/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-9-]{+0+}
    - logic element                       [-107-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-32-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-107-]{+0+}
    - Total Node                          [-116-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-5-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_minus/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-9-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-12-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-17-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-17-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-17-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-42-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-13-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-13-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_multiply/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-13-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-13-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_plus/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-16-]{+0+}
    - latch                               [-4-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-16-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-54-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-54-]{+0+}
    - Total Node                          [-59-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_power/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-16-]{+0+}
    - latch                               [-4-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-16-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_power/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-54-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-54-]{+0+}
    - Total Node                          [-59-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-5-]{+0+}
    - latch                               [-3-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_arithmetic_uminus/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-8-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_equal_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_greater_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_equal_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_than/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_than/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/twobits_logical_less_than/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_bufnode/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_not/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_not/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unary_bitwise_not/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_asr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_16bits_sr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_asr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_1bit_sr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_asr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_2bits_sr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_asr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_64bits_sr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-65-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_asr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sl_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_indexed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-37-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - warnings                            [-['[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]', '[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]']-]{+[]+}
    - Pi                                  [-72-]{+0+}
    - Po                                  [-65-]{+0+}
    - logic element                       [-4225-]{+0+}
    - Longest Path                        [-67-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4225-]{+0+}
    - Total Node                          [-4225-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . operators/unsigned_variable_sr_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}



 ==== LOG operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               13%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    4+5
	Program Exit Code: 0




 ==== LOG operators/binary_and/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_and/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5832 KiB
	Average Memory:    0 KiB
	Minor PF:          372
	Major PF:          0
	Context Switch:    3+5
	Program Exit Code: 0




 ==== LOG operators/binary_and/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_and/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6540 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_and/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_and/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5616 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_equal/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_equal/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5976 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_equal/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_equal/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_equal/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_equal/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5492 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_and/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_and/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_and/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_and/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6584 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_and/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_and/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_and.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_equal/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_equal/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6056 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_equal/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_equal/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG operators/binary_logical_equal/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_equal/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_equal_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_equal_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6008 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_equal_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_equal_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6740 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5960 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6684 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_greater_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_greater_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_equal_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_equal_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6064 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_equal_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_equal_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6596 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6064 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_less_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_less_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_not_equal/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_not_equal/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5976 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_not_equal/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_not_equal/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_not_equal/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_not_equal/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_logical_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_or/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_or/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5952 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_or/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_or/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_logical_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6540 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_logical_or/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_logical_or/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_logical_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5336 KiB
	Average Memory:    0 KiB
	Minor PF:          348
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_nand.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nand/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nand/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_nand.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5912 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nand/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nand/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_nand.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6536 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nand/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nand/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_nand.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_nor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nor/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nor/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_nor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6000 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nor/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nor/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_nor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_nor/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_nor/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_nor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6764 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_not_equal/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_not_equal/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5968 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_not_equal/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_not_equal/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_not_equal/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_not_equal/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_not_equal.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6776 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_or/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_or/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_or/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_or/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6584 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_or/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_or/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_or.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_xnor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/binary_xnor/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xnor/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_xnor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        6016 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xnor/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xnor/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_xnor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6504 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xnor/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xnor/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_xnor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: binary_xor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xor/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xor/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_xor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5932 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/binary_xor/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xor/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: binary_xor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/binary_xor/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/binary_xor/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: binary_xor.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/clog2/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/clog2/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6172 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/clog2/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/clog2/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/clog2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/clog2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: clog2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/concat/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/concat/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/concat/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/concat/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6028 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/concat/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/concat/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/concat/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/concat/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: eightbit_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/eightbit_arithmetic_power/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/eightbit_arithmetic_power/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: eightbit_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6052 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: eightbit_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/eightbit_arithmetic_power/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/eightbit_arithmetic_power/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: eightbit_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: macromudule_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6776 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/macromudule_test/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/macromudule_test/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: macromudule_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6052 KiB
	Average Memory:    0 KiB
	Minor PF:          373
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/macromudule_test/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/macromudule_test/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: macromudule_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6544 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/macromudule_test/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/macromudule_test/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: macromudule_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: minuscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/minuscolon_6_bit/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/minuscolon_6_bit/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: minuscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6172 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/minuscolon_6_bit/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/minuscolon_6_bit/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: minuscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6396 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/minuscolon_6_bit/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/minuscolon_6_bit/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: minuscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: pluscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6596 KiB
	Average Memory:    0 KiB
	Minor PF:          540
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_6_bit/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_6_bit/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: pluscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5884 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_6_bit/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_6_bit/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: pluscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6460 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_6_bit/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_6_bit/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: pluscolon_6_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: pluscolon_8_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_8_bit/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_8_bit/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: pluscolon_8_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5944 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_8_bit/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_8_bit/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: pluscolon_8_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/pluscolon_8_bit/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/pluscolon_8_bit/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: pluscolon_8_bit.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5604 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6084 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6476 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6084 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_asr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_asr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6716 KiB
	Average Memory:    0 KiB
	Minor PF:          553
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6160 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6056 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6484 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_16bits_sr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_16bits_sr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6008 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6584 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6084 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6004 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6460 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5916 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6616 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_asr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_asr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6796 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6036 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6176 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               7%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+6
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               7%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6684 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_1bit_sr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_1bit_sr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          516
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6072 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_asr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_asr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6196 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6620 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5388 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6016 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_2bits_sr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_2bits_sr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5276 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5944 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6540 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_asr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_asr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6104 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6156 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6532 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    1+4
	Program Exit Code: 0




 ==== LOG operators/signed_64bits_sr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_64bits_sr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_to_unsigned/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_to_unsigned/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6020 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_to_unsigned/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_to_unsigned/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6528 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_to_unsigned/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_to_unsigned/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5888 KiB
	Average Memory:    0 KiB
	Minor PF:          372
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6128 KiB
	Average Memory:    0 KiB
	Minor PF:          383
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               12%
	Max Memory:        6800 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6116 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6744 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6132 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6548 KiB
	Average Memory:    0 KiB
	Minor PF:          516
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6084 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6700 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5904 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6716 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5996 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6392 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6576 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6096 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5556 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6092 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               10%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_asr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_asr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6052 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5960 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6540 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6700 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5900 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6512 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6192 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5584 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6776 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               3%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6484 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6852 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               3%
	Max Memory:        6064 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          525
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5400 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6816 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6808 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6176 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: signed_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5852 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: signed_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6460 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/signed_variable_sr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/signed_variable_sr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5388 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: specifyBlock.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG operators/specifyBlock/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specifyBlock/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: specifyBlock.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6188 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specifyBlock/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specifyBlock/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: specifyBlock.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specifyBlock/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specifyBlock/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specifyBlock.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: specparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6860 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specparam/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specparam/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: specparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specparam/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specparam/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: specparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/specparam/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/specparam/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: string_test_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6016 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: string_test_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5308 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: string_test_concat_replicate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               10%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat_replicate/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat_replicate/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test_concat_replicate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               3%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat_replicate/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat_replicate/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test_concat_replicate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test_concat_replicate/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test_concat_replicate/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: string_test_concat_replicate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: string_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/string_test/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6064 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/string_test/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: string_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               10%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/string_test/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/string_test/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: string_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               10%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_div/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_div/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6140 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_div/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_div/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_div/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_div/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_div.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_minus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_minus/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_minus/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_minus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5888 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_minus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6684 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_minus/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_minus/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_minus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6100 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5556 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6800 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_multiply/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_multiply/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_multiply/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_multiply/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_plus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6792 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_plus/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_plus/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_plus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_plus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_plus/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_plus/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_plus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_power/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_power/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6056 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_power/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_power/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_power/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_power/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_power.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_arithmetic_uminus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_uminus/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_uminus/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_uminus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_arithmetic_uminus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_arithmetic_uminus/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_arithmetic_uminus/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_arithmetic_uminus.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_equal_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_equal_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5864 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_equal_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_equal_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_logical_greater_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_greater_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_greater_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_logical_greater_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_equal_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_equal_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6036 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6536 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_equal_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_equal_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_logical_less_equal_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: twobits_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_than/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_than/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5972 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_than/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_than/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: twobits_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               7%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/twobits_logical_less_than/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/twobits_logical_less_than/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: twobits_logical_less_than.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unary_bitwise_bufnode.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6852 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_bufnode/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_bufnode/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unary_bitwise_bufnode.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unary_bitwise_bufnode.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_bufnode/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_bufnode/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unary_bitwise_bufnode.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5500 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unary_bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6672 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_not/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_not/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unary_bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5832 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_not/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_not/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unary_bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6724 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unary_bitwise_not/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unary_bitwise_not/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unary_bitwise_not.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6532 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6484 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_16bits_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6096 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6484 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_asr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_asr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_16bits_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5988 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_16bits_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6864 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_16bits_sr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_16bits_sr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_16bits_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5352 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               6%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               2%
	Max Memory:        5376 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          525
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6036 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6900 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6160 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6604 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_asr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_asr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6900 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5972 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6128 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6808 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6828 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6780 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_1bit_sr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_1bit_sr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_1bit_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6460 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_2bits_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6160 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6528 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_asr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_asr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_2bits_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_2bits_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5248 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6740 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6004 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_2bits_sr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_2bits_sr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_2bits_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6868 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_64bits_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        6132 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_asr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_asr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_64bits_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5564 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5920 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_64bits_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        6084 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_64bits_sr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_64bits_sr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_64bits_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               2%
	Max Memory:        5252 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6776 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6100 KiB
	Average Memory:    0 KiB
	Minor PF:          383
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6616 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6156 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6484 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6116 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5328 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5900 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          348
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5620 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6788 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          516
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5252 KiB
	Average Memory:    0 KiB
	Minor PF:          348
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6096 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6584 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_asr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_asr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_asr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sl_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6020 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sl_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5480 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sl_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5900 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sl_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6128 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6604 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sl_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sl_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sl_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5376 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6748 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_indexed/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_indexed/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6192 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_indexed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_indexed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sr_indexed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_int_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_int_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5896 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sr_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6068 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sr_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wide/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wide/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6116 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sr_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: unsigned_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          552
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wire/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wire/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5968 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: unsigned_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG operators/unsigned_variable_sr_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: operators/unsigned_variable_sr_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_variable_sr_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: micro
 ========= Synthesis Test
                                       micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/adder_hard_block/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/adder_hard_block/k6_N10_40nm
                                       micro/adder_hard_block/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/adder_hard_block/k6_N10_mem32K_40nm
                                       micro/adder_hard_block/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/adder_hard_block/no_arch
                                       micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_add_lpm/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_add_lpm/k6_N10_40nm
                                       micro/bm_add_lpm/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_add_lpm/k6_N10_mem32K_40nm
                                       micro/bm_add_lpm/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_add_lpm/no_arch
                                       micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_and_log/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_and_log/k6_N10_40nm
                                       micro/bm_and_log/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_and_log/k6_N10_mem32K_40nm
                                       micro/bm_and_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_and_log/no_arch
                                       micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_arithmetic_unused_bits/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_N10_40nm
                                       micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm
                                       micro/bm_arithmetic_unused_bits/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/no_arch
                                       micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_base_multiply/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_base_multiply/k6_N10_40nm
                                       micro/bm_base_multiply/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_base_multiply/k6_N10_mem32K_40nm
                                       micro/bm_base_multiply/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_base_multiply/no_arch
                                       micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag1_log/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log/k6_N10_40nm
                                       micro/bm_dag1_log/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log/k6_N10_mem32K_40nm
                                       micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag1_log_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_N10_40nm
                                       micro/bm_dag1_log_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag1_log_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log_mod/no_arch
                                       micro/bm_dag1_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_log/no_arch
                                       micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag1_lpm/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_lpm/k6_N10_40nm
                                       micro/bm_dag1_lpm/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_lpm/k6_N10_mem32K_40nm
                                       micro/bm_dag1_lpm/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_lpm/no_arch
                                       micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag1_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_mod/k6_N10_40nm
                                       micro/bm_dag1_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag1_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag1_mod/no_arch
                                       micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag2_log/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log/k6_N10_40nm
                                       micro/bm_dag2_log/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log/k6_N10_mem32K_40nm
                                       micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag2_log_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_N10_40nm
                                       micro/bm_dag2_log_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag2_log_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log_mod/no_arch
                                       micro/bm_dag2_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_log/no_arch
                                       micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag2_lpm/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_lpm/k6_N10_40nm
                                       micro/bm_dag2_lpm/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_lpm/k6_N10_mem32K_40nm
                                       micro/bm_dag2_lpm/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_lpm/no_arch
                                       micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag2_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_mod/k6_N10_40nm
                                       micro/bm_dag2_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag2_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag2_mod/no_arch
                                       micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_log/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log/k6_N10_40nm
                                       micro/bm_dag3_log/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log/k6_N10_mem32K_40nm
                                       micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_log_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_N10_40nm
                                       micro/bm_dag3_log_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag3_log_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log_mod/no_arch
                                       micro/bm_dag3_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_log/no_arch
                                       micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_lpm/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm/k6_N10_40nm
                                       micro/bm_dag3_lpm/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm/k6_N10_mem32K_40nm
                                       micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_lpm_log/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_N10_40nm
                                       micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm
                                       micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_lpm_log_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_N10_40nm
                                       micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag3_lpm_log_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/no_arch
                                       micro/bm_dag3_lpm_log/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_log/no_arch
                                       micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_lpm_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_N10_40nm
                                       micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag3_lpm_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm_mod/no_arch
                                       micro/bm_dag3_lpm/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_lpm/no_arch
                                       micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag3_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_mod/k6_N10_40nm
                                       micro/bm_dag3_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag3_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag3_mod/no_arch
                                       micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_dag4_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag4_mod/k6_N10_40nm
                                       micro/bm_dag4_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag4_mod/k6_N10_mem32K_40nm
                                       micro/bm_dag4_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_dag4_mod/no_arch
                                       micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_16_1_mux/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_N10_40nm
                                       micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm
                                       micro/bm_DL_16_1_mux/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_16_1_mux/no_arch
                                       micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_2_1_mux/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_N10_40nm
                                       micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm
                                       micro/bm_DL_2_1_mux/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_1_mux/no_arch
                                       micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_2_4_encoder/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_N10_40nm
                                       micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm
                                       micro/bm_DL_2_4_encoder/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_4_encoder/no_arch
                                       micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm
                                       micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm
                                       micro/bm_DL_2_cascaded_flip_flops/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/no_arch
                                       micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_4_16_encoder/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_N10_40nm
                                       micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm
                                       micro/bm_DL_4_16_encoder/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_16_encoder/no_arch
                                       micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_4_1_mux/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_N10_40nm
                                       micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm
                                       micro/bm_DL_4_1_mux/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_1_mux/no_arch
                                       micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_4_bit_comparator/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_N10_40nm
                                       micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm
                                       micro/bm_DL_4_bit_comparator/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/no_arch
                                       micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_4_bit_shift_register/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_N10_40nm
                                       micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm
                                       micro/bm_DL_4_bit_shift_register/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/no_arch
                                       micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_74381_ALU/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_N10_40nm
                                       micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm
                                       micro/bm_DL_74381_ALU/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_74381_ALU/no_arch
                                       micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm
                                       micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm
                                       micro/bm_DL_BCD_7_segment_without_x/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/no_arch
                                       micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_BCD_adder/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_N10_40nm
                                       micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm
                                       micro/bm_DL_BCD_adder/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_BCD_adder/no_arch
                                       micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_behavioural_full_adder/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_N10_40nm
                                       micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm
                                       micro/bm_DL_behavioural_full_adder/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/no_arch
                                       micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm
                                       micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm
                                       micro/bm_DL_Dff_w_synch_reset/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/no_arch
                                       micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_D_flipflop/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_N10_40nm
                                       micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm
                                       micro/bm_DL_D_flipflop/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_D_flipflop/no_arch
                                       micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm
                                       micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm
                                       micro/bm_DL_four_bit_adder_continuous_assign/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/no_arch
                                       micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_logic_w_Dff2/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_N10_40nm
                                       micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm
                                       micro/bm_DL_logic_w_Dff2/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/no_arch
                                       micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_logic_w_Dff/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_N10_40nm
                                       micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm
                                       micro/bm_DL_logic_w_Dff/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/no_arch
                                       micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_structural_logic2/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_N10_40nm
                                       micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm
                                       micro/bm_DL_structural_logic2/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic2/no_arch
                                       micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_DL_structural_logic/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_N10_40nm
                                       micro/bm_DL_structural_logic/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_N10_mem32K_40nm
                                       micro/bm_DL_structural_logic/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_DL_structural_logic/no_arch
                                       micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_expr_all_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_expr_all_mod/k6_N10_40nm
                                       micro/bm_expr_all_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_expr_all_mod/k6_N10_mem32K_40nm
                                       micro/bm_expr_all_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_expr_all_mod/no_arch
                                       micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_functional_test/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_functional_test/k6_N10_40nm
                                       micro/bm_functional_test/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_functional_test/k6_N10_mem32K_40nm
                                       micro/bm_functional_test/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_functional_test/no_arch
                                       micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_if_collapse/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_collapse/k6_N10_40nm
                                       micro/bm_if_collapse/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_collapse/k6_N10_mem32K_40nm
                                       micro/bm_if_collapse/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_collapse/no_arch
                                       micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_if_common/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_common/k6_N10_40nm
                                       micro/bm_if_common/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_common/k6_N10_mem32K_40nm
                                       micro/bm_if_common/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_common/no_arch
                                       micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_if_reset/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_reset/k6_N10_40nm
                                       micro/bm_if_reset/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_reset/k6_N10_mem32K_40nm
                                       micro/bm_if_reset/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_if_reset/no_arch
                                       micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_lpm_all/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_all/k6_N10_40nm
                                       micro/bm_lpm_all/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_all/k6_N10_mem32K_40nm
                                       micro/bm_lpm_all/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_all/no_arch
                                       micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_lpm_concat/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_concat/k6_N10_40nm
                                       micro/bm_lpm_concat/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_concat/k6_N10_mem32K_40nm
                                       micro/bm_lpm_concat/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_lpm_concat/no_arch
                                       micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match1_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match1_str_arch/k6_N10_40nm
                                       micro/bm_match1_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match1_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match1_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match1_str_arch/no_arch
                                       micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match2_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match2_str_arch/k6_N10_40nm
                                       micro/bm_match2_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match2_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match2_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match2_str_arch/no_arch
                                       micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match3_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match3_str_arch/k6_N10_40nm
                                       micro/bm_match3_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match3_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match3_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match3_str_arch/no_arch
                                       micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match4_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match4_str_arch/k6_N10_40nm
                                       micro/bm_match4_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match4_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match4_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match4_str_arch/no_arch
                                       micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match5_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match5_str_arch/k6_N10_40nm
                                       micro/bm_match5_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match5_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match5_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match5_str_arch/no_arch
                                       micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_match6_str_arch/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match6_str_arch/k6_N10_40nm
                                       micro/bm_match6_str_arch/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match6_str_arch/k6_N10_mem32K_40nm
                                       micro/bm_match6_str_arch/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_match6_str_arch/no_arch
                                       micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_mod/k6_N10_40nm
                                       micro/bm_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_mod/k6_N10_mem32K_40nm
                                       micro/bm_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_mod/no_arch
                                       micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_my_D_latch1/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch1/k6_N10_40nm
                                       micro/bm_my_D_latch1/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch1/k6_N10_mem32K_40nm
                                       micro/bm_my_D_latch1/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch1/no_arch
                                       micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_my_D_latch2/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch2/k6_N10_40nm
                                       micro/bm_my_D_latch2/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch2/k6_N10_mem32K_40nm
                                       micro/bm_my_D_latch2/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_my_D_latch2/no_arch
                                       micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_stmt_all_mod/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_N10_40nm
                                       micro/bm_stmt_all_mod/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_N10_mem32K_40nm
                                       micro/bm_stmt_all_mod/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_all_mod/no_arch
                                       micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_stmt_compare_padding/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_N10_40nm
                                       micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm
                                       micro/bm_stmt_compare_padding/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_stmt_compare_padding/no_arch
                                       micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/bm_tester/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_tester/k6_N10_40nm
                                       micro/bm_tester/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/bm_tester/k6_N10_mem32K_40nm
                                       micro/bm_tester/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/bm_tester/no_arch
                                       micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/case_generate/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/case_generate/k6_N10_40nm
                                       micro/case_generate/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/case_generate/k6_N10_mem32K_40nm
                                       micro/case_generate/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/case_generate/no_arch
                                       micro/ff/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/ff/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/ff/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/ff/k6_N10_40nm
                                       micro/ff/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/ff/k6_N10_mem32K_40nm
                                       micro/ff/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/ff/no_arch
                                       micro/generate/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/generate/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/generate/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/generate/k6_N10_40nm
                                       micro/generate/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/generate/k6_N10_mem32K_40nm
                                       micro/generate/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/generate/no_arch
                                       micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/hard_adder_cin_propagation/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_N10_40nm
                                       micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm
                                       micro/hard_adder_cin_propagation/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/hard_adder_cin_propagation/no_arch
                                       micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/if_generate/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/if_generate/k6_N10_40nm
                                       micro/if_generate/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/if_generate/k6_N10_mem32K_40nm
                                       micro/if_generate/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/if_generate/no_arch
                                       micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/multiply_hard_block/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/multiply_hard_block/k6_N10_40nm
                                       micro/multiply_hard_block/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/multiply_hard_block/k6_N10_mem32K_40nm
                                       micro/multiply_hard_block/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/multiply_hard_block/no_arch
                                       micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/parameter_2/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter_2/k6_N10_40nm
                                       micro/parameter_2/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter_2/k6_N10_mem32K_40nm
                                       micro/parameter_2/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/parameter_2/no_arch
                                       micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/parameter/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter/k6_N10_40nm
                                       micro/parameter/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/parameter/k6_N10_mem32K_40nm
                                       micro/parameter/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/parameter/no_arch
                                       micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm
                                       micro/param_override/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/param_override/k6_N10_40nm
                                       micro/param_override/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . micro/param_override/k6_N10_mem32K_40nm
                                       micro/param_override/no_arch
  SIGABRT(134) . . . . . . . . . . . . micro/param_override/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - Adder                               [-8-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/adder_hard_block/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/adder_hard_block/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/adder_hard_block/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-10-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - Adder                               [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_add_lpm/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_add_lpm/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_add_lpm/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_and_log/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_and_log/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_and_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-608-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-88-]{+0+}
    - latch                               [-144-]{+0+}
    - Adder                               [-184-]{+-1+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-36-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-88-]{+0+}
    - Total Node                          [-421-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-528-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-3736-]{+0+}
    - latch                               [-144-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-65-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3736-]{+0+}
    - Total Node                          [-3881-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-608-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-352-]{+0+}
    - latch                               [-144-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-36-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-352-]{+0+}
    - Total Node                          [-501-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_arithmetic_unused_bits/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-528-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-3736-]{+0+}
    - latch                               [-144-]{+0+}
    - Longest Path                        [-65-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3736-]{+0+}
    - Total Node                          [-3881-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_base_multiply/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_base_multiply/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-55-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-84-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_base_multiply/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-47-]{+0+}
    - Po                                  [-78-]{+0+}
    - logic element                       [-709-]{+0+}
    - latch                               [-55-]{+0+}
    - Longest Path                        [-25-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-709-]{+0+}
    - Total Node                          [-765-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-30-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-30-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-8-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-30-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-8-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-30-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - Adder                               [-15-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_lpm/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-19-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_lpm/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-19-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_lpm/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-19-]{+0+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag1_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-10-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-10-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Adder                               [-9-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_lpm/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-11-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_lpm/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-11-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_lpm/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-11-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag2_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-7-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-19-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-18-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-18-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-18-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-12-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-51-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-12-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-51-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-12-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-51-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-38-]{+0+}
    - latch                               [-12-]{+0+}
    - Longest Path                        [-18-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-38-]{+0+}
    - Total Node                          [-51-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-18-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Adder                               [-21-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-23-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-23-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-23-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-23-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-16-]{+0+}
    - Adder                               [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-16-]{+0+}
    - Total Node                          [-22-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-22-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-22-]{+0+}
    - Total Node                          [-22-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-22-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-22-]{+0+}
    - Total Node                          [-22-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-37-]{+0+}
    - latch                               [-12-]{+0+}
    - Adder                               [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-19-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-37-]{+0+}
    - Total Node                          [-56-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-40-]{+0+}
    - latch                               [-12-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-19-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-53-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-40-]{+0+}
    - latch                               [-12-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-19-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-53-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-40-]{+0+}
    - latch                               [-12-]{+0+}
    - Longest Path                        [-19-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-53-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_log/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-22-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-22-]{+0+}
    - Total Node                          [-22-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-11-]{+0+}
    - latch                               [-14-]{+0+}
    - Adder                               [-45-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-11-]{+0+}
    - Total Node                          [-71-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-41-]{+0+}
    - latch                               [-14-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-41-]{+0+}
    - Total Node                          [-56-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-41-]{+0+}
    - latch                               [-14-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-41-]{+0+}
    - Total Node                          [-56-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-41-]{+0+}
    - latch                               [-14-]{+0+}
    - Longest Path                        [-16-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-41-]{+0+}
    - Total Node                          [-56-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_lpm/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-23-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-23-]{+0+}
    - Total Node                          [-23-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-26-]{+0+}
    - latch                               [-14-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-21-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-26-]{+0+}
    - Total Node                          [-41-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-26-]{+0+}
    - latch                               [-14-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-21-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-26-]{+0+}
    - Total Node                          [-41-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-26-]{+0+}
    - latch                               [-14-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-21-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-26-]{+0+}
    - Total Node                          [-41-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag3_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-26-]{+0+}
    - latch                               [-14-]{+0+}
    - Longest Path                        [-21-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-26-]{+0+}
    - Total Node                          [-41-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag4_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag4_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_dag4_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-21-]{+0+}
    - latch                               [-13-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-21-]{+0+}
    - Total Node                          [-35-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-29-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-29-]{+0+}
    - Total Node                          [-29-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-29-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-29-]{+0+}
    - Total Node                          [-29-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-29-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-29-]{+0+}
    - Total Node                          [-29-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_16_1_mux/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-20-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-29-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-29-]{+0+}
    - Total Node                          [-29-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_1_mux/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-25-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-25-]{+0+}
    - Total Node                          [-25-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-25-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-25-]{+0+}
    - Total Node                          [-25-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-25-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-25-]{+0+}
    - Total Node                          [-25-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_4_encoder/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-25-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-25-]{+0+}
    - Total Node                          [-25-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_2_cascaded_flip_flops/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-125-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-125-]{+0+}
    - Total Node                          [-125-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-125-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-125-]{+0+}
    - Total Node                          [-125-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-125-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-125-]{+0+}
    - Total Node                          [-125-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_16_encoder/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-125-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-125-]{+0+}
    - Total Node                          [-125-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_1_mux/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-27-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-27-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-27-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-27-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-27-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-27-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_comparator/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-27-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-27-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_4_bit_shift_register/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-4-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-87-]{+0+}
    - Adder                               [-15-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-87-]{+0+}
    - Total Node                          [-102-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-108-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-108-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_74381_ALU/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-108-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-71-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-71-]{+0+}
    - Total Node                          [-71-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-71-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-71-]{+0+}
    - Total Node                          [-71-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-71-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-71-]{+0+}
    - Total Node                          [-71-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_7_segment_without_x/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-71-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-71-]{+0+}
    - Total Node                          [-71-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-15-]{+0+}
    - Adder                               [-17-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-15-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-15-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-40-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-40-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-40-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-40-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_BCD_adder/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-10-]{+0+}
    - logic element                       [-40-]{+0+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-40-]{+0+}
    - Total Node                          [-40-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - Adder                               [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_behavioural_full_adder/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_Dff_w_synch_reset/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_D_flipflop/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-44-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-44-]{+0+}
    - Total Node                          [-44-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-44-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-44-]{+0+}
    - Total Node                          [-44-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-44-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-44-]{+0+}
    - Total Node                          [-44-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_four_bit_adder_continuous_assign/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-9-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-44-]{+0+}
    - Longest Path                        [-14-]{+0+}
    - Average Path                        [-6-]{+0+}
    - Estimated LUTs                      [-44-]{+0+}
    - Total Node                          [-44-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_logic_w_Dff/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - latch                               [-2-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_DL_structural_logic/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-555-]{+0+}
    - logic element                       [-1393-]{+0+}
    - latch                               [-427-]{+0+}
    - Adder                               [-131-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1553-]{+0+}
    - Total Node                          [-1952-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_expr_all_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-555-]{+0+}
    - logic element                       [-1643-]{+0+}
    - latch                               [-427-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1739-]{+0+}
    - Total Node                          [-2071-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_expr_all_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-555-]{+0+}
    - logic element                       [-1643-]{+0+}
    - latch                               [-427-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1739-]{+0+}
    - Total Node                          [-2071-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_expr_all_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-161-]{+0+}
    - Po                                  [-555-]{+0+}
    - logic element                       [-1643-]{+0+}
    - latch                               [-427-]{+0+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1643-]{+0+}
    - Total Node                          [-2071-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-33-]{+0+}
    - Po                                  [-40-]{+0+}
    - logic element                       [-393-]{+0+}
    - latch                               [-25-]{+0+}
    - Adder                               [-47-]{+-1+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-26-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-427-]{+0+}
    - Total Node                          [-468-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_functional_test/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-33-]{+0+}
    - Po                                  [-40-]{+0+}
    - logic element                       [-838-]{+0+}
    - latch                               [-25-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-43-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-869-]{+0+}
    - Total Node                          [-864-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_functional_test/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-33-]{+0+}
    - Po                                  [-40-]{+0+}
    - logic element                       [-472-]{+0+}
    - latch                               [-25-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-43-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-503-]{+0+}
    - Total Node                          [-500-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_functional_test/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-33-]{+0+}
    - Po                                  [-40-]{+0+}
    - logic element                       [-838-]{+0+}
    - latch                               [-25-]{+0+}
    - Longest Path                        [-43-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-838-]{+0+}
    - Total Node                          [-864-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-27-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-37-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_collapse/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-27-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-37-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_collapse/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-27-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-37-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_collapse/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-27-]{+0+}
    - latch                               [-9-]{+0+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-27-]{+0+}
    - Total Node                          [-37-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-34-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_common/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-34-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_common/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-34-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_common/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-24-]{+0+}
    - latch                               [-9-]{+0+}
    - Longest Path                        [-11-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-24-]{+0+}
    - Total Node                          [-34-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_reset/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_reset/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-3-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_if_reset/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-7-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - latch                               [-3-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-10-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-737-]{+0+}
    - Adder                               [-99-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-38-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-807-]{+0+}
    - Total Node                          [-836-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_all/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-926-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-38-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-968-]{+0+}
    - Total Node                          [-926-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_all/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-926-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-38-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-968-]{+0+}
    - Total Node                          [-926-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_all/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-926-]{+0+}
    - Longest Path                        [-38-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-926-]{+0+}
    - Total Node                          [-926-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-48-]{+0+}
    - Po                                  [-228-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_concat/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-48-]{+0+}
    - Po                                  [-228-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_concat/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-48-]{+0+}
    - Po                                  [-228-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_lpm_concat/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-48-]{+0+}
    - Po                                  [-228-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-88-]{+0+}
    - Po                                  [-144-]{+0+}
    - latch                               [-72-]{+0+}
    - Multiplier                          [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-76-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match1_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-88-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-1864-]{+0+}
    - latch                               [-72-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-73-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1864-]{+0+}
    - Total Node                          [-1937-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match1_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-88-]{+0+}
    - Po                                  [-144-]{+0+}
    - latch                               [-72-]{+0+}
    - Multiplier                          [-3-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-76-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match1_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-88-]{+0+}
    - Po                                  [-144-]{+0+}
    - logic element                       [-1864-]{+0+}
    - latch                               [-72-]{+0+}
    - Longest Path                        [-73-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1864-]{+0+}
    - Total Node                          [-1937-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-99-]{+0+}
    - latch                               [-46-]{+0+}
    - Adder                               [-78-]{+-1+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-24-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-129-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match2_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-99-]{+0+}
    - logic element                       [-1073-]{+0+}
    - latch                               [-46-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-31-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1073-]{+0+}
    - Total Node                          [-1120-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match2_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-99-]{+0+}
    - logic element                       [-141-]{+0+}
    - latch                               [-46-]{+0+}
    - Multiplier                          [-4-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-24-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-141-]{+0+}
    - Total Node                          [-192-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match2_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-99-]{+0+}
    - logic element                       [-1073-]{+0+}
    - latch                               [-46-]{+0+}
    - Longest Path                        [-31-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1073-]{+0+}
    - Total Node                          [-1120-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - latch                               [-46-]{+0+}
    - Adder                               [-50-]{+-1+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-23-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-98-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match3_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-321-]{+0+}
    - latch                               [-46-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-57-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-321-]{+0+}
    - Total Node                          [-368-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match3_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-88-]{+0+}
    - latch                               [-46-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-57-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-88-]{+0+}
    - Total Node                          [-136-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match3_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-321-]{+0+}
    - latch                               [-46-]{+0+}
    - Longest Path                        [-57-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-321-]{+0+}
    - Total Node                          [-368-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-51-]{+0+}
    - Po                                  [-216-]{+0+}
    - latch                               [-108-]{+0+}
    - Adder                               [-74-]{+-1+}
    - Multiplier                          [-3-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-186-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match4_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-51-]{+0+}
    - Po                                  [-216-]{+0+}
    - logic element                       [-763-]{+0+}
    - latch                               [-108-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-48-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-763-]{+0+}
    - Total Node                          [-872-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match4_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-51-]{+0+}
    - Po                                  [-216-]{+0+}
    - logic element                       [-142-]{+0+}
    - latch                               [-108-]{+0+}
    - Multiplier                          [-3-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-41-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-142-]{+0+}
    - Total Node                          [-254-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match4_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-51-]{+0+}
    - Po                                  [-216-]{+0+}
    - logic element                       [-763-]{+0+}
    - latch                               [-108-]{+0+}
    - Longest Path                        [-48-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-763-]{+0+}
    - Total Node                          [-872-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-90-]{+0+}
    - Po                                  [-54-]{+0+}
    - latch                               [-46-]{+0+}
    - Adder                               [-106-]{+-1+}
    - Multiplier                          [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-26-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-159-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match5_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-90-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-1592-]{+0+}
    - latch                               [-46-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-33-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1592-]{+0+}
    - Total Node                          [-1639-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match5_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-90-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-194-]{+0+}
    - latch                               [-46-]{+0+}
    - Multiplier                          [-6-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-26-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-194-]{+0+}
    - Total Node                          [-247-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match5_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-90-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-1592-]{+0+}
    - latch                               [-46-]{+0+}
    - Longest Path                        [-33-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1592-]{+0+}
    - Total Node                          [-1639-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - latch                               [-28-]{+0+}
    - Adder                               [-49-]{+-1+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-22-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Total Node                          [-80-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match6_str_arch/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-555-]{+0+}
    - latch                               [-28-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-29-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-555-]{+0+}
    - Total Node                          [-584-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match6_str_arch/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-89-]{+0+}
    - latch                               [-28-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-22-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-89-]{+0+}
    - Total Node                          [-120-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_match6_str_arch/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-54-]{+0+}
    - Po                                  [-54-]{+0+}
    - logic element                       [-555-]{+0+}
    - latch                               [-28-]{+0+}
    - Longest Path                        [-29-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-555-]{+0+}
    - Total Node                          [-584-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-66-]{+0+}
    - Po                                  [-33-]{+0+}
    - logic element                       [-33-]{+0+}
    - latch                               [-33-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-33-]{+0+}
    - Total Node                          [-67-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-66-]{+0+}
    - Po                                  [-33-]{+0+}
    - logic element                       [-33-]{+0+}
    - latch                               [-33-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-33-]{+0+}
    - Total Node                          [-67-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-66-]{+0+}
    - Po                                  [-33-]{+0+}
    - logic element                       [-33-]{+0+}
    - latch                               [-33-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-33-]{+0+}
    - Total Node                          [-67-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-66-]{+0+}
    - Po                                  [-33-]{+0+}
    - logic element                       [-33-]{+0+}
    - latch                               [-33-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-33-]{+0+}
    - Total Node                          [-67-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch1/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch1/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch2/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch2/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_my_D_latch2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-25-]{+0+}
    - logic element                       [-114-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-116-]{+0+}
    - Total Node                          [-124-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-25-]{+0+}
    - logic element                       [-114-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-114-]{+0+}
    - Total Node                          [-124-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_all_mod/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-25-]{+0+}
    - logic element                       [-114-]{+0+}
    - latch                               [-9-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-114-]{+0+}
    - Total Node                          [-124-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_all_mod/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-25-]{+0+}
    - logic element                       [-114-]{+0+}
    - latch                               [-9-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-114-]{+0+}
    - Total Node                          [-124-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-15-]{+0+}
    - logic element                       [-55-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-63-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-15-]{+0+}
    - logic element                       [-55-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-63-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-15-]{+0+}
    - logic element                       [-55-]{+0+}
    - latch                               [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-63-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_stmt_compare_padding/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-15-]{+0+}
    - logic element                       [-55-]{+0+}
    - latch                               [-7-]{+0+}
    - Longest Path                        [-8-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-55-]{+0+}
    - Total Node                          [-63-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-110-]{+0+}
    - Total Node                          [-113-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_tester/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-113-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_tester/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - latch                               [-4-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-113-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/bm_tester/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-4-]{+0+}
    - logic element                       [-108-]{+0+}
    - latch                               [-4-]{+0+}
    - Longest Path                        [-9-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-108-]{+0+}
    - Total Node                          [-113-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/case_generate/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/case_generate/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/case_generate/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/ff/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/ff/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/ff/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/ff/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/generate/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-34-]{+0+}
    - latch                               [-16-]{+0+}
    - Adder                               [-17-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-21-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-34-]{+0+}
    - Total Node                          [-68-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/generate/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-65-]{+0+}
    - latch                               [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-66-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-65-]{+0+}
    - Total Node                          [-82-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/generate/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-65-]{+0+}
    - latch                               [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-66-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-65-]{+0+}
    - Total Node                          [-82-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/generate/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-16-]{+0+}
    - logic element                       [-65-]{+0+}
    - latch                               [-16-]{+0+}
    - Longest Path                        [-66-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-65-]{+0+}
    - Total Node                          [-82-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-5-]{+0+}
    - Adder                               [-6-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-6-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/hard_adder_cin_propagation/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-5-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/if_generate/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/if_generate/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/if_generate/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/multiply_hard_block/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-18-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/multiply_hard_block/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - Multiplier                          [-2-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/multiply_hard_block/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - logic element                       [-18-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-18-]{+0+}
    - Total Node                          [-18-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - Adder                               [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter_2/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter_2/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter_2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - Adder                               [-5-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/parameter/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-7-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - Adder                               [-10-]{+-1+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-11-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/param_override/k6_N10_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-31-]{+0+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-31-]{+0+}
    - Total Node                          [-31-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/param_override/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-14-]{+0+}
    - Multiplier                          [-1-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-7-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-14-]{+0+}
    - Total Node                          [-15-]{+0+}
  Failed . . . . . . . . . . . . . . . micro/param_override/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-24-]{+0+}
    - logic element                       [-31-]{+0+}
    - Longest Path                        [-10-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-31-]{+0+}
    - Total Node                          [-31-]{+0+}



 ==== LOG micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: adder_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/adder_hard_block/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/adder_hard_block/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: adder_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5888 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/adder_hard_block/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/adder_hard_block/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: adder_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/adder_hard_block/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/adder_hard_block/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: adder_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_add_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_add_lpm/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_add_lpm/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_add_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6092 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_add_lpm/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_add_lpm/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_add_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6604 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG micro/bm_add_lpm/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_add_lpm/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_add_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_and_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_and_log/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_and_log/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_and_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5996 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_and_log/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_and_log/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_and_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_and_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_and_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_and_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5572 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_arithmetic_unused_bits.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6780 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_arithmetic_unused_bits/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_arithmetic_unused_bits/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_arithmetic_unused_bits.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_arithmetic_unused_bits.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_arithmetic_unused_bits/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_arithmetic_unused_bits/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_arithmetic_unused_bits.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5328 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_base_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_base_multiply/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_base_multiply/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_base_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5960 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_base_multiply/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_base_multiply/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_base_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6424 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_base_multiply/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_base_multiply/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_base_multiply.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5368 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag1_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               11%
	Max Memory:        6544 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5988 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag1_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6784 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        6056 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6752 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag1_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag1_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag1_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6564 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_lpm/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_lpm/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5952 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_lpm/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_lpm/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_lpm/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_lpm/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag1_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag1_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6052 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag1_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6700 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag1_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag1_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag1_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag2_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag2_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               10%
	Max Memory:        6500 KiB
	Average Memory:    0 KiB
	Minor PF:          543
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6028 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag2_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag2_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               1%
	Max Memory:        5524 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+6
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag2_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_lpm/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_lpm/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6112 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_lpm/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_lpm/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_lpm/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_lpm/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag2_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag2_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.12 Seconds
	CPU:               6%
	Max Memory:        6716 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6000 KiB
	Average Memory:    0 KiB
	Minor PF:          382
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag2_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag2_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag2_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag2_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6860 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5948 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        6088 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6584 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5888 KiB
	Average Memory:    0 KiB
	Minor PF:          373
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6604 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_lpm_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6676 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6028 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6760 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_lpm_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6720 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6156 KiB
	Average Memory:    0 KiB
	Minor PF:          381
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_lpm_log_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5388 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_log/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_log/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_lpm_log.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_lpm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6044 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_lpm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6516 KiB
	Average Memory:    0 KiB
	Minor PF:          525
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_lpm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_lpm/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_lpm/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_lpm.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag3_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6720 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag3_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          516
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag3_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag3_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag3_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_dag4_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6892 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag4_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag4_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag4_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag4_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag4_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_dag4_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_dag4_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_dag4_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_dag4_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_16_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6816 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_16_1_mux/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_16_1_mux/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_16_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6108 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_16_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          516
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_16_1_mux/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_16_1_mux/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_16_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5496 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_2_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_1_mux/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_1_mux/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6044 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_1_mux/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_1_mux/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_2_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_2_4_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6892 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_4_encoder/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_4_encoder/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_4_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6000 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_4_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_4_encoder/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_4_encoder/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_2_4_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_2_cascaded_flip_flops.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6736 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_cascaded_flip_flops.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_2_cascaded_flip_flops.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_2_cascaded_flip_flops/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_2_cascaded_flip_flops/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_2_cascaded_flip_flops.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_4_16_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6716 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_16_encoder/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_16_encoder/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_16_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6088 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_16_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_16_encoder/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_16_encoder/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_4_16_encoder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_4_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               11%
	Max Memory:        6828 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_1_mux/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_1_mux/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6016 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_1_mux/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_1_mux/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_4_1_mux.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_4_bit_comparator.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6596 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_comparator/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_comparator/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_bit_comparator.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5956 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_bit_comparator.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6808 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_comparator/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_comparator/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_4_bit_comparator.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_4_bit_shift_register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6724 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_shift_register/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_shift_register/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_bit_shift_register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5996 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_4_bit_shift_register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_4_bit_shift_register/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_4_bit_shift_register/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_4_bit_shift_register.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.11 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_74381_ALU.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          542
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_74381_ALU/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_74381_ALU/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_74381_ALU.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5960 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_74381_ALU.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_74381_ALU/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_74381_ALU/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_74381_ALU.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_BCD_7_segment_without_x.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_BCD_7_segment_without_x.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5852 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_BCD_7_segment_without_x.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6604 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_7_segment_without_x/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_7_segment_without_x/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_BCD_7_segment_without_x.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_BCD_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               8%
	Max Memory:        6764 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_adder/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_adder/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_BCD_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6060 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_BCD_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6460 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_BCD_adder/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_BCD_adder/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_BCD_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_behavioural_full_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_behavioural_full_adder/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_behavioural_full_adder/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_behavioural_full_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5916 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_behavioural_full_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6712 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_behavioural_full_adder/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_behavioural_full_adder/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_behavioural_full_adder.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5352 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_Dff_w_synch_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_Dff_w_synch_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5972 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_Dff_w_synch_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6668 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_Dff_w_synch_reset/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_Dff_w_synch_reset/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_Dff_w_synch_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_D_flipflop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_D_flipflop/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_D_flipflop/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_D_flipflop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6000 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_D_flipflop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6536 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG micro/bm_DL_D_flipflop/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_D_flipflop/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_D_flipflop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_four_bit_adder_continuous_assign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_four_bit_adder_continuous_assign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6024 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_four_bit_adder_continuous_assign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6680 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_four_bit_adder_continuous_assign/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_four_bit_adder_continuous_assign/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_four_bit_adder_continuous_assign.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          347
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_logic_w_Dff2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6804 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff2/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff2/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_logic_w_Dff2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6088 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_logic_w_Dff2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_logic_w_Dff2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5328 KiB
	Average Memory:    0 KiB
	Minor PF:          347
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_logic_w_Dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6732 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_logic_w_Dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5968 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_logic_w_Dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6688 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_logic_w_Dff/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_logic_w_Dff/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_logic_w_Dff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_structural_logic2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6744 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic2/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic2/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_structural_logic2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5988 KiB
	Average Memory:    0 KiB
	Minor PF:          373
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_structural_logic2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_structural_logic2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_DL_structural_logic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_structural_logic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_DL_structural_logic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6620 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_DL_structural_logic/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_DL_structural_logic/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_DL_structural_logic.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_expr_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_expr_all_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_expr_all_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_expr_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6048 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_expr_all_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_expr_all_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_expr_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6568 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_expr_all_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_expr_all_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_expr_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_functional_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6672 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_functional_test/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_functional_test/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_functional_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6184 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_functional_test/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_functional_test/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_functional_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6528 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_functional_test/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_functional_test/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_functional_test.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5372 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_if_collapse.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_collapse/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_collapse/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_collapse.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               3%
	Max Memory:        6032 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_collapse/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_collapse/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_collapse.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6652 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_collapse/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_collapse/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_if_collapse.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_if_common.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6852 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_common/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_common/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_common.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_common/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_common/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_common.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6572 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_common/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_common/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_if_common.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_if_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_reset/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_reset/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6080 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_reset/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_reset/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_if_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               8%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_if_reset/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_if_reset/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_if_reset.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_lpm_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6708 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_all/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_all/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_lpm_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6092 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_all/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_all/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_lpm_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_all/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_all/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_lpm_all.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_lpm_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6784 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_concat/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_concat/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_lpm_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6052 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_concat/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_concat/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_lpm_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6528 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_lpm_concat/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_lpm_concat/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_lpm_concat.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match1_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.12 Seconds
	CPU:               7%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match1_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match1_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match1_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6156 KiB
	Average Memory:    0 KiB
	Minor PF:          380
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match1_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match1_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match1_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6728 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match1_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match1_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match1_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match2_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6772 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match2_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match2_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match2_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               2%
	Max Memory:        6064 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    1+6
	Program Exit Code: 0




 ==== LOG micro/bm_match2_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match2_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match2_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6528 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match2_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match2_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match2_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match3_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match3_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match3_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match3_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6088 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match3_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match3_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match3_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6748 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match3_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match3_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match3_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match4_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match4_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match4_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match4_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5896 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_match4_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match4_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match4_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6624 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match4_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match4_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match4_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match5_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6756 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match5_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match5_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match5_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5988 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match5_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match5_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match5_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6612 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match5_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match5_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match5_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_match6_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6796 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match6_str_arch/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match6_str_arch/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match6_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6024 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match6_str_arch/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match6_str_arch/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_match6_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_match6_str_arch/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_match6_str_arch/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_match6_str_arch.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          546
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5980 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG micro/bm_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6468 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_my_D_latch1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6588 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch1/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch1/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_my_D_latch1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6012 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch1/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch1/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_my_D_latch1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_my_D_latch1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5284 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_my_D_latch2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6792 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch2/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch2/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_my_D_latch2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        6028 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch2/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch2/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_my_D_latch2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          523
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_my_D_latch2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_my_D_latch2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_my_D_latch2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_stmt_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6696 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_all_mod/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_all_mod/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_stmt_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6152 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_all_mod/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_all_mod/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_stmt_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               9%
	Max Memory:        6616 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_all_mod/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_all_mod/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_stmt_all_mod.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_stmt_compare_padding.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_compare_padding/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_compare_padding/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_stmt_compare_padding.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          376
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_stmt_compare_padding.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6520 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_stmt_compare_padding/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_stmt_compare_padding/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_stmt_compare_padding.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: bm_tester.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6828 KiB
	Average Memory:    0 KiB
	Minor PF:          545
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_tester/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_tester/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_tester.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5840 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_tester/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_tester/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: bm_tester.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/bm_tester/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/bm_tester/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: bm_tester.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5488 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: case_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6768 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/case_generate/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/case_generate/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: case_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        6124 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/case_generate/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/case_generate/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: case_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6608 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/case_generate/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/case_generate/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: case_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/ff/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/ff/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: ff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6832 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/ff/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/ff/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: ff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        6020 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG micro/ff/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/ff/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: ff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6700 KiB
	Average Memory:    0 KiB
	Minor PF:          524
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/ff/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/ff/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: ff.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/generate/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/generate/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6816 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/generate/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/generate/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6076 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/generate/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/generate/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6780 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/generate/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/generate/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: hard_adder_cin_propagation.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6648 KiB
	Average Memory:    0 KiB
	Minor PF:          548
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/hard_adder_cin_propagation/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/hard_adder_cin_propagation/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: hard_adder_cin_propagation.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               3%
	Max Memory:        5984 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: hard_adder_cin_propagation.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6600 KiB
	Average Memory:    0 KiB
	Minor PF:          522
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/hard_adder_cin_propagation/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/hard_adder_cin_propagation/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: hard_adder_cin_propagation.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: if_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6632 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/if_generate/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/if_generate/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: if_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5992 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/if_generate/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/if_generate/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: if_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6552 KiB
	Average Memory:    0 KiB
	Minor PF:          520
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/if_generate/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/if_generate/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: if_generate.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: multiply_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6644 KiB
	Average Memory:    0 KiB
	Minor PF:          550
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/multiply_hard_block/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/multiply_hard_block/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: multiply_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5916 KiB
	Average Memory:    0 KiB
	Minor PF:          379
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/multiply_hard_block/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/multiply_hard_block/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: multiply_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6536 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/multiply_hard_block/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/multiply_hard_block/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiply_hard_block.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: parameter_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6820 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter_2/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter_2/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: parameter_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        5892 KiB
	Average Memory:    0 KiB
	Minor PF:          375
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter_2/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter_2/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: parameter_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6560 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter_2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter_2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: parameter_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: parameter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6660 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: parameter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.09 Seconds
	CPU:               3%
	Max Memory:        6088 KiB
	Average Memory:    0 KiB
	Minor PF:          378
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/parameter/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: parameter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6628 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/parameter/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/parameter/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: parameter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: param_override.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               11%
	Max Memory:        6704 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/param_override/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/param_override/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: param_override.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               4%
	Max Memory:        6012 KiB
	Average Memory:    0 KiB
	Minor PF:          377
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG micro/param_override/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/param_override/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: param_override.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               10%
	Max Memory:        6556 KiB
	Average Memory:    0 KiB
	Minor PF:          519
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG micro/param_override/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: micro/param_override/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: param_override.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: arch_sweep
This test will not be simulated
 ========= Synthesis Test
                                       arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm
                                       arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm
                                       arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm
                                       arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
                                       arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm
                                       arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm
                                       arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm
                                       arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins
                                       arch_sweep/both_ram/k6_frac_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_mem32K_40nm
                                       arch_sweep/both_ram/k6_N10_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_40nm
                                       arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs
                                       arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform
                                       arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse
                                       arch_sweep/both_ram/k6_N10_mem32K_40nm
  SIGABRT(134) . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-3-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-3-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-4-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-5-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_frac_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-5-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_40nm
    - errors                              [-['[NETLIST] Memory dual_port_ram^MEM~0 of depth 2^11 exceeds ODIN bound of 2^10.']-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}
  Failed . . . . . . . . . . . . . . . arch_sweep/both_ram/k6_N10_mem32K_40nm
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-41-]{+0+}
    - Po                                  [-40-]{+0+}
    - Memory                              [-24-]{+-1+}
    - generic logic size                  [-6-]{+-1+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-24-]{+0+}



 ==== LOG arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml
Reading FPGA Architecture file
Using Lut input width of: 3
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6432 KiB
	Average Memory:    0 KiB
	Minor PF:          479
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml
Reading FPGA Architecture file
Using Lut input width of: 3
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6372 KiB
	Average Memory:    0 KiB
	Minor PF:          479
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6640 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6692 KiB
	Average Memory:    0 KiB
	Minor PF:          547
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6636 KiB
	Average Memory:    0 KiB
	Minor PF:          551
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6592 KiB
	Average Memory:    0 KiB
	Minor PF:          544
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               11%
	Max Memory:        6836 KiB
	Average Memory:    0 KiB
	Minor PF:          549
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 5
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6512 KiB
	Average Memory:    0 KiB
	Minor PF:          525
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_frac_N10_mem32K_40nm_custom_pins.xml
Reading FPGA Architecture file
Using Lut input width of: 5
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               10%
	Max Memory:        6656 KiB
	Average Memory:    0 KiB
	Minor PF:          531
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_N10_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_N10_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5948 KiB
	Average Memory:    0 KiB
	Minor PF:          374
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_N10_mem32K_40nm ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_N10_mem32K_40nm

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6524 KiB
	Average Memory:    0 KiB
	Minor PF:          521
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm_fc_abs.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               8%
	Max Memory:        6464 KiB
	Average Memory:    0 KiB
	Minor PF:          518
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm_nonuniform.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6664 KiB
	Average Memory:    0 KiB
	Minor PF:          517
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse ====

creating new log file
running with /usr/bin/time
running with timeout 7200s
Ref Name: arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: k6_N10_mem32K_40nm_pulse.xml
Reading FPGA Architecture file
Using Lut input width of: 6
Verilog: both_ram.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               9%
	Max Memory:        6456 KiB
	Average Memory:    0 KiB
	Minor PF:          515
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: always
 ========= Synthesis Test
                                       always/always_asterisk_event/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/always_asterisk_event/no_arch
                                       always/always_clk/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/always_clk/no_arch
                                       always/always_lone_asterisk/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/always_lone_asterisk/no_arch
                                       always/always_or_event/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/always_or_event/no_arch
                                       always/always_posedge_negedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/always_posedge_negedge/no_arch
                                       always/case_default/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/case_default/no_arch
                                       always/posedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . always/posedge/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . always/always_asterisk_event/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . always/always_clk/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . always/always_lone_asterisk/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . always/always_or_event/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . always/always_posedge_negedge/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . always/case_default/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-17-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-17-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . always/posedge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}



 ==== LOG always/always_asterisk_event/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/always_asterisk_event/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: always_asterisk_event.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/always_clk/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/always_clk/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: always_clk.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/always_lone_asterisk/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/always_lone_asterisk/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: always_lone_asterisk.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5300 KiB
	Average Memory:    0 KiB
	Minor PF:          348
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/always_or_event/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/always_or_event/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: always_or_event.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5260 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/always_posedge_negedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/always_posedge_negedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: always_posedge_negedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/case_default/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/case_default/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: case_default.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG always/posedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: always/posedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: posedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5616 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: and
 ========= Synthesis Test
                                       and/and_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/and_indexed_port/no_arch
                                       and/and_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/and_wire/no_arch
                                       and/range_and_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/range_and_int_wide/no_arch
                                       and/range_and_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/range_and_ultra_wide/no_arch
                                       and/range_and_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/range_and_wide/no_arch
                                       and/replicate_and_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/replicate_and_int_wide/no_arch
                                       and/replicate_and_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/replicate_and_ultra_wide/no_arch
                                       and/replicate_and_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . and/replicate_and_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . and/and_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . and/and_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . and/range_and_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . and/range_and_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-256-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-256-]{+0+}
    - Total Node                          [-256-]{+0+}
  Failed . . . . . . . . . . . . . . . and/range_and_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . and/replicate_and_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . and/replicate_and_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . and/replicate_and_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG and/and_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/and_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: and_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/and_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/and_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: and_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/range_and_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/range_and_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_and_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/range_and_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/range_and_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_and_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/range_and_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/range_and_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_and_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/replicate_and_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/replicate_and_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_and_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG and/replicate_and_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/replicate_and_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_and_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG and/replicate_and_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: and/replicate_and_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_and_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: assign
 ========= Synthesis Test
                                       assign/assign_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . assign/assign_int_wide/no_arch
                                       assign/assign_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . assign/assign_ultra_wide/no_arch
                                       assign/assign_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . assign/assign_wide/no_arch
                                       assign/assign_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . assign/assign_wire/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . assign/assign_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . assign/assign_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-256-]{+0+}
    - Po                                  [-256-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . assign/assign_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . assign/assign_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG assign/assign_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: assign/assign_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: assign_int_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG assign/assign_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: assign/assign_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: assign_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG assign/assign_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: assign/assign_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: assign_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG assign/assign_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: assign/assign_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: assign_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5580 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: automatic
 ========= Synthesis Test
                                       automatic/recursive_function/no_arch
  SIGABRT(134) . . . . . . . . . . . . automatic/recursive_function/no_arch
                                       automatic/recursive_task/no_arch
  SIGABRT(134) . . . . . . . . . . . . automatic/recursive_task/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . automatic/recursive_function/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . automatic/recursive_task/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG automatic/recursive_function/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: automatic/recursive_function/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: recursive_function.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG automatic/recursive_task/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: automatic/recursive_task/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: recursive_task.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: begin_end
 ========= Synthesis Test
                                       begin_end/case_default/no_arch
  SIGABRT(134) . . . . . . . . . . . . begin_end/case_default/no_arch
                                       begin_end/negedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . begin_end/negedge/no_arch
                                       begin_end/posedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . begin_end/posedge/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . begin_end/case_default/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-17-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-17-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . begin_end/negedge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-3-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-5-]{+0+}
  Failed . . . . . . . . . . . . . . . begin_end/posedge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}



 ==== LOG begin_end/case_default/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: begin_end/case_default/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: case_default.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG begin_end/negedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: begin_end/negedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: negedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG begin_end/posedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: begin_end/posedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: posedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: buf
 ========= Synthesis Test
                                       buf/buf_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/buf_indexed_port/no_arch
                                       buf/buf_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/buf_wire/no_arch
                                       buf/range_buf_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/range_buf_int_wide/no_arch
                                       buf/range_buf_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/range_buf_ultra_wide/no_arch
                                       buf/range_buf_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/range_buf_wide/no_arch
                                       buf/replicate_buf_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/replicate_buf_int_wide/no_arch
                                       buf/replicate_buf_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/replicate_buf_ultra_wide/no_arch
                                       buf/replicate_buf_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . buf/replicate_buf_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . buf/buf_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . buf/buf_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . buf/range_buf_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . buf/range_buf_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-256-]{+0+}
    - Po                                  [-256-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . buf/range_buf_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . buf/replicate_buf_int_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . buf/replicate_buf_ultra_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . buf/replicate_buf_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG buf/buf_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/buf_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: buf_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5452 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG buf/buf_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/buf_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: buf_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG buf/range_buf_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/range_buf_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_buf_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG buf/range_buf_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/range_buf_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_buf_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG buf/range_buf_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/range_buf_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_buf_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG buf/replicate_buf_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/replicate_buf_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_buf_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5300 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG buf/replicate_buf_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/replicate_buf_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_buf_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5548 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG buf/replicate_buf_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: buf/replicate_buf_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_buf_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5332 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: case_endcase
 ========= Synthesis Test
                                       case_endcase/case/no_arch
  SIGABRT(134) . . . . . . . . . . . . case_endcase/case/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . case_endcase/case/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-19-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-19-]{+0+}
    - Total Node                          [-19-]{+0+}



 ==== LOG case_endcase/case/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: case_endcase/case/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: case.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5260 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: default
 ========= Synthesis Test
                                       default/case_default/no_arch
  SIGABRT(134) . . . . . . . . . . . . default/case_default/no_arch
                                       default/multiple_defaults_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . default/multiple_defaults_failure/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . default/case_default/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-17-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-17-]{+0+}
    - Total Node                          [-17-]{+0+}
  Failed . . . . . . . . . . . . . . . default/multiple_defaults_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG default/case_default/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: default/case_default/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: case_default.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5480 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG default/multiple_defaults_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: default/multiple_defaults_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_defaults_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: defparam
 ========= Synthesis Test
                                       defparam/defparam_depth_1_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_depth_1_failure/no_arch
                                       defparam/defparam_depth_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_depth_1/no_arch
                                       defparam/defparam_depth_2/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_depth_2/no_arch
                                       defparam/defparam_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_failure/no_arch
                                       defparam/defparam/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam/no_arch
                                       defparam/defparam_simple_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_simple_failure/no_arch
                                       defparam/defparam_string/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/defparam_string/no_arch
                                       defparam/override_same_param_name/no_arch
  SIGABRT(134) . . . . . . . . . . . . defparam/override_same_param_name/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . defparam/defparam_depth_1_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . defparam/defparam_depth_1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-10-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . defparam/defparam_depth_2/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-10-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . defparam/defparam_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . defparam/defparam/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . defparam/defparam_simple_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . defparam/defparam_string/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . defparam/override_same_param_name/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}



 ==== LOG defparam/defparam_depth_1_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_depth_1_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_depth_1_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG defparam/defparam_depth_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_depth_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_depth_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/defparam_depth_2/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_depth_2/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_depth_2.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          349
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/defparam_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/defparam/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5584 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/defparam_simple_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_simple_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_simple_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/defparam_string/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/defparam_string/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: defparam_string.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG defparam/override_same_param_name/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: defparam/override_same_param_name/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: override_same_param_name.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: else
 ========= Synthesis Test
                                       else/else_if/no_arch
  SIGABRT(134) . . . . . . . . . . . . else/else_if/no_arch
                                       else/if_else/no_arch
  SIGABRT(134) . . . . . . . . . . . . else/if_else/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . else/else_if/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-7-]{+0+}
    - Longest Path                        [-6-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-7-]{+0+}
    - Total Node                          [-7-]{+0+}
  Failed . . . . . . . . . . . . . . . else/if_else/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}



 ==== LOG else/else_if/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: else/else_if/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: else_if.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG else/if_else/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: else/if_else/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: if_else.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: for
 ========= Synthesis Test
                                       for/generate_for_int/no_arch
  SIGABRT(134) . . . . . . . . . . . . for/generate_for_int/no_arch
                                       for/generate_for_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . for/generate_for_ultra_wide/no_arch
                                       for/generate_for_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . for/generate_for_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . for/generate_for_int/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-32-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . for/generate_for_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-256-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . for/generate_for_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG for/generate_for_int/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: for/generate_for_int/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_for_int.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG for/generate_for_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: for/generate_for_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_for_ultra_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG for/generate_for_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: for/generate_for_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_for_wide.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5620 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: function_endfunction
 ========= Synthesis Test
                                       function_endfunction/function_call_function/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/function_call_function/no_arch
                                       function_endfunction/function_call_task_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/function_call_task_failure/no_arch
                                       function_endfunction/function_input_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/function_input_failure/no_arch
                                       function_endfunction/inside_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/inside_port/no_arch
                                       function_endfunction/multiple_inputs/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/multiple_inputs/no_arch
                                       function_endfunction/outside_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/outside_port/no_arch
                                       function_endfunction/time_control_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . function_endfunction/time_control_failure/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . function_endfunction/function_call_function/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . function_endfunction/function_call_task_failure/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-8-]{+0+}
    - Po                                  [-8-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . function_endfunction/function_input_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . function_endfunction/inside_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . function_endfunction/multiple_inputs/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . function_endfunction/outside_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . function_endfunction/time_control_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG function_endfunction/function_call_function/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/function_call_function/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_call_function.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/function_call_task_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/function_call_task_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_call_task_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5604 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/function_input_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/function_input_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: function_input_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/inside_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/inside_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inside_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5580 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/multiple_inputs/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/multiple_inputs/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_inputs.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/outside_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/outside_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: outside_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG function_endfunction/time_control_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: function_endfunction/time_control_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: time_control_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5476 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: generate_endgenerate
 ========= Synthesis Test
                                       generate_endgenerate/generate_case_00/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_case_00/no_arch
                                       generate_endgenerate/generate_case_01/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_case_01/no_arch
                                       generate_endgenerate/generate_case_10/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_case_10/no_arch
                                       generate_endgenerate/generate_case_11/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_case_11/no_arch
                                       generate_endgenerate/generate_else_if_0/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_else_if_0/no_arch
                                       generate_endgenerate/generate_else_if_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_else_if_1/no_arch
                                       generate_endgenerate/generate_if_else_0/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_if_else_0/no_arch
                                       generate_endgenerate/generate_if_else_1/no_arch
  SIGABRT(134) . . . . . . . . . . . . generate_endgenerate/generate_if_else_1/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_case_00/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_case_01/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_case_10/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_case_11/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_else_if_0/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_else_if_1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_if_else_0/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . generate_endgenerate/generate_if_else_1/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG generate_endgenerate/generate_case_00/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_case_00/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_case_00.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_case_01/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_case_01/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_case_01.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5492 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_case_10/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_case_10/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_case_10.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_case_11/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_case_11/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_case_11.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5476 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_else_if_0/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_else_if_0/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_else_if_0.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_else_if_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_else_if_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_else_if_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5524 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_if_else_0/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_if_else_0/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_if_else_0.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG generate_endgenerate/generate_if_else_1/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: generate_endgenerate/generate_if_else_1/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_if_else_1.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5544 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0



Task is: genvar
 ========= Synthesis Test
                                       genvar/generate_for/no_arch
  SIGABRT(134) . . . . . . . . . . . . genvar/generate_for/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . genvar/generate_for/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG genvar/generate_for/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: genvar/generate_for/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: generate_for.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0



Task is: if
 ========= Synthesis Test
                                       if/if_statement/no_arch
  SIGABRT(134) . . . . . . . . . . . . if/if_statement/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . if/if_statement/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG if/if_statement/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: if/if_statement/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: if_statement.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: initial
 ========= Synthesis Test
                                       initial/initial_delays/no_arch
  SIGABRT(134) . . . . . . . . . . . . initial/initial_delays/no_arch
                                       initial/initial_multiple_blocks/no_arch
  SIGABRT(134) . . . . . . . . . . . . initial/initial_multiple_blocks/no_arch
                                       initial/initial_multiple_statements/no_arch
  SIGABRT(134) . . . . . . . . . . . . initial/initial_multiple_statements/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . initial/initial_delays/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-9-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . initial/initial_multiple_blocks/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-15-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . initial/initial_multiple_statements/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-9-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG initial/initial_delays/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: initial/initial_delays/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: initial_delays.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    1+6
	Program Exit Code: 0




 ==== LOG initial/initial_multiple_blocks/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: initial/initial_multiple_blocks/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: initial_multiple_blocks.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG initial/initial_multiple_statements/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: initial/initial_multiple_statements/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: initial_multiple_statements.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: inout
 ========= Synthesis Test
                                       inout/double_assign_inout/no_arch
  SIGABRT(134) . . . . . . . . . . . . inout/double_assign_inout/no_arch
                                       inout/inout_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . inout/inout_failure/no_arch
                                       inout/simple_inout/no_arch
  SIGABRT(134) . . . . . . . . . . . . inout/simple_inout/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . inout/double_assign_inout/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . inout/inout_failure/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . inout/simple_inout/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-2-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}



 ==== LOG inout/double_assign_inout/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: inout/double_assign_inout/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: double_assign_inout.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG inout/inout_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: inout/inout_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inout_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG inout/simple_inout/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: inout/simple_inout/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: simple_inout.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5484 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: input
 ========= Synthesis Test
                                       input/input_port_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . input/input_port_failure/no_arch
                                       input/multiple_declarations/no_arch
  SIGABRT(134) . . . . . . . . . . . . input/multiple_declarations/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . input/input_port_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . input/multiple_declarations/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-11-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG input/input_port_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: input/input_port_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: input_port_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5552 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG input/multiple_declarations/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: input/multiple_declarations/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_declarations.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: integer
 ========= Synthesis Test
                                       integer/integer_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . integer/integer_failure/no_arch
                                       integer/integer_outside/no_arch
  SIGABRT(134) . . . . . . . . . . . . integer/integer_outside/no_arch
                                       integer/integer_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . integer/integer_port/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . integer/integer_failure/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-63-]{+0+}
    - Longest Path                        [-34-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-63-]{+0+}
    - Total Node                          [-63-]{+0+}
  Failed . . . . . . . . . . . . . . . integer/integer_outside/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . integer/integer_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-33-]{+0+}
    - Longest Path                        [-19-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-33-]{+0+}
    - Total Node                          [-33-]{+0+}



 ==== LOG integer/integer_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: integer/integer_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: integer_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG integer/integer_outside/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: integer/integer_outside/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: integer_outside.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG integer/integer_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: integer/integer_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: integer_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: localparam
 ========= Synthesis Test
                                       localparam/localparam/no_arch
  SIGABRT(134) . . . . . . . . . . . . localparam/localparam/no_arch
                                       localparam/parameter_define_localparam/no_arch
  SIGABRT(134) . . . . . . . . . . . . localparam/parameter_define_localparam/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . localparam/localparam/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . localparam/parameter_define_localparam/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG localparam/localparam/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: localparam/localparam/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: localparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG localparam/parameter_define_localparam/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: localparam/parameter_define_localparam/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: parameter_define_localparam.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: macromodule
 ========= Synthesis Test
                                       macromodule/macromodules_modules/no_arch
  SIGABRT(134) . . . . . . . . . . . . macromodule/macromodules_modules/no_arch
                                       macromodule/missing_endmodule_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . macromodule/missing_endmodule_failure/no_arch
                                       macromodule/multiple_macromodules/no_arch
  SIGABRT(134) . . . . . . . . . . . . macromodule/multiple_macromodules/no_arch
                                       macromodule/multiple_topmodules/no_arch
  SIGABRT(134) . . . . . . . . . . . . macromodule/multiple_topmodules/no_arch
                                       macromodule/repeated_macromodule_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . macromodule/repeated_macromodule_failure/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . macromodule/macromodules_modules/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . macromodule/missing_endmodule_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . macromodule/multiple_macromodules/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . macromodule/multiple_topmodules/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . macromodule/repeated_macromodule_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG macromodule/macromodules_modules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: macromodule/macromodules_modules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: macromodules_modules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG macromodule/missing_endmodule_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: macromodule/missing_endmodule_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: missing_endmodule_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5388 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG macromodule/multiple_macromodules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: macromodule/multiple_macromodules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_macromodules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG macromodule/multiple_topmodules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: macromodule/multiple_topmodules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_topmodules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG macromodule/repeated_macromodule_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: macromodule/repeated_macromodule_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: repeated_macromodule_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: module_endmodule
 ========= Synthesis Test
                                       module_endmodule/missing_endmodule_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . module_endmodule/missing_endmodule_failure/no_arch
                                       module_endmodule/multiple_modules/no_arch
  SIGABRT(134) . . . . . . . . . . . . module_endmodule/multiple_modules/no_arch
                                       module_endmodule/multiple_topmodules/no_arch
  SIGABRT(134) . . . . . . . . . . . . module_endmodule/multiple_topmodules/no_arch
                                       module_endmodule/repeated_module_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . module_endmodule/repeated_module_failure/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . module_endmodule/missing_endmodule_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . module_endmodule/multiple_modules/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-10-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . module_endmodule/multiple_topmodules/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-4-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . module_endmodule/repeated_module_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG module_endmodule/missing_endmodule_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: module_endmodule/missing_endmodule_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: missing_endmodule_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG module_endmodule/multiple_modules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: module_endmodule/multiple_modules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_modules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5556 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG module_endmodule/multiple_topmodules/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: module_endmodule/multiple_topmodules/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_topmodules.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG module_endmodule/repeated_module_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: module_endmodule/repeated_module_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: repeated_module_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5580 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: nand
 ========= Synthesis Test
                                       nand/nand_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/nand_indexed_port/no_arch
                                       nand/nand_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/nand_wire/no_arch
                                       nand/range_nand_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/range_nand_int_wide/no_arch
                                       nand/range_nand_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/range_nand_ultra_wide/no_arch
                                       nand/range_nand_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/range_nand_wide/no_arch
                                       nand/replicate_nand_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/replicate_nand_int_wide/no_arch
                                       nand/replicate_nand_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/replicate_nand_ultra_wide/no_arch
                                       nand/replicate_nand_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nand/replicate_nand_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . nand/nand_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . nand/nand_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . nand/range_nand_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-64-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-64-]{+0+}
    - Total Node                          [-64-]{+0+}
  Failed . . . . . . . . . . . . . . . nand/range_nand_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-512-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-512-]{+0+}
    - Total Node                          [-512-]{+0+}
  Failed . . . . . . . . . . . . . . . nand/range_nand_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . nand/replicate_nand_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . nand/replicate_nand_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . nand/replicate_nand_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG nand/nand_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/nand_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nand_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/nand_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/nand_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nand_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/range_nand_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/range_nand_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nand_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/range_nand_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/range_nand_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nand_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5472 KiB
	Average Memory:    0 KiB
	Minor PF:          360
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/range_nand_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/range_nand_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nand_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5332 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/replicate_nand_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/replicate_nand_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nand_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5404 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/replicate_nand_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/replicate_nand_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nand_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.10 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nand/replicate_nand_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nand/replicate_nand_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nand_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: negedge
 ========= Synthesis Test
                                       negedge/negedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . negedge/negedge/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . negedge/negedge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-3-]{+0+}



 ==== LOG negedge/negedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: negedge/negedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: negedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5400 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0



Task is: nor
 ========= Synthesis Test
                                       nor/nor_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/nor_indexed_port/no_arch
                                       nor/nor_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/nor_wire/no_arch
                                       nor/range_nor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/range_nor_int_wide/no_arch
                                       nor/range_nor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/range_nor_ultra_wide/no_arch
                                       nor/range_nor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/range_nor_wide/no_arch
                                       nor/replicate_nor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/replicate_nor_int_wide/no_arch
                                       nor/replicate_nor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/replicate_nor_ultra_wide/no_arch
                                       nor/replicate_nor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . nor/replicate_nor_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . nor/nor_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}
  Failed . . . . . . . . . . . . . . . nor/nor_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . nor/range_nor_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-64-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-64-]{+0+}
    - Total Node                          [-64-]{+0+}
  Failed . . . . . . . . . . . . . . . nor/range_nor_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-512-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-512-]{+0+}
    - Total Node                          [-512-]{+0+}
  Failed . . . . . . . . . . . . . . . nor/range_nor_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . nor/replicate_nor_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . nor/replicate_nor_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . nor/replicate_nor_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG nor/nor_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/nor_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nor_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5504 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nor/nor_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/nor_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: nor_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nor/range_nor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/range_nor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               1%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG nor/range_nor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/range_nor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG nor/range_nor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/range_nor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_nor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5536 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+4
	Program Exit Code: 0




 ==== LOG nor/replicate_nor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/replicate_nor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG nor/replicate_nor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/replicate_nor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG nor/replicate_nor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: nor/replicate_nor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_nor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5556 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: not
 ========= Synthesis Test
                                       not/not_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/not_indexed_port/no_arch
                                       not/not_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/not_wire/no_arch
                                       not/range_not_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/range_not_int_wide/no_arch
                                       not/range_not_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/range_not_ultra_wide/no_arch
                                       not/range_not_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/range_not_wide/no_arch
                                       not/replicate_not_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/replicate_not_int_wide/no_arch
                                       not/replicate_not_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/replicate_not_ultra_wide/no_arch
                                       not/replicate_not_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . not/replicate_not_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . not/not_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . not/not_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . not/range_not_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-32-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . not/range_not_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-256-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-256-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-256-]{+0+}
    - Total Node                          [-256-]{+0+}
  Failed . . . . . . . . . . . . . . . not/range_not_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . not/replicate_not_int_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . not/replicate_not_ultra_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . not/replicate_not_wide/no_arch
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG not/not_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/not_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: not_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5384 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/not_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/not_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: not_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/range_not_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/range_not_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_not_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5352 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/range_not_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/range_not_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_not_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5408 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/range_not_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/range_not_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_not_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5516 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/replicate_not_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/replicate_not_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_not_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5560 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/replicate_not_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/replicate_not_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_not_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG not/replicate_not_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: not/replicate_not_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_not_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: or
 ========= Synthesis Test
                                       or/or_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/or_indexed_port/no_arch
                                       or/or_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/or_wire/no_arch
                                       or/range_or_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/range_or_int_wide/no_arch
                                       or/range_or_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/range_or_ultra_wide/no_arch
                                       or/range_or_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/range_or_wide/no_arch
                                       or/replicate_or_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/replicate_or_int_wide/no_arch
                                       or/replicate_or_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/replicate_or_ultra_wide/no_arch
                                       or/replicate_or_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . or/replicate_or_wide/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . or/or_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-2-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-2-]{+0+}
    - Total Node                          [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . or/or_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . or/range_or_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-32-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-32-]{+0+}
    - Total Node                          [-32-]{+0+}
  Failed . . . . . . . . . . . . . . . or/range_or_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-256-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-256-]{+0+}
    - Total Node                          [-256-]{+0+}
  Failed . . . . . . . . . . . . . . . or/range_or_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . or/replicate_or_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . or/replicate_or_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . or/replicate_or_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG or/or_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/or_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: or_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/or_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/or_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: or_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/range_or_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/range_or_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_or_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5340 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/range_or_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/range_or_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_or_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5320 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/range_or_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/range_or_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_or_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5604 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/replicate_or_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/replicate_or_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_or_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5524 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/replicate_or_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/replicate_or_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_or_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG or/replicate_or_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: or/replicate_or_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_or_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: output
 ========= Synthesis Test
                                       output/multiple_declarations/no_arch
  SIGABRT(134) . . . . . . . . . . . . output/multiple_declarations/no_arch
                                       output/output_port_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . output/output_port_failure/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . output/multiple_declarations/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-11-]{+0+}
    - Po                                  [-11-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . output/output_port_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG output/multiple_declarations/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: output/multiple_declarations/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_declarations.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG output/output_port_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: output/output_port_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: output_port_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: parameter
 ========= Synthesis Test
                                       parameter/multiple_parameter/no_arch
  SIGABRT(134) . . . . . . . . . . . . parameter/multiple_parameter/no_arch
                                       parameter/parameter_define/no_arch
  SIGABRT(134) . . . . . . . . . . . . parameter/parameter_define/no_arch
                                       parameter/parameter_override/no_arch
  SIGABRT(134) . . . . . . . . . . . . parameter/parameter_override/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . parameter/multiple_parameter/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-3-]{+0+}
    - Po                                  [-3-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . parameter/parameter_define/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Po                                  [-5-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . parameter/parameter_override/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-10-]{+0+}
    - Po                                  [-7-]{+0+}
    - logic element                       [-5-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-5-]{+0+}
    - Total Node                          [-5-]{+0+}



 ==== LOG parameter/multiple_parameter/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: parameter/multiple_parameter/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: multiple_parameter.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5476 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG parameter/parameter_define/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: parameter/parameter_define/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: parameter_define.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5260 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG parameter/parameter_override/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: parameter/parameter_override/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: parameter_override.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: posedge
 ========= Synthesis Test
                                       posedge/posedge/no_arch
  SIGABRT(134) . . . . . . . . . . . . posedge/posedge/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . posedge/posedge/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Latch Drivers                       [-1-]{+0+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - latch                               [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Total Node                          [-2-]{+0+}



 ==== LOG posedge/posedge/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: posedge/posedge/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: posedge.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5440 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: reg
 ========= Synthesis Test
                                       reg/reg_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . reg/reg_failure/no_arch
                                       reg/reg/no_arch
  SIGABRT(134) . . . . . . . . . . . . reg/reg/no_arch
                                       reg/reg_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . reg/reg_port/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . reg/reg_failure/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . reg/reg/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . reg/reg_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG reg/reg_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: reg/reg_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: reg_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5520 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG reg/reg/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: reg/reg/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: reg.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG reg/reg_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: reg/reg_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: reg_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: signed_unsigned
 ========= Synthesis Test
                                       signed_unsigned/signed_to_signed/no_arch
  SIGABRT(134) . . . . . . . . . . . . signed_unsigned/signed_to_signed/no_arch
                                       signed_unsigned/signed_to_unsigned/no_arch
  SIGABRT(134) . . . . . . . . . . . . signed_unsigned/signed_to_unsigned/no_arch
                                       signed_unsigned/unsigned_to_signed/no_arch
  SIGABRT(134) . . . . . . . . . . . . signed_unsigned/unsigned_to_signed/no_arch
                                       signed_unsigned/unsigned_to_unsigned/no_arch
  SIGABRT(134) . . . . . . . . . . . . signed_unsigned/unsigned_to_unsigned/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . signed_unsigned/signed_to_signed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-6-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . signed_unsigned/signed_to_unsigned/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-6-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . signed_unsigned/unsigned_to_signed/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-6-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . signed_unsigned/unsigned_to_unsigned/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-6-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG signed_unsigned/signed_to_signed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: signed_unsigned/signed_to_signed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_to_signed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG signed_unsigned/signed_to_unsigned/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: signed_unsigned/signed_to_unsigned/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: signed_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG signed_unsigned/unsigned_to_signed/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: signed_unsigned/unsigned_to_signed/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_to_signed.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5364 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG signed_unsigned/unsigned_to_unsigned/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: signed_unsigned/unsigned_to_unsigned/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: unsigned_to_unsigned.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5380 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0



Task is: specify_endspecify
 ========= Synthesis Test
                                       specify_endspecify/specify_conditional/no_arch
  SIGABRT(134) . . . . . . . . . . . . specify_endspecify/specify_conditional/no_arch
                                       specify_endspecify/specify_edge_sensitive/no_arch
  SIGABRT(134) . . . . . . . . . . . . specify_endspecify/specify_edge_sensitive/no_arch
                                       specify_endspecify/specify_edge_sensitive_vector/no_arch
  SIGABRT(134) . . . . . . . . . . . . specify_endspecify/specify_edge_sensitive_vector/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . specify_endspecify/specify_conditional/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}
  Failed . . . . . . . . . . . . . . . specify_endspecify/specify_edge_sensitive/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . specify_endspecify/specify_edge_sensitive_vector/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG specify_endspecify/specify_conditional/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specify_endspecify/specify_conditional/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specify_conditional.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG specify_endspecify/specify_edge_sensitive/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specify_endspecify/specify_edge_sensitive/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specify_edge_sensitive.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5316 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG specify_endspecify/specify_edge_sensitive_vector/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specify_endspecify/specify_edge_sensitive_vector/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specify_edge_sensitive_vector.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5448 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: specparam
 ========= Synthesis Test
                                       specparam/specparam_define_check/no_arch
  SIGABRT(134) . . . . . . . . . . . . specparam/specparam_define_check/no_arch
                                       specparam/specparam_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . specparam/specparam_failure/no_arch
                                       specparam/specparam_inside/no_arch
  SIGABRT(134) . . . . . . . . . . . . specparam/specparam_inside/no_arch
                                       specparam/specparam_outside/no_arch
  SIGABRT(134) . . . . . . . . . . . . specparam/specparam_outside/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . specparam/specparam_define_check/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . specparam/specparam_failure/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . specparam/specparam_inside/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . specparam/specparam_outside/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}



 ==== LOG specparam/specparam_define_check/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specparam/specparam_define_check/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specparam_define_check.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               3%
	Max Memory:        5524 KiB
	Average Memory:    0 KiB
	Minor PF:          359
	Major PF:          0
	Context Switch:    2+5
	Program Exit Code: 0




 ==== LOG specparam/specparam_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specparam/specparam_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specparam_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5416 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG specparam/specparam_inside/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specparam/specparam_inside/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specparam_inside.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5456 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG specparam/specparam_outside/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: specparam/specparam_outside/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: specparam_outside.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               1%
	Max Memory:        5428 KiB
	Average Memory:    0 KiB
	Minor PF:          354
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0



Task is: task_endtask
 ========= Synthesis Test
                                       task_endtask/inside_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . task_endtask/inside_port/no_arch
                                       task_endtask/outside_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . task_endtask/outside_port/no_arch
                                       task_endtask/task_call_function/no_arch
  SIGABRT(134) . . . . . . . . . . . . task_endtask/task_call_function/no_arch
                                       task_endtask/task_call_task/no_arch
  SIGABRT(134) . . . . . . . . . . . . task_endtask/task_call_task/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . task_endtask/inside_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . task_endtask/outside_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . task_endtask/task_call_function/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . task_endtask/task_call_task/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-16-]{+0+}
    - Po                                  [-16-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG task_endtask/inside_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: task_endtask/inside_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: inside_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5600 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG task_endtask/outside_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: task_endtask/outside_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: outside_port.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5348 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    1+5
	Program Exit Code: 0




 ==== LOG task_endtask/task_call_function/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: task_endtask/task_call_function/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: task_call_function.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5312 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG task_endtask/task_call_task/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: task_endtask/task_call_task/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: task_call_task.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5548 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: while
 ========= Synthesis Test
                                       while/while_loop/no_arch
  SIGABRT(134) . . . . . . . . . . . . while/while_loop/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . while/while_loop/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}



 ==== LOG while/while_loop/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: while/while_loop/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: while_loop.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5356 KiB
	Average Memory:    0 KiB
	Minor PF:          351
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: wire
 ========= Synthesis Test
                                       wire/input_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . wire/input_wire/no_arch
                                       wire/wire_failure/no_arch
  SIGABRT(134) . . . . . . . . . . . . wire/wire_failure/no_arch
                                       wire/wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . wire/wire/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . wire/input_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-5-]{+0+}
    - Po                                  [-5-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}
  Failed . . . . . . . . . . . . . . . wire/wire_failure/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-1-]{+0+}
    - Longest Path                        [-3-]{+0+}
    - Average Path                        [-3-]{+0+}
    - Estimated LUTs                      [-1-]{+0+}
    - Total Node                          [-1-]{+0+}
  Failed . . . . . . . . . . . . . . . wire/wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-1-]{+0+}
    - Po                                  [-1-]{+0+}
    - Longest Path                        [-2-]{+0+}
    - Average Path                        [-2-]{+0+}



 ==== LOG wire/input_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: wire/input_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: input_wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5332 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG wire/wire_failure/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: wire/wire_failure/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: wire_failure.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5460 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG wire/wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: wire/wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: wire.v
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5392 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: xnor
 ========= Synthesis Test
                                       xnor/range_xnor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/range_xnor_int_wide/no_arch
                                       xnor/range_xnor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/range_xnor_ultra_wide/no_arch
                                       xnor/range_xnor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/range_xnor_wide/no_arch
                                       xnor/replicate_xnor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/replicate_xnor_int_wide/no_arch
                                       xnor/replicate_xnor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/replicate_xnor_ultra_wide/no_arch
                                       xnor/replicate_xnor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/replicate_xnor_wide/no_arch
                                       xnor/xnor_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/xnor_indexed_port/no_arch
                                       xnor/xnor_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . xnor/xnor_wire/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . xnor/range_xnor_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-128-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-128-]{+0+}
    - Total Node                          [-128-]{+0+}
  Failed . . . . . . . . . . . . . . . xnor/range_xnor_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-1024-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-1024-]{+0+}
    - Total Node                          [-1024-]{+0+}
  Failed . . . . . . . . . . . . . . . xnor/range_xnor_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-12-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-12-]{+0+}
    - Total Node                          [-12-]{+0+}
  Failed . . . . . . . . . . . . . . . xnor/replicate_xnor_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xnor/replicate_xnor_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xnor/replicate_xnor_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xnor/xnor_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-8-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-8-]{+0+}
    - Total Node                          [-8-]{+0+}
  Failed . . . . . . . . . . . . . . . xnor/xnor_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-4-]{+0+}
    - Longest Path                        [-5-]{+0+}
    - Average Path                        [-5-]{+0+}
    - Estimated LUTs                      [-4-]{+0+}
    - Total Node                          [-4-]{+0+}



 ==== LOG xnor/range_xnor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/range_xnor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xnor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5324 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/range_xnor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/range_xnor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xnor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/range_xnor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/range_xnor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xnor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5424 KiB
	Average Memory:    0 KiB
	Minor PF:          358
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/replicate_xnor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/replicate_xnor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xnor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          352
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/replicate_xnor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/replicate_xnor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xnor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5352 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/replicate_xnor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/replicate_xnor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xnor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5420 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/xnor_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/xnor_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: xnor_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.08 Seconds
	CPU:               2%
	Max Memory:        5444 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xnor/xnor_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xnor/xnor_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: xnor_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5540 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



Task is: xor
 ========= Synthesis Test
                                       xor/range_xor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/range_xor_int_wide/no_arch
                                       xor/range_xor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/range_xor_ultra_wide/no_arch
                                       xor/range_xor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/range_xor_wide/no_arch
                                       xor/replicate_xor_int_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/replicate_xor_int_wide/no_arch
                                       xor/replicate_xor_ultra_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/replicate_xor_ultra_wide/no_arch
                                       xor/replicate_xor_wide/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/replicate_xor_wide/no_arch
                                       xor/xor_indexed_port/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/xor_indexed_port/no_arch
                                       xor/xor_wire/no_arch
  SIGABRT(134) . . . . . . . . . . . . xor/xor_wire/no_arch
 -------- Parsing Synthesis Result --------- 
  Failed . . . . . . . . . . . . . . . xor/range_xor_int_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-64-]{+0+}
    - Po                                  [-32-]{+0+}
    - logic element                       [-96-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-96-]{+0+}
    - Total Node                          [-96-]{+0+}
  Failed . . . . . . . . . . . . . . . xor/range_xor_ultra_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-512-]{+0+}
    - Po                                  [-256-]{+0+}
    - logic element                       [-768-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-768-]{+0+}
    - Total Node                          [-768-]{+0+}
  Failed . . . . . . . . . . . . . . . xor/range_xor_wide/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-6-]{+0+}
    - Po                                  [-3-]{+0+}
    - logic element                       [-9-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-9-]{+0+}
    - Total Node                          [-9-]{+0+}
  Failed . . . . . . . . . . . . . . . xor/replicate_xor_int_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xor/replicate_xor_ultra_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xor/replicate_xor_wide/no_arch
    - errors                              [-["Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
  Failed . . . . . . . . . . . . . . . xor/xor_indexed_port/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-4-]{+0+}
    - Po                                  [-2-]{+0+}
    - logic element                       [-6-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-6-]{+0+}
    - Total Node                          [-6-]{+0+}
  Failed . . . . . . . . . . . . . . . xor/xor_wire/no_arch
    - exit                                [-0-]{+134+}
    - errors                              [-[]-]{+['[PARSE_ARGS] ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.']+}
    - Pi                                  [-2-]{+0+}
    - Po                                  [-1-]{+0+}
    - logic element                       [-3-]{+0+}
    - Longest Path                        [-4-]{+0+}
    - Average Path                        [-4-]{+0+}
    - Estimated LUTs                      [-3-]{+0+}
    - Total Node                          [-3-]{+0+}



 ==== LOG xor/range_xor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/range_xor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5508 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/range_xor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/range_xor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5528 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/range_xor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/range_xor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: range_xor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5328 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/replicate_xor_int_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/replicate_xor_int_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xor_int_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5344 KiB
	Average Memory:    0 KiB
	Minor PF:          353
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/replicate_xor_ultra_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/replicate_xor_ultra_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xor_ultra_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5412 KiB
	Average Memory:    0 KiB
	Minor PF:          350
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/replicate_xor_wide/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/replicate_xor_wide/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: replicate_xor_wide.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5600 KiB
	Average Memory:    0 KiB
	Minor PF:          356
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/xor_indexed_port/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/xor_indexed_port/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: xor_indexed_port.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5396 KiB
	Average Memory:    0 KiB
	Minor PF:          355
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0




 ==== LOG xor/xor_wire/no_arch ====

creating new log file
running with /usr/bin/time
running with timeout 3600s
Ref Name: xor/xor_wire/no_arch

=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+a6538ac32
	Revision: v8.0.0-5492-ga6538ac32
	Compiled: 2022-06-27T13:00:10
	Compiler: GNU 9.3.0 on Linux-5.16.20-051620-generic x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Using Lut input width of: -1
Verilog: xor_wire.vh
--------------------------------------------------------------------
High-level Synthesis Begin
error[PARSE_ARGS]:  ERROR: It seems Yosys is not installed in the VTR repository. Please compile the VTR with (-DODIN_USE_YOSYS=ON) flag.


/workspace/vtr-verilog-to-routing/ODIN_II/SRC/YYosys.cpp:72: YYosys::YYosys(): Fatal error
Aborted (core dumped)
Odin exited with code: 134
	Elapsed Time:      0.07 Seconds
	CPU:               2%
	Max Memory:        5572 KiB
	Average Memory:    0 KiB
	Minor PF:          357
	Major PF:          0
	Context Switch:    0+5
	Program Exit Code: 0



ran test in: 0:3:39.709
Failed 1234 benchmarks

common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm
common/1r2w/no_arch
common/1r/k6_frac_N10_frac_chain_mem32K_40nm
common/1r/no_arch
common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm
common/2r1w/no_arch
common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm
common/2r2w/no_arch
common/2r/k6_frac_N10_frac_chain_mem32K_40nm
common/2r/no_arch
common/adder/k6_frac_N10_frac_chain_mem32K_40nm
common/adder/no_arch
common/adffe/k6_frac_N10_frac_chain_mem32K_40nm
common/adffe/no_arch
common/adff/k6_frac_N10_frac_chain_mem32K_40nm
common/adff/no_arch
common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm
common/adlatch/no_arch
common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
common/bitwise_not/no_arch
common/bram/k6_frac_N10_frac_chain_mem32K_40nm
common/bram/no_arch
common/dffe/k6_frac_N10_frac_chain_mem32K_40nm
common/dffe/no_arch
common/dff/k6_frac_N10_frac_chain_mem32K_40nm
common/dff/no_arch
common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm
common/dffsre/no_arch
common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm
common/dffsr/no_arch
common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm
common/div_by_const/no_arch
common/div/k6_frac_N10_frac_chain_mem32K_40nm
common/div/no_arch
common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm
common/dlatch/no_arch
common/dpram/k6_frac_N10_frac_chain_mem32K_40nm
common/dpram/no_arch
common/ge/k6_frac_N10_frac_chain_mem32K_40nm
common/ge/no_arch
common/gt/k6_frac_N10_frac_chain_mem32K_40nm
common/gt/no_arch
common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm
common/hierarchy/no_arch
common/le/k6_frac_N10_frac_chain_mem32K_40nm
common/le/no_arch
common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm
common/logical_not/no_arch
common/lt/k6_frac_N10_frac_chain_mem32K_40nm
common/lt/no_arch
common/mem/k6_frac_N10_frac_chain_mem32K_40nm
common/mem/no_arch
common/memrd/k6_frac_N10_frac_chain_mem32K_40nm
common/memrd/no_arch
common/mod/k6_frac_N10_frac_chain_mem32K_40nm
common/mod/no_arch
common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm
common/mult_const/no_arch
common/mult/k6_frac_N10_frac_chain_mem32K_40nm
common/mult/no_arch
common/mux/k6_frac_N10_frac_chain_mem32K_40nm
common/mux/no_arch
common/nr/k6_frac_N10_frac_chain_mem32K_40nm
common/nr/no_arch
common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm
common/nrnw/no_arch
common/pmux/k6_frac_N10_frac_chain_mem32K_40nm
common/pmux/no_arch
common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm
common/pow_const/no_arch
common/pow/k6_frac_N10_frac_chain_mem32K_40nm
common/pow/no_arch
common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm
common/reduce_and/no_arch
common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm
common/reduce_bool/no_arch
common/register/k6_frac_N10_frac_chain_mem32K_40nm
common/register/no_arch
common/rom/k6_frac_N10_frac_chain_mem32K_40nm
common/rom/no_arch
common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm
common/sdffce/no_arch
common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm
common/sdffe/no_arch
common/sdff/k6_frac_N10_frac_chain_mem32K_40nm
common/sdff/no_arch
common/spram/k6_frac_N10_frac_chain_mem32K_40nm
common/spram/no_arch
common/sr/k6_frac_N10_frac_chain_mem32K_40nm
common/sr/no_arch
common/sub/k6_frac_N10_frac_chain_mem32K_40nm
common/sub/no_arch
common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm
common/shiftx/no_arch
syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
syntax/8_bit_for_pass_through_module/no_arch
syntax/8_bit_for_pass_through/no_arch
syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/8_bit_for_pass_through_off_by_1/no_arch
syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm
syntax/8_bit_pass_through_module/no_arch
syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm
syntax/and_primitive/no_arch
syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/basic_expression_in_function_port/no_arch
syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/basic_expression_in_module_port/no_arch
syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/basic_expression_in_task_port/no_arch
syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bitwise_op_expression_in_function_port/no_arch
syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bitwise_op_expression_in_module_port/no_arch
syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bitwise_op_expression_in_task_port/no_arch
syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_dag5_mod/no_arch
syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_dag6_mod_log/no_arch
syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_dag7_mod_log/no_arch
syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_DL_4_bit_updown_counter/no_arch
syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_DL_simple_fsm/no_arch
syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_function_1/no_arch
syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_function_2/no_arch
syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_jk_rtl/no_arch
syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_log_all/no_arch
syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_simple_memory/no_arch
syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm
syntax/bm_unused_input_pins/no_arch
syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
syntax/both_ram/no_arch
syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm
syntax/cf_fft_1024_16/no_arch
syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm
syntax/complex_post_for_loop/no_arch
syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/conditional_expression_in_function_port/no_arch
syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/conditional_expression_in_module_port/no_arch
syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/conditional_expression_in_task_port/no_arch
syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm
syntax/constant_module_inst/no_arch
syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm
syntax/deassign/no_arch
syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/delay_syntax/no_arch
syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm
syntax/diffeq_f_systemC/no_arch
syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm
syntax/diffeq_paj_convert/no_arch
syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm
syntax/expression_in_chain_modules/no_arch
syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm
syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch
syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm
syntax/flip_flop_enable/no_arch
syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm
syntax/flip_flop_enable_w_begin_label/no_arch
syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm
syntax/for_loop_adv_post/no_arch
syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm
syntax/for_loop_adv_pre/no_arch
syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm
syntax/freq_division/no_arch
syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm
syntax/function_automatic/no_arch
syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm
syntax/function_hdr/no_arch
syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/function_syntax/no_arch
syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
syntax/h7_of_8_bit_for_pass_through/no_arch
syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/ifdef-else-syntax/no_arch
syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/ifndef-else-syntax/no_arch
syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/include-syntax/no_arch
syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm
syntax/inferred_DPram/no_arch
syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm
syntax/inferred_ram_w_clog2/no_arch
syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm
syntax/inferred_SPram/no_arch
syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_function_invalid_1/no_arch
syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_function_invalid/no_arch
syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_function_valid/no_arch
syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_task_invalid_1/no_arch
syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_task_invalid/no_arch
syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiated_by_name_task_valid/no_arch
syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiating_by_name_invalid_1/no_arch
syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiating_by_name_invalid_mix_ports/no_arch
syntax/instantiating_by_name_invalid/no_arch
syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm
syntax/instantiating_by_name_valid/no_arch
syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm
syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm
syntax/macro_in_module_declaration/no_arch
syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm
syntax/matrix_multiplication/no_arch
syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm
syntax/memlooptesting/no_arch
syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm
syntax/memory_combinational/no_arch
syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/mix_expression_in_function_port/no_arch
syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm
syntax/mix_expression_in_module_port_nested/no_arch
syntax/mix_expression_in_module_port/no_arch
syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/mix_expression_in_task_port/no_arch
syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm
syntax/multi_assignment/no_arch
syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
syntax/multi_clock_reader_writer/no_arch
syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm
syntax/multi_edge_reader_writer/no_arch
syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm
syntax/multi_module_io_data_types/no_arch
syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm
syntax/multi_module/no_arch
syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/nested-ifdef-syntax/no_arch
syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm
syntax/no_input/no_arch
syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm
syntax/no_output/no_arch
syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm
syntax/no_port/no_arch
syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm
syntax/not_enough_wires/no_arch
syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm
syntax/part_select/no_arch
syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm
syntax/preprocessor_complex_define/no_arch
syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm
syntax/preprocessor_define/no_arch
syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm
syntax/preprocessor_define_with_comment/no_arch
syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm
syntax/rs_decoder_1/no_arch
syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm
syntax/rs_decoder_2/no_arch
syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm
syntax/sign_extend_nomem/no_arch
syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm
syntax/simple_function/no_arch
syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm
syntax/simple_module/no_arch
syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm
syntax/simple_task/no_arch
syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm
syntax/spram_big/no_arch
syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm
syntax/task_automatic/no_arch
syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm
syntax/task_multiple_instances/no_arch
syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm
syntax/timescale_syntax/no_arch
syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm
syntax/top_and/no_arch
syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm
syntax/unconnected_input/no_arch
syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm
syntax/undeclared_signal/no_arch
syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm
syntax/unordered_ports/no_arch
syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm
syntax/vector_and/no_arch
syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm
syntax/vector_buf/no_arch
operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_and/k6_N10_40nm
operators/binary_and/k6_N10_mem32K_40nm
operators/binary_and/no_arch
operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_equal/k6_N10_40nm
operators/binary_equal/k6_N10_mem32K_40nm
operators/binary_equal/no_arch
operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_and/k6_N10_40nm
operators/binary_logical_and/k6_N10_mem32K_40nm
operators/binary_logical_and/no_arch
operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_equal/k6_N10_40nm
operators/binary_logical_equal/k6_N10_mem32K_40nm
operators/binary_logical_equal/no_arch
operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_greater_equal_than/k6_N10_40nm
operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
operators/binary_logical_greater_equal_than/no_arch
operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_greater_than/k6_N10_40nm
operators/binary_logical_greater_than/k6_N10_mem32K_40nm
operators/binary_logical_greater_than/no_arch
operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_less_equal_than/k6_N10_40nm
operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm
operators/binary_logical_less_equal_than/no_arch
operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_less_than/k6_N10_40nm
operators/binary_logical_less_than/k6_N10_mem32K_40nm
operators/binary_logical_less_than/no_arch
operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_not_equal/k6_N10_40nm
operators/binary_logical_not_equal/k6_N10_mem32K_40nm
operators/binary_logical_not_equal/no_arch
operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_logical_or/k6_N10_40nm
operators/binary_logical_or/k6_N10_mem32K_40nm
operators/binary_logical_or/no_arch
operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_nand/k6_N10_40nm
operators/binary_nand/k6_N10_mem32K_40nm
operators/binary_nand/no_arch
operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_nor/k6_N10_40nm
operators/binary_nor/k6_N10_mem32K_40nm
operators/binary_nor/no_arch
operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_not_equal/k6_N10_40nm
operators/binary_not_equal/k6_N10_mem32K_40nm
operators/binary_not_equal/no_arch
operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_or/k6_N10_40nm
operators/binary_or/k6_N10_mem32K_40nm
operators/binary_or/no_arch
operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_xnor/k6_N10_40nm
operators/binary_xnor/k6_N10_mem32K_40nm
operators/binary_xnor/no_arch
operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm
operators/binary_xor/k6_N10_40nm
operators/binary_xor/k6_N10_mem32K_40nm
operators/binary_xor/no_arch
operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm
operators/clog2/k6_N10_40nm
operators/clog2/k6_N10_mem32K_40nm
operators/clog2/no_arch
operators/concat/k6_frac_N10_frac_chain_mem32K_40nm
operators/concat/k6_N10_40nm
operators/concat/k6_N10_mem32K_40nm
operators/concat/no_arch
operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
operators/eightbit_arithmetic_power/k6_N10_40nm
operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm
operators/eightbit_arithmetic_power/no_arch
operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm
operators/macromudule_test/k6_N10_40nm
operators/macromudule_test/k6_N10_mem32K_40nm
operators/macromudule_test/no_arch
operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
operators/minuscolon_6_bit/k6_N10_40nm
operators/minuscolon_6_bit/k6_N10_mem32K_40nm
operators/minuscolon_6_bit/no_arch
operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm
operators/pluscolon_6_bit/k6_N10_40nm
operators/pluscolon_6_bit/k6_N10_mem32K_40nm
operators/pluscolon_6_bit/no_arch
operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm
operators/pluscolon_8_bit/k6_N10_40nm
operators/pluscolon_8_bit/k6_N10_mem32K_40nm
operators/pluscolon_8_bit/no_arch
operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_16bits_asl_int_wide/k6_N10_40nm
operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm
operators/signed_16bits_asl_int_wide/no_arch
operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_16bits_asr_int_wide/k6_N10_40nm
operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm
operators/signed_16bits_asr_int_wide/no_arch
operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_16bits_sl_int_wide/k6_N10_40nm
operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm
operators/signed_16bits_sl_int_wide/no_arch
operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_16bits_sr_int_wide/k6_N10_40nm
operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm
operators/signed_16bits_sr_int_wide/no_arch
operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_asl_indexed/k6_N10_40nm
operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm
operators/signed_1bit_asl_indexed/no_arch
operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_asl_wire/k6_N10_40nm
operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm
operators/signed_1bit_asl_wire/no_arch
operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_asr_indexed/k6_N10_40nm
operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm
operators/signed_1bit_asr_indexed/no_arch
operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_asr_wire/k6_N10_40nm
operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm
operators/signed_1bit_asr_wire/no_arch
operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_sl_indexed/k6_N10_40nm
operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm
operators/signed_1bit_sl_indexed/no_arch
operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_sl_wire/k6_N10_40nm
operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm
operators/signed_1bit_sl_wire/no_arch
operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_sr_indexed/k6_N10_40nm
operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm
operators/signed_1bit_sr_indexed/no_arch
operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_1bit_sr_wire/k6_N10_40nm
operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm
operators/signed_1bit_sr_wire/no_arch
operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_2bits_asl_wide/k6_N10_40nm
operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm
operators/signed_2bits_asl_wide/no_arch
operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_2bits_asr_wide/k6_N10_40nm
operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm
operators/signed_2bits_asr_wide/no_arch
operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_2bits_sl_wide/k6_N10_40nm
operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm
operators/signed_2bits_sl_wide/no_arch
operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_2bits_sr_wide/k6_N10_40nm
operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm
operators/signed_2bits_sr_wide/no_arch
operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_64bits_asl_ultra_wide/k6_N10_40nm
operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
operators/signed_64bits_asl_ultra_wide/no_arch
operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_64bits_asr_ultra_wide/k6_N10_40nm
operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
operators/signed_64bits_asr_ultra_wide/no_arch
operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_64bits_sl_ultra_wide/k6_N10_40nm
operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
operators/signed_64bits_sl_ultra_wide/no_arch
operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_64bits_sr_ultra_wide/k6_N10_40nm
operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
operators/signed_64bits_sr_ultra_wide/no_arch
operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_to_unsigned/k6_N10_40nm
operators/signed_to_unsigned/k6_N10_mem32K_40nm
operators/signed_to_unsigned/no_arch
operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asl_indexed/k6_N10_40nm
operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm
operators/signed_variable_asl_indexed/no_arch
operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asl_int_wide/k6_N10_40nm
operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm
operators/signed_variable_asl_int_wide/no_arch
operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asl_ultra_wide/k6_N10_40nm
operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm
operators/signed_variable_asl_ultra_wide/no_arch
operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asl_wide/k6_N10_40nm
operators/signed_variable_asl_wide/k6_N10_mem32K_40nm
operators/signed_variable_asl_wide/no_arch
operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asl_wire/k6_N10_40nm
operators/signed_variable_asl_wire/k6_N10_mem32K_40nm
operators/signed_variable_asl_wire/no_arch
operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asr_indexed/k6_N10_40nm
operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm
operators/signed_variable_asr_indexed/no_arch
operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asr_int_wide/k6_N10_40nm
operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm
operators/signed_variable_asr_int_wide/no_arch
operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asr_ultra_wide/k6_N10_40nm
operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm
operators/signed_variable_asr_ultra_wide/no_arch
operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asr_wide/k6_N10_40nm
operators/signed_variable_asr_wide/k6_N10_mem32K_40nm
operators/signed_variable_asr_wide/no_arch
operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_asr_wire/k6_N10_40nm
operators/signed_variable_asr_wire/k6_N10_mem32K_40nm
operators/signed_variable_asr_wire/no_arch
operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sl_indexed/k6_N10_40nm
operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm
operators/signed_variable_sl_indexed/no_arch
operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sl_int_wide/k6_N10_40nm
operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm
operators/signed_variable_sl_int_wide/no_arch
operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sl_ultra_wide/k6_N10_40nm
operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm
operators/signed_variable_sl_ultra_wide/no_arch
operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sl_wide/k6_N10_40nm
operators/signed_variable_sl_wide/k6_N10_mem32K_40nm
operators/signed_variable_sl_wide/no_arch
operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sl_wire/k6_N10_40nm
operators/signed_variable_sl_wire/k6_N10_mem32K_40nm
operators/signed_variable_sl_wire/no_arch
operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sr_indexed/k6_N10_40nm
operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm
operators/signed_variable_sr_indexed/no_arch
operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sr_int_wide/k6_N10_40nm
operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm
operators/signed_variable_sr_int_wide/no_arch
operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sr_ultra_wide/k6_N10_40nm
operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm
operators/signed_variable_sr_ultra_wide/no_arch
operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sr_wide/k6_N10_40nm
operators/signed_variable_sr_wide/k6_N10_mem32K_40nm
operators/signed_variable_sr_wide/no_arch
operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/signed_variable_sr_wire/k6_N10_40nm
operators/signed_variable_sr_wire/k6_N10_mem32K_40nm
operators/signed_variable_sr_wire/no_arch
operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm
operators/specifyBlock/k6_N10_40nm
operators/specifyBlock/k6_N10_mem32K_40nm
operators/specifyBlock/no_arch
operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm
operators/specparam/k6_N10_40nm
operators/specparam/k6_N10_mem32K_40nm
operators/specparam/no_arch
operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm
operators/string_test_concat/k6_N10_40nm
operators/string_test_concat/k6_N10_mem32K_40nm
operators/string_test_concat/no_arch
operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm
operators/string_test_concat_replicate/k6_N10_40nm
operators/string_test_concat_replicate/k6_N10_mem32K_40nm
operators/string_test_concat_replicate/no_arch
operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm
operators/string_test/k6_N10_40nm
operators/string_test/k6_N10_mem32K_40nm
operators/string_test/no_arch
operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_div/k6_N10_40nm
operators/twobits_arithmetic_div/k6_N10_mem32K_40nm
operators/twobits_arithmetic_div/no_arch
operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_minus/k6_N10_40nm
operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
operators/twobits_arithmetic_minus/no_arch
operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_mod/k6_N10_40nm
operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm
operators/twobits_arithmetic_mod/no_arch
operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_multiply/k6_N10_40nm
operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
operators/twobits_arithmetic_multiply/no_arch
operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_plus/k6_N10_40nm
operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm
operators/twobits_arithmetic_plus/no_arch
operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_power/k6_N10_40nm
operators/twobits_arithmetic_power/k6_N10_mem32K_40nm
operators/twobits_arithmetic_power/no_arch
operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_arithmetic_uminus/k6_N10_40nm
operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm
operators/twobits_arithmetic_uminus/no_arch
operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_logical_greater_equal_than/k6_N10_40nm
operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm
operators/twobits_logical_greater_equal_than/no_arch
operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_logical_greater_than/k6_N10_40nm
operators/twobits_logical_greater_than/k6_N10_mem32K_40nm
operators/twobits_logical_greater_than/no_arch
operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_logical_less_equal_than/k6_N10_40nm
operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
operators/twobits_logical_less_equal_than/no_arch
operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm
operators/twobits_logical_less_than/k6_N10_40nm
operators/twobits_logical_less_than/k6_N10_mem32K_40nm
operators/twobits_logical_less_than/no_arch
operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm
operators/unary_bitwise_bufnode/k6_N10_40nm
operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm
operators/unary_bitwise_bufnode/no_arch
operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm
operators/unary_bitwise_not/k6_N10_40nm
operators/unary_bitwise_not/k6_N10_mem32K_40nm
operators/unary_bitwise_not/no_arch
operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_16bits_asl_int_wide/k6_N10_40nm
operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm
operators/unsigned_16bits_asl_int_wide/no_arch
operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_16bits_asr_int_wide/k6_N10_40nm
operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm
operators/unsigned_16bits_asr_int_wide/no_arch
operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_16bits_sl_int_wide/k6_N10_40nm
operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm
operators/unsigned_16bits_sl_int_wide/no_arch
operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_16bits_sr_int_wide/k6_N10_40nm
operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm
operators/unsigned_16bits_sr_int_wide/no_arch
operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_asl_indexed/k6_N10_40nm
operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm
operators/unsigned_1bit_asl_indexed/no_arch
operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_asl_wire/k6_N10_40nm
operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm
operators/unsigned_1bit_asl_wire/no_arch
operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_asr_indexed/k6_N10_40nm
operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm
operators/unsigned_1bit_asr_indexed/no_arch
operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_asr_wire/k6_N10_40nm
operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm
operators/unsigned_1bit_asr_wire/no_arch
operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_sl_indexed/k6_N10_40nm
operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm
operators/unsigned_1bit_sl_indexed/no_arch
operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_sl_wire/k6_N10_40nm
operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm
operators/unsigned_1bit_sl_wire/no_arch
operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_sr_indexed/k6_N10_40nm
operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm
operators/unsigned_1bit_sr_indexed/no_arch
operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_1bit_sr_wire/k6_N10_40nm
operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm
operators/unsigned_1bit_sr_wire/no_arch
operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_2bits_asl_wide/k6_N10_40nm
operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm
operators/unsigned_2bits_asl_wide/no_arch
operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_2bits_asr_wide/k6_N10_40nm
operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm
operators/unsigned_2bits_asr_wide/no_arch
operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_2bits_sl_wide/k6_N10_40nm
operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm
operators/unsigned_2bits_sl_wide/no_arch
operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_2bits_sr_wide/k6_N10_40nm
operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm
operators/unsigned_2bits_sr_wide/no_arch
operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm
operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_64bits_asl_ultra_wide/no_arch
operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm
operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_64bits_asr_ultra_wide/no_arch
operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm
operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_64bits_sl_ultra_wide/no_arch
operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm
operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_64bits_sr_ultra_wide/no_arch
operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asl_indexed/k6_N10_40nm
operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm
operators/unsigned_variable_asl_indexed/no_arch
operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asl_int_wide/k6_N10_40nm
operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asl_int_wide/no_arch
operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm
operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asl_ultra_wide/no_arch
operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asl_wide/k6_N10_40nm
operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asl_wide/no_arch
operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asl_wire/k6_N10_40nm
operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm
operators/unsigned_variable_asl_wire/no_arch
operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asr_indexed/k6_N10_40nm
operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm
operators/unsigned_variable_asr_indexed/no_arch
operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asr_int_wide/k6_N10_40nm
operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asr_int_wide/no_arch
operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm
operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asr_ultra_wide/no_arch
operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asr_wide/k6_N10_40nm
operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_asr_wide/no_arch
operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_asr_wire/k6_N10_40nm
operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm
operators/unsigned_variable_asr_wire/no_arch
operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sl_indexed/k6_N10_40nm
operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm
operators/unsigned_variable_sl_indexed/no_arch
operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sl_int_wide/k6_N10_40nm
operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sl_int_wide/no_arch
operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm
operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sl_ultra_wide/no_arch
operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sl_wide/k6_N10_40nm
operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sl_wide/no_arch
operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sl_wire/k6_N10_40nm
operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm
operators/unsigned_variable_sl_wire/no_arch
operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sr_indexed/k6_N10_40nm
operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm
operators/unsigned_variable_sr_indexed/no_arch
operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sr_int_wide/k6_N10_40nm
operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sr_int_wide/no_arch
operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm
operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sr_ultra_wide/no_arch
operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sr_wide/k6_N10_40nm
operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm
operators/unsigned_variable_sr_wide/no_arch
operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm
operators/unsigned_variable_sr_wire/k6_N10_40nm
operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm
operators/unsigned_variable_sr_wire/no_arch
micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
micro/adder_hard_block/k6_N10_40nm
micro/adder_hard_block/k6_N10_mem32K_40nm
micro/adder_hard_block/no_arch
micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_add_lpm/k6_N10_40nm
micro/bm_add_lpm/k6_N10_mem32K_40nm
micro/bm_add_lpm/no_arch
micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_and_log/k6_N10_40nm
micro/bm_and_log/k6_N10_mem32K_40nm
micro/bm_and_log/no_arch
micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_arithmetic_unused_bits/k6_N10_40nm
micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm
micro/bm_arithmetic_unused_bits/no_arch
micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_base_multiply/k6_N10_40nm
micro/bm_base_multiply/k6_N10_mem32K_40nm
micro/bm_base_multiply/no_arch
micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag1_log/k6_N10_40nm
micro/bm_dag1_log/k6_N10_mem32K_40nm
micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag1_log_mod/k6_N10_40nm
micro/bm_dag1_log_mod/k6_N10_mem32K_40nm
micro/bm_dag1_log_mod/no_arch
micro/bm_dag1_log/no_arch
micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag1_lpm/k6_N10_40nm
micro/bm_dag1_lpm/k6_N10_mem32K_40nm
micro/bm_dag1_lpm/no_arch
micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag1_mod/k6_N10_40nm
micro/bm_dag1_mod/k6_N10_mem32K_40nm
micro/bm_dag1_mod/no_arch
micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag2_log/k6_N10_40nm
micro/bm_dag2_log/k6_N10_mem32K_40nm
micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag2_log_mod/k6_N10_40nm
micro/bm_dag2_log_mod/k6_N10_mem32K_40nm
micro/bm_dag2_log_mod/no_arch
micro/bm_dag2_log/no_arch
micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag2_lpm/k6_N10_40nm
micro/bm_dag2_lpm/k6_N10_mem32K_40nm
micro/bm_dag2_lpm/no_arch
micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag2_mod/k6_N10_40nm
micro/bm_dag2_mod/k6_N10_mem32K_40nm
micro/bm_dag2_mod/no_arch
micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_log/k6_N10_40nm
micro/bm_dag3_log/k6_N10_mem32K_40nm
micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_log_mod/k6_N10_40nm
micro/bm_dag3_log_mod/k6_N10_mem32K_40nm
micro/bm_dag3_log_mod/no_arch
micro/bm_dag3_log/no_arch
micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_lpm/k6_N10_40nm
micro/bm_dag3_lpm/k6_N10_mem32K_40nm
micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_lpm_log/k6_N10_40nm
micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm
micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_lpm_log_mod/k6_N10_40nm
micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm
micro/bm_dag3_lpm_log_mod/no_arch
micro/bm_dag3_lpm_log/no_arch
micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_lpm_mod/k6_N10_40nm
micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm
micro/bm_dag3_lpm_mod/no_arch
micro/bm_dag3_lpm/no_arch
micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag3_mod/k6_N10_40nm
micro/bm_dag3_mod/k6_N10_mem32K_40nm
micro/bm_dag3_mod/no_arch
micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_dag4_mod/k6_N10_40nm
micro/bm_dag4_mod/k6_N10_mem32K_40nm
micro/bm_dag4_mod/no_arch
micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_16_1_mux/k6_N10_40nm
micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm
micro/bm_DL_16_1_mux/no_arch
micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_2_1_mux/k6_N10_40nm
micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm
micro/bm_DL_2_1_mux/no_arch
micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_2_4_encoder/k6_N10_40nm
micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm
micro/bm_DL_2_4_encoder/no_arch
micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm
micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm
micro/bm_DL_2_cascaded_flip_flops/no_arch
micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_4_16_encoder/k6_N10_40nm
micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm
micro/bm_DL_4_16_encoder/no_arch
micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_4_1_mux/k6_N10_40nm
micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm
micro/bm_DL_4_1_mux/no_arch
micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_4_bit_comparator/k6_N10_40nm
micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm
micro/bm_DL_4_bit_comparator/no_arch
micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_4_bit_shift_register/k6_N10_40nm
micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm
micro/bm_DL_4_bit_shift_register/no_arch
micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_74381_ALU/k6_N10_40nm
micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm
micro/bm_DL_74381_ALU/no_arch
micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm
micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm
micro/bm_DL_BCD_7_segment_without_x/no_arch
micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_BCD_adder/k6_N10_40nm
micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm
micro/bm_DL_BCD_adder/no_arch
micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_behavioural_full_adder/k6_N10_40nm
micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm
micro/bm_DL_behavioural_full_adder/no_arch
micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm
micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm
micro/bm_DL_Dff_w_synch_reset/no_arch
micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_D_flipflop/k6_N10_40nm
micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm
micro/bm_DL_D_flipflop/no_arch
micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm
micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm
micro/bm_DL_four_bit_adder_continuous_assign/no_arch
micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_logic_w_Dff2/k6_N10_40nm
micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm
micro/bm_DL_logic_w_Dff2/no_arch
micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_logic_w_Dff/k6_N10_40nm
micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm
micro/bm_DL_logic_w_Dff/no_arch
micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_structural_logic2/k6_N10_40nm
micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm
micro/bm_DL_structural_logic2/no_arch
micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_DL_structural_logic/k6_N10_40nm
micro/bm_DL_structural_logic/k6_N10_mem32K_40nm
micro/bm_DL_structural_logic/no_arch
micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_expr_all_mod/k6_N10_40nm
micro/bm_expr_all_mod/k6_N10_mem32K_40nm
micro/bm_expr_all_mod/no_arch
micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_functional_test/k6_N10_40nm
micro/bm_functional_test/k6_N10_mem32K_40nm
micro/bm_functional_test/no_arch
micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_if_collapse/k6_N10_40nm
micro/bm_if_collapse/k6_N10_mem32K_40nm
micro/bm_if_collapse/no_arch
micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_if_common/k6_N10_40nm
micro/bm_if_common/k6_N10_mem32K_40nm
micro/bm_if_common/no_arch
micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_if_reset/k6_N10_40nm
micro/bm_if_reset/k6_N10_mem32K_40nm
micro/bm_if_reset/no_arch
micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_lpm_all/k6_N10_40nm
micro/bm_lpm_all/k6_N10_mem32K_40nm
micro/bm_lpm_all/no_arch
micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_lpm_concat/k6_N10_40nm
micro/bm_lpm_concat/k6_N10_mem32K_40nm
micro/bm_lpm_concat/no_arch
micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match1_str_arch/k6_N10_40nm
micro/bm_match1_str_arch/k6_N10_mem32K_40nm
micro/bm_match1_str_arch/no_arch
micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match2_str_arch/k6_N10_40nm
micro/bm_match2_str_arch/k6_N10_mem32K_40nm
micro/bm_match2_str_arch/no_arch
micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match3_str_arch/k6_N10_40nm
micro/bm_match3_str_arch/k6_N10_mem32K_40nm
micro/bm_match3_str_arch/no_arch
micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match4_str_arch/k6_N10_40nm
micro/bm_match4_str_arch/k6_N10_mem32K_40nm
micro/bm_match4_str_arch/no_arch
micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match5_str_arch/k6_N10_40nm
micro/bm_match5_str_arch/k6_N10_mem32K_40nm
micro/bm_match5_str_arch/no_arch
micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_match6_str_arch/k6_N10_40nm
micro/bm_match6_str_arch/k6_N10_mem32K_40nm
micro/bm_match6_str_arch/no_arch
micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_mod/k6_N10_40nm
micro/bm_mod/k6_N10_mem32K_40nm
micro/bm_mod/no_arch
micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_my_D_latch1/k6_N10_40nm
micro/bm_my_D_latch1/k6_N10_mem32K_40nm
micro/bm_my_D_latch1/no_arch
micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_my_D_latch2/k6_N10_40nm
micro/bm_my_D_latch2/k6_N10_mem32K_40nm
micro/bm_my_D_latch2/no_arch
micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_stmt_all_mod/k6_N10_40nm
micro/bm_stmt_all_mod/k6_N10_mem32K_40nm
micro/bm_stmt_all_mod/no_arch
micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_stmt_compare_padding/k6_N10_40nm
micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm
micro/bm_stmt_compare_padding/no_arch
micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm
micro/bm_tester/k6_N10_40nm
micro/bm_tester/k6_N10_mem32K_40nm
micro/bm_tester/no_arch
micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm
micro/case_generate/k6_N10_40nm
micro/case_generate/k6_N10_mem32K_40nm
micro/case_generate/no_arch
micro/ff/k6_frac_N10_frac_chain_mem32K_40nm
micro/ff/k6_N10_40nm
micro/ff/k6_N10_mem32K_40nm
micro/ff/no_arch
micro/generate/k6_frac_N10_frac_chain_mem32K_40nm
micro/generate/k6_N10_40nm
micro/generate/k6_N10_mem32K_40nm
micro/generate/no_arch
micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm
micro/hard_adder_cin_propagation/k6_N10_40nm
micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm
micro/hard_adder_cin_propagation/no_arch
micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm
micro/if_generate/k6_N10_40nm
micro/if_generate/k6_N10_mem32K_40nm
micro/if_generate/no_arch
micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm
micro/multiply_hard_block/k6_N10_40nm
micro/multiply_hard_block/k6_N10_mem32K_40nm
micro/multiply_hard_block/no_arch
micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm
micro/parameter_2/k6_N10_40nm
micro/parameter_2/k6_N10_mem32K_40nm
micro/parameter_2/no_arch
micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm
micro/parameter/k6_N10_40nm
micro/parameter/k6_N10_mem32K_40nm
micro/parameter/no_arch
micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm
micro/param_override/k6_N10_40nm
micro/param_override/k6_N10_mem32K_40nm
micro/param_override/no_arch
arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm
arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm
arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm
arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm
arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm
arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm
arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm
arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins
arch_sweep/both_ram/k6_frac_N10_mem32K_40nm
arch_sweep/both_ram/k6_N10_40nm
arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs
arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform
arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse
arch_sweep/both_ram/k6_N10_mem32K_40nm
always/always_asterisk_event/no_arch
always/always_clk/no_arch
always/always_lone_asterisk/no_arch
always/always_or_event/no_arch
always/always_posedge_negedge/no_arch
always/case_default/no_arch
always/posedge/no_arch
and/and_indexed_port/no_arch
and/and_wire/no_arch
and/range_and_int_wide/no_arch
and/range_and_ultra_wide/no_arch
and/range_and_wide/no_arch
and/replicate_and_int_wide/no_arch
and/replicate_and_ultra_wide/no_arch
and/replicate_and_wide/no_arch
assign/assign_int_wide/no_arch
assign/assign_ultra_wide/no_arch
assign/assign_wide/no_arch
assign/assign_wire/no_arch
automatic/recursive_function/no_arch
automatic/recursive_task/no_arch
begin_end/case_default/no_arch
begin_end/negedge/no_arch
begin_end/posedge/no_arch
buf/buf_indexed_port/no_arch
buf/buf_wire/no_arch
buf/range_buf_int_wide/no_arch
buf/range_buf_ultra_wide/no_arch
buf/range_buf_wide/no_arch
buf/replicate_buf_int_wide/no_arch
buf/replicate_buf_ultra_wide/no_arch
buf/replicate_buf_wide/no_arch
case_endcase/case/no_arch
default/case_default/no_arch
default/multiple_defaults_failure/no_arch
defparam/defparam_depth_1_failure/no_arch
defparam/defparam_depth_1/no_arch
defparam/defparam_depth_2/no_arch
defparam/defparam_failure/no_arch
defparam/defparam/no_arch
defparam/defparam_simple_failure/no_arch
defparam/defparam_string/no_arch
defparam/override_same_param_name/no_arch
else/else_if/no_arch
else/if_else/no_arch
for/generate_for_int/no_arch
for/generate_for_ultra_wide/no_arch
for/generate_for_wide/no_arch
function_endfunction/function_call_function/no_arch
function_endfunction/function_call_task_failure/no_arch
function_endfunction/function_input_failure/no_arch
function_endfunction/inside_port/no_arch
function_endfunction/multiple_inputs/no_arch
function_endfunction/outside_port/no_arch
function_endfunction/time_control_failure/no_arch
generate_endgenerate/generate_case_00/no_arch
generate_endgenerate/generate_case_01/no_arch
generate_endgenerate/generate_case_10/no_arch
generate_endgenerate/generate_case_11/no_arch
generate_endgenerate/generate_else_if_0/no_arch
generate_endgenerate/generate_else_if_1/no_arch
generate_endgenerate/generate_if_else_0/no_arch
generate_endgenerate/generate_if_else_1/no_arch
genvar/generate_for/no_arch
if/if_statement/no_arch
initial/initial_delays/no_arch
initial/initial_multiple_blocks/no_arch
initial/initial_multiple_statements/no_arch
inout/double_assign_inout/no_arch
inout/inout_failure/no_arch
inout/simple_inout/no_arch
input/input_port_failure/no_arch
input/multiple_declarations/no_arch
integer/integer_failure/no_arch
integer/integer_outside/no_arch
integer/integer_port/no_arch
localparam/localparam/no_arch
localparam/parameter_define_localparam/no_arch
macromodule/macromodules_modules/no_arch
macromodule/missing_endmodule_failure/no_arch
macromodule/multiple_macromodules/no_arch
macromodule/multiple_topmodules/no_arch
macromodule/repeated_macromodule_failure/no_arch
module_endmodule/missing_endmodule_failure/no_arch
module_endmodule/multiple_modules/no_arch
module_endmodule/multiple_topmodules/no_arch
module_endmodule/repeated_module_failure/no_arch
nand/nand_indexed_port/no_arch
nand/nand_wire/no_arch
nand/range_nand_int_wide/no_arch
nand/range_nand_ultra_wide/no_arch
nand/range_nand_wide/no_arch
nand/replicate_nand_int_wide/no_arch
nand/replicate_nand_ultra_wide/no_arch
nand/replicate_nand_wide/no_arch
negedge/negedge/no_arch
nor/nor_indexed_port/no_arch
nor/nor_wire/no_arch
nor/range_nor_int_wide/no_arch
nor/range_nor_ultra_wide/no_arch
nor/range_nor_wide/no_arch
nor/replicate_nor_int_wide/no_arch
nor/replicate_nor_ultra_wide/no_arch
nor/replicate_nor_wide/no_arch
not/not_indexed_port/no_arch
not/not_wire/no_arch
not/range_not_int_wide/no_arch
not/range_not_ultra_wide/no_arch
not/range_not_wide/no_arch
not/replicate_not_int_wide/no_arch
not/replicate_not_ultra_wide/no_arch
not/replicate_not_wide/no_arch
or/or_indexed_port/no_arch
or/or_wire/no_arch
or/range_or_int_wide/no_arch
or/range_or_ultra_wide/no_arch
or/range_or_wide/no_arch
or/replicate_or_int_wide/no_arch
or/replicate_or_ultra_wide/no_arch
or/replicate_or_wide/no_arch
output/multiple_declarations/no_arch
output/output_port_failure/no_arch
parameter/multiple_parameter/no_arch
parameter/parameter_define/no_arch
parameter/parameter_override/no_arch
posedge/posedge/no_arch
reg/reg_failure/no_arch
reg/reg/no_arch
reg/reg_port/no_arch
signed_unsigned/signed_to_signed/no_arch
signed_unsigned/signed_to_unsigned/no_arch
signed_unsigned/unsigned_to_signed/no_arch
signed_unsigned/unsigned_to_unsigned/no_arch
specify_endspecify/specify_conditional/no_arch
specify_endspecify/specify_edge_sensitive/no_arch
specify_endspecify/specify_edge_sensitive_vector/no_arch
specparam/specparam_define_check/no_arch
specparam/specparam_failure/no_arch
specparam/specparam_inside/no_arch
specparam/specparam_outside/no_arch
task_endtask/inside_port/no_arch
task_endtask/outside_port/no_arch
task_endtask/task_call_function/no_arch
task_endtask/task_call_task/no_arch
while/while_loop/no_arch
wire/input_wire/no_arch
wire/wire_failure/no_arch
wire/wire/no_arch
xnor/range_xnor_int_wide/no_arch
xnor/range_xnor_ultra_wide/no_arch
xnor/range_xnor_wide/no_arch
xnor/replicate_xnor_int_wide/no_arch
xnor/replicate_xnor_ultra_wide/no_arch
xnor/replicate_xnor_wide/no_arch
xnor/xnor_indexed_port/no_arch
xnor/xnor_wire/no_arch
xor/range_xor_int_wide/no_arch
xor/range_xor_ultra_wide/no_arch
xor/range_xor_wide/no_arch
xor/replicate_xor_int_wide/no_arch
xor/replicate_xor_ultra_wide/no_arch
xor/replicate_xor_wide/no_arch
xor/xor_indexed_port/no_arch
xor/xor_wire/no_arch

View Failure log in /workspace/vtr-verilog-to-routing/ODIN_II/regression_test/run001/test_failures.log
FAILED test 'odin_tech_basic'
