// Seed: 1030247372
`define pp_1 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
);
  supply0 id_1;
  generate
    assign #id_2 id_1[1'b0] = id_2;
    defparam id_3.id_4 = id_3[1];
  endgenerate
endmodule
