{"vcs1":{"timestamp_begin":1700144444.632308488, "rt":9.73, "ut":8.52, "st":0.58}}
{"vcselab":{"timestamp_begin":1700144454.452546042, "rt":1.26, "ut":0.39, "st":0.21}}
{"link":{"timestamp_begin":1700144455.802809037, "rt":0.45, "ut":0.20, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700144443.935709237}
{"VCS_COMP_START_TIME": 1700144443.935709237}
{"VCS_COMP_END_TIME": 1700144465.541661920}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369748}}
{"stitch_vcselab": {"peak_mem": 240004}}
