{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667020035805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667020035805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 14:07:15 2022 " "Processing started: Sat Oct 29 14:07:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667020035805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667020035805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Majority_4b -c Majority_4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Majority_4b -c Majority_4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667020035805 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667020036275 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ê Majority_4b.v(12) " "Verilog HDL syntax error at Majority_4b.v(12) near text ê" {  } { { "Majority_4b.v" "" { Text "C:/project/Majority_4b/Majority_4b.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667020036416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Majority_4b Majority_4b.v(1) " "Ignored design unit \"Majority_4b\" at Majority_4b.v(1) due to previous errors" {  } { { "Majority_4b.v" "" { Text "C:/project/Majority_4b/Majority_4b.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1667020036416 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ê\";  expecting a description Majority_4b.v(12) " "Verilog HDL syntax error at Majority_4b.v(12) near text \"ê\";  expecting a description" {  } { { "Majority_4b.v" "" { Text "C:/project/Majority_4b/Majority_4b.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667020036416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "majority_4b.v 0 0 " "Found 0 design units, including 0 entities, in source file majority_4b.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667020036416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667020036541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 29 14:07:16 2022 " "Processing ended: Sat Oct 29 14:07:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667020036541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667020036541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667020036541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667020036541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667020037150 ""}
