// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_ram) {
        ram[0] = "0b10111111010110010010000110000000";
        ram[1] = "0b10111110100111101000000001001010";
        ram[2] = "0b10111110101111000011010111100010";
        ram[3] = "0b10111111100101000111010110111111";
        ram[4] = "0b10111111100010000110111101111010";
        ram[5] = "0b10111111111011000011101101001101";
        ram[6] = "0b10111111110000100000101010111100";
        ram[7] = "0b11000000000000101111110010011011";
        ram[8] = "0b10111111111001100001011001100101";
        ram[9] = "0b10111111100100100100010010101011";
        ram[10] = "0b10111101100001101001010111101101";
        ram[11] = "0b10111111001111011100100001010101";
        ram[12] = "0b10111110100111110110110000011111";
        ram[13] = "0b10111111100011111101110000000100";
        ram[14] = "0b10111110011010001011010110111101";
        ram[15] = "0b00111110010111100100001001101100";
        ram[16] = "0b10111110111010110010010000100000";
        ram[17] = "0b10111101001011001110001100110000";
        ram[18] = "0b10111110101000011101000011010111";
        ram[19] = "0b10111111100100010001100111111100";
        ram[20] = "0b00111111011100000010100111011101";
        ram[21] = "0b10111110010110110101100011110011";
        ram[22] = "0b10111110111010011000001010110011";
        ram[23] = "0b10111111001001000000001000001110";
        ram[24] = "0b10111110001011110000011101111110";
        ram[25] = "0b10111110100111010010110101100100";
        ram[26] = "0b10111101011010110100111111101110";
        ram[27] = "0b10111110100011001100111110000111";
        ram[28] = "0b10111110100011101100000110000001";
        ram[29] = "0b10111111010110011100110111100111";
        ram[30] = "0b01000000000000111011100100000000";
        ram[31] = "0b10111111111000010011111000101111";
        ram[32] = "0b10111110110011000101001010101100";
        ram[33] = "0b10111100111101011110001001000001";
        ram[34] = "0b10111110100110100111100000111111";
        ram[35] = "0b00111110000111000001001000110000";
        ram[36] = "0b00111111001010111111001111101000";
        ram[37] = "0b00111111001110000000000110100010";
        ram[38] = "0b00111110111101111100111000001111";
        ram[39] = "0b00111111011011111101101010111110";
        ram[40] = "0b00111111010101011000110110001010";
        ram[41] = "0b10111101000100110010011110000110";
        ram[42] = "0b10111101110011100101111111011001";
        ram[43] = "0b00111110100010110111011111010100";
        ram[44] = "0b00111110111001011111010110010000";
        ram[45] = "0b10111110000111000110101101000111";
        ram[46] = "0b10111110110000010000101011011010";
        ram[47] = "0b00111101111001000011111000111100";
        ram[48] = "0b00111110110100100101100010100100";
        ram[49] = "0b00111111111011011011000000110101";
        ram[50] = "0b00111111001110010100100000101000";
        ram[51] = "0b10111101101011011011000011100000";
        ram[52] = "0b00111110011110101000010001011111";
        ram[53] = "0b00111110011001110010111101000101";
        ram[54] = "0b00111101100010000111100011010011";
        ram[55] = "0b10111110000101111111011101000101";
        ram[56] = "0b10111111001000000000101000001000";
        ram[57] = "0b10111110111101011101100011101110";
        ram[58] = "0b10111101110011001110111000011001";
        ram[59] = "0b10111110001100101011101000100100";
        ram[60] = "0b00111111101000111000011010110110";
        ram[61] = "0b10111110101111001111100011001111";
        ram[62] = "0b10111101111001111000111011010011";
        ram[63] = "0b10111110000010001010001011100111";
        ram[64] = "0b00111110110101011100111111010001";
        ram[65] = "0b10111101100000011000010110010010";
        ram[66] = "0b00111110001111011001101100110110";
        ram[67] = "0b10111101011000110111011011111110";
        ram[68] = "0b10111111010110010111101010101001";
        ram[69] = "0b10111111111110010100111000010100";
        ram[70] = "0b00111111111110110000101110001101";
        ram[71] = "0b10111110010010010111100101110100";
        ram[72] = "0b10111110110000100100010011100110";
        ram[73] = "0b10111110101010010100101110111100";
        ram[74] = "0b10111110101111101110011000111101";
        ram[75] = "0b10111101111010111011101011010010";
        ram[76] = "0b00111110100110000110111101010001";
        ram[77] = "0b00111101010010000010011111100001";
        ram[78] = "0b10111101100110011010011110111111";
        ram[79] = "0b11000000000010101001001111101001";
        ram[80] = "0b00111111101100110000011010100000";
        ram[81] = "0b10111110100000100111001110111110";
        ram[82] = "0b10111101011110010011001101010010";
        ram[83] = "0b10111110000111100101010001100110";
        ram[84] = "0b00111110011110100110110110100100";
        ram[85] = "0b00111110101100010000111101000101";
        ram[86] = "0b00111110000111000100111100000101";
        ram[87] = "0b00111110101010100001000010101101";
        ram[88] = "0b10111101100101000010010011001011";
        ram[89] = "0b11000000000101011111011011011010";
        ram[90] = "0b00111111010111111000101000011110";
        ram[91] = "0b00111111011011110101111101110010";
        ram[92] = "0b00111111001101111001101101001110";
        ram[93] = "0b10111101111110011110000000111110";
        ram[94] = "0b00111110010001100111000011011000";
        ram[95] = "0b10111111001111010100011100100011";
        ram[96] = "0b00111110000111101101010001011100";
        ram[97] = "0b10111110010111111000011101011001";
        ram[98] = "0b10111111010100110001010010111110";
        ram[99] = "0b10111111000011101010001001111101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_ram("nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10() {
    delete meminst;
}


};//endmodule
#endif
