// Seed: 272522674
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10
);
  wire id_12;
  always disable id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2
    , id_4
);
  wire id_5;
  final $display;
  supply1 id_6 = 1;
  always @(posedge 1) begin : LABEL_0
    id_4 <= 1 - id_4 & 1;
    assume #1  (1)
    else $display(1);
  end
  assign id_6 = 1 & 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
