
<html><head><title>Chip Finishing and ECO Flows</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="leenap" />
<meta name="CreateDate" content="2020-02-20" />
<meta name="CreateTime" content="1582191961" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="Mixed Signal (MS) Interoperability Guide" />
<meta name="DocType" content="Methodology" />
<meta name="FileTitle" content="Chip Finishing and ECO Flows" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="dmsflow" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-02-20" />
<meta name="ModifiedTime" content="1582191961" />
<meta name="NextFile" content="OpenAccess_Database_Interoperability_Checker.html" />
<meta name="Group" content="" />
<meta name="Platform" content="" />
<meta name="PrevFile" content="Static_Timing_Analysis_for_Mixed_Signal_Designs.html" />
<meta name="Product" content="Virtuoso Layout Suite,Innovus," />
<meta name="ProductFamily" content="Custom IC Design,Digital IC Design," />
<meta name="ProductVersion" content="20.10" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Mixed Signal (MS) Interoperability Guide -- Chip Finishing and ECO Flows" />
<meta name="Version" content="20.10" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="dmsflow201" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="dmsflowTOC.html">Contents</a></li><li><a class="prev" href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html" title="Static_Timing_Analysis_for_Mixed_Signal_Designs">Static_Timing_Analysis_for_Mix ...</a></li><li style="float: right;"><a class="viewPrint" href="dmsflow.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="OpenAccess_Database_Interoperability_Checker.html" title="OpenAccess_Database_Interoperability_Checker">OpenAccess_Database_Interopera ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Mixed Signal (MS) Interoperability Guide<br />Product Version 20.10, March 2020</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">14</div>
<h1 style="margin: 4px 0 4px;"><span>Chip Finishing and ECO Flows</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p></p>
<div class="toc-macro rbtoc1582191932943">
<ul class="toc-indentation">
<li><a href="#ChipFinishingandECOFlows-Overview">Overview</a></li>
<li><a href="#ChipFinishingandECOFlows-Virtuoso-BasedECOFlow">Virtuoso-Based ECO Flow</a></li>
<li><a href="#ChipFinishingandECOFlows-Innovus-BasedECOFlow">Innovus-Based ECO Flow</a>
<ul class="toc-indentation">
<li><a href="#ChipFinishingandECOFlows-Overview.1">Overview</a></li>
<li><a href="#ChipFinishingandECOFlows-Pre-MaskECOFlowSteps">Pre-Mask ECO Flow Steps</a></li>
<li><a href="#ChipFinishingandECOFlows-Post-MaskECOFlowSteps">Post-Mask ECO Flow Steps</a></li>
<li><a href="#ChipFinishingandECOFlows-ExamplePost-MaskECOScenarios">Example Post-Mask ECO Scenarios</a></li>
</ul>
</li>
</ul>
</div>
<h2 id="ChipFinishingandECOFlows-Overview">Overview</h2>

<p>Most of the custom design level sign-off analysis is done in Virtuoso. The sign-off timing analysis of the flat top-level digital portion of the design can be done in Innovus.&#160;The mixed-signal functional simulation gives functional performance of the design at any stage of the design cycle.</p>

<p>Metal filling, optimization of metal density can be done in Innovus also which can be taken into account by QRC during extraction so that the timing effects due to metal fill can be addressed.</p>

<p></p>
<h2 id="ChipFinishingandECOFlows-Virtuoso-BasedECOFlow">Virtuoso-Based ECO Flow</h2>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238248/303238255.png" data-linked-resource-container-id="303238248" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="ECO.8.1.1.png" data-linked-resource-id="303238255" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238248/303238255.png" /></span></p>

<p>Use the following steps to run the Virtuoso-based ECO flow when the design changes are made at the top-level schematic:</p>
<ol><li><strong>Large ECO</strong>: For large ECO changes, such as when the intent is to use only the existing floorplan, hard-block placement, reuse of power mesh, and so on, follow these steps:<br /><ul><li>Run&#160;<code>verilog2oa</code>&#160;to import the new netlist in a new cellview.</li><li>Use the&#160;<em>Load Physical View</em>&#160;command in Virtuoso-XL Floorplanner to read the information from the old physical database selectively.</li></ul></li><li><strong>Small ECO</strong>: To add/create a hierarchical ECO instance in Virtuoso in case of small ECOs:<ul><li>If the schematic is updated with minor changes to the net or instances, these changes can be tracked and data can be updated automatically in the Virtuoso-XL environment. You can use the&#160;<em>Check Against Source&#160;</em>command to track the changes and the&#160;<em>Update Components and Nets</em>&#160;command to update the layout as per the new schematic.</li></ul></li></ol><ul><li style="list-style-type: none;background-image: none;"><ul><li>You can also make the changes manually. To create a hierarchical instance, use the symbol ` which indicates a module hierarchy present in the design. For example, an instance with name M1`A1 implies that a module hierarchy present with the A1 module inside the module M1.&#160;</li></ul></li></ul>
<p>For the VDI flow for AoT designs, use the following steps when there are changes in the digital block netlist or the floorplan:</p>

<p></p>
<ul><li><strong>Netlist has changes:&#160;</strong>The digital block is implemented but there is a new netlist for the block.<ul><li>If the netlist changes are large, use the&#160;<code><span class="fontredcadence">oaIn</span> -filter</code>&#160;option to load in selective data like macro placement, power routing and power domains and pre-routes from the previously implemented cellview. To accomplish this, you need to initialize the new design in Innovus by invoking Innovus and using the new netlist to create a new cellview. You can then use&#160;<code><span class="fontredcadence">oaIn</span> -filter</code>&#160;to selectively import physical objects from the older cellview, which was generated with the old Verilog netlist. For example, if you are interested in importing the block placement from the older cellview into the new cellview (the cellview created from the new Verilog netlist), use the following command:<br /><code><span class="fontredcadence">oaIn</span>&#160;<em><span class="fontredcadence">lib cell view</span></em>&#160;-filter block_insts</code> <br />Here,&#160;<em><code><span class="fontredcadence">lib cell view</span></code></em>&#160;refers to the old cellview.&#160;</li><li>If the netlist changes are small and you would like to use as much of the original cellview information, use the&#160;<code>ecoOaDesign</code>&#160;command.</li></ul></li><li><strong>Netlist remains same:&#160;</strong>The digital block is implemented but the block shape is changed, or pins are moved or their shapes changed.&#160;<ul><li>In this case, the Verilog netlist has not changed, so all that needs to be done is to import the new block boundary or pin location and update the previously implemented cellview. To do this, use the <code><span class="fontredcadence">oaIn</span> -filter</code> command &#160;to load in the new block shape or pin location as follows:<br /><code><span class="fontredcadence">oaIn</span> <em><span class="fontredcadence">lib cell view</span></em> -filter boundary</code></li></ul></li></ul>
<p>Due to ECO changes, if a net gets modified, it needs re-routing using automatic router, use Innovus platform to route using NanoRoute.</p>

<p><span class="confluence-anchor-link" id="ChipFinishingandECOFlows-ECO"></span></p>
<h2 id="ChipFinishingandECOFlows-Innovus-BasedECOFlow">Innovus-Based ECO Flow</h2>

<p><span class="fontredcadence">
<p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238248/303238251.png" data-linked-resource-container-id="303238248" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="ECOFlowInnovus.PNG" data-linked-resource-id="303238251" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238248/303238251.png" /></span></p>
</span></p>

<p></p>
<h3 id="ChipFinishingandECOFlows-Overview.1">Overview</h3>

<p>The digital ECO flow is a methodology used to integrate the netlist modifications on a given design with minimal changes in the physical database to minimize the mask costs. This is only practical if the amount of change is minimal. Changes can also be achieved by modifying the interconnections of the existing netlist.</p>

<p>In the post-mask ECO flow, when a design has been taped out and requires logical changes, the corrections are performed by changing the logic in the Verilog file written from the old taped-out database. The pre-existing spare cells or the existing logic is used to accomplish the logical changes expected so that the poly/diffusion and lower layers are not changed, and only the metal and via layer masks are modified. To save mask cost, you can direct the tool to perform routing changes only within the specified layer range. The expected top-level flow steps are:</p>
<ol><li>Import the new Verilog file and pre-ECO design database into Innovus.</li><li>Map new cells on spare cells, and map the deleted cells to be available as spare cells.</li><li>Perform interactive ECOs such as&#160;<code><span class="fontredcadence">ecoSwapSpareCell</span></code>, if needed.</li><li>Run&#160;<code><span class="fontredcadence">ecoRoute</span></code>&#160;with only a few layers getting changed.</li></ol>
<p>To complete the ECO flow, you must provide the following inputs:</p>
<ul><li>New Verilog with logical modifications completed.</li></ul><ul><li>Pre-ECO design database.</li></ul><ul><li>List of spare cell modules to be used for ECO changes. If spare cells have been specified in previous Innovus sessions before saving the OpenAccess database, then they would be restored during&#160;<code><span class="fontredcadence">ecoOaDesign</span></code>&#160;command.</li></ul><ul><li>Permitted routing layers during&#160;<code><span class="fontredcadence">ecoRoute</span></code>.</li></ul><h3 id="ChipFinishingandECOFlows-Pre-MaskECOFlowSteps">Pre-Mask ECO Flow Steps</h3>

<p><span style="color: rgb(0,0,0);">The following figure depicts the pre-mask ECO flow that implements changes made through the netlist.</span></p>

<p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238248/303238253.png" data-linked-resource-container-id="303238248" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="preECOflow.png" data-linked-resource-id="303238253" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238248/303238253.png" /></span></p>

<p>Follow these steps to run the pre-mask ECO flow:</p>
<ol><li>Run&#160;<code><span class="fontredcadence">restoreDesign</span></code>&#160;to load pre-ECO library/cell/view.&#160;There is no need for a LEF technology library, as a common OpenAccess PDK can be used for the Innovus and Virtuoso environments, containing all technology information needed for the mixed signal implementation flow.</li><li>Run&#160;<code><span class="fontredcadence">saveNetlist</span></code>&#160;to write out the old Verilog (with pcells in it, if they exist in the design).</li><li>Exit Innovus.<br /><strong>Note:&#160;</strong>If the old library/cell/view have no pcells, that is, it is a digital-only netlist, you can use the standalone utility&#160;<code>oa2verilog</code>&#160;directly. The Innovus commands&#160;<code><span class="fontredcadence">restoreDesign</span></code>&#160;and&#160;<code><span class="fontredcadence">saveNetlist</span></code>&#160;are required if pcells are present in the design.</li><li>Edit the Verilog netlist manually to implement the digital ECO changes.</li><li>Start a new Innovus session. Run&#160;<code><span class="fontredcadence">setOaxMode&#160;-updateMode</span> true</code>&#160;if there are analog objects like pcells, MPPs, fig-groups, in the old OpenAccess database. If this is a digital-only design without Virtuoso-specific objects or constraints, you do not need to use <code><span class="fontredcadence">setOaxMode&#160;-updateMode</span></code>.</li><li>Run&#160;<code><span class="fontredcadence">ecoOaDesign</span></code>&#160;to read the new ECO Verilog netlist, which copies all of the floorplanning, placement, routing and spare bit marking from the pre-ECO OpenAccess database except those not existing in the new Verilog file. Instances existing only in pre-ECO library/cell/view would not be added in the new Innovus database.</li><li>Run the&#160;<code><span class="fontredcadence">applyGlobalNets</span></code>&#160;command to connect the global net connections for new instances. If your design is low-power-aware and you&#160;have a Common Power Format (CPF) file, use the&#160;<code>read_power_intent&#160;-cpf</code>&#160;and&#160;<code>commit_power_intent</code>&#160;commands to accomplish the above tasks.</li><li>Use&#160;<code><span class="fontredcadence">addTieHiLo</span></code>&#160;if new tie-high or tie-low connections are needed.<br /><code>[<span class="fontredcadence"> -cell</span> &quot;</code><code><em>tieHighCellName</em></code><code>&#160;</code><code><em>tieLowCellName</em></code><code>&quot;]</code><br /><code>[<span class="fontredcadence"> -createHierPort</span> {true|false}]</code></li><li>Run&#160;<code><span class="fontredcadence">ecoPlace</span></code>&#160;to place the new unplaced cells. According to requirements, the&#160;<code><span class="fontredcadence">deleteFiller</span></code><code>&#160;-prefix FILL</code>&#160;and&#160;<code><span class="fontredcadence">deleteNotchFill</span></code>&#160;commands may be required to delete the existing filler cells and notch fills before running&#160;<code><span class="fontredcadence">ecoPlace</span></code>.</li><li>Optionally, you can run the&#160;<code><span class="fontredcadence">selectInst</span></code>&#160;and&#160;<code><span class="fontredcadence">placeInstance</span></code>&#160;commands to achieve fine-grain optimization in placement.</li><li>
<p>Use the&#160;<code><span class="fontredcadence">addFiller -cell</span> {...}</code>&#160;command to add filler cells and then run&#160;<code><span class="fontredcadence">ecoRoute</span></code>&#160;as required in the flow. After pereforming ECO routing, you need to take care of DRC, DFM and DFY changes as per requirement. For example, running the&#160;<code><span class="fontredcadence">addMetalFill</span></code>,&#160;<code><span class="fontredcadence">fillNotch</span></code>, and&#160;<code><span class="fontredcadence">trimMetalFill</span></code>&#160;commands.</p>
</li><li>Run <code><span class="fontredcadence">saveDesign -cellview</span></code>&#160;to save the database in the new library/cell/view.</li></ol><h3 id="ChipFinishingandECOFlows-Post-MaskECOFlowSteps">Post-Mask ECO Flow Steps</h3>

<p><span style="color: rgb(0,0,0);">The following figure depicts the post-mask ECO flow.</span></p>

<p><span class="fontredcadence">
<p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238248/303238252.png" data-linked-resource-container-id="303238248" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="LegacyPostMask.PNG" data-linked-resource-id="303238252" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238248/303238252.png" /></span></p>
</span></p>

<p><span style="color: rgb(0,0,0);">&#160;</span></p>

<p>Follow these steps to run the post-mask ECO flow:</p>

<p></p>
<ol><li>Run&#160;<code><span class="fontredcadence">restoreDesign</span></code>&#160;to load the pre-ECO library/cell/view.</li><li>Run&#160;<code><span class="fontredcadence">saveNetlist</span></code>&#160;to write the pre-ECO Verilog file.</li><li>Exit the Innovus session.<br /><strong>Note:&#160;</strong>If the pre-ECO library/cell/view has no pcells, that is, it is a digital-only netlist, you can use the standalone utility&#160;<code>oa2verilog</code>&#160;directly. The Innovus commands&#160;<code><span class="fontredcadence">restoreDesign</span></code>&#160;and&#160;<code><span class="fontredcadence">saveNetlist</span></code>&#160;are required if pcells are present in the design.</li><li>Edit the Verilog netlist manually to implement the digital ECO changes.</li><li>Start a new Innovus session. Use&#160;<code><span class="fontredcadence">setOaxMode&#160;-updateMode</span> true</code>&#160;if there are analog objects like pcells, MPPs, fig-groups, in the pre-ECO OpenAccess database. If this is a digital-only design without full-custom objects or constraints, you do not need to use <code><span class="fontredcadence">setOaxMode&#160;-updateMode</span></code>.</li><li>Run&#160;<code><span class="fontredcadence">ecoOaDesign</span></code>&#160;with the<code><span class="fontredcadence"> -postMask</span></code>&#160;option to read the new ECO Verilog netlist, which copies all of the floorplanning, placement, routing and spare bit marking, from the pre-ECO OpenAccess database.</li><li>Run the&#160;<code><span class="fontredcadence">applyGlobalNets</span></code>&#160;command to connect the global net connections for new instances.&#160;</li><li>Run&#160;<code><span class="fontredcadence">addTieHiLo</span></code>&#160;if new tie-high or tie-low connections are needed:&#160;<br /><code>[<span class="fontredcadence"> -cell</span> &quot;<em>tieHighCellName tieLowCellName</em>&quot;]</code><br /><code>[<span class="fontredcadence"> -createHierPort</span> {true|false}]</code><br /><code><span class="fontredcadence"> -postMask</span></code><br />During this step in the post-mask mode, no new cells would be added. Only the already existing cells are used.&#160;<br />If you have Common Power Format (CPF) file, use the&#160;<code>read_power_intent -cpf</code>&#160;and&#160;<code>commit_power_intent</code>&#160;commands&#160;&#160;to accomplish the above tasks.&#160;</li><li>Run&#160;<code><span class="fontredcadence">ecoPlace</span></code><code><span class="fontredcadence"> -useSpareCells</span> true</code>, as required to map unplaced cells to spare cells.</li><li>Run&#160;<code><span class="fontredcadence">ecoSwapSpareCell</span></code>&#160;if required in the flow, when auto-mapping was not according to your expectations.&#160;</li><li>Run&#160;<code><span class="fontredcadence">ecoRoute</span><span class="fontredcadence"> -modifyOnlyLayers</span>&#160;N:M</code>, as required in the flow.&#160;</li><li>Run&#160;<code><span class="fontredcadence">saveDesign -cellview</span></code>&#160;to save the database in the new library/cell/view.</li></ol><h3 id="ChipFinishingandECOFlows-ExamplePost-MaskECOScenarios">Example Post-Mask ECO Scenarios</h3>
<h4 id="ChipFinishingandECOFlows-Pre-ECOVerilog">Pre-ECO Verilog</h4>

<p><code>module spare ();<br />&#160;&#160;&#160;&#160;&#160;// Internal wires<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;wire LTIELO_1_NET;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;wire LTIELO_NET;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;TIELO LTIELO_1 (.Y(LTIELO_1_NET));<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;TIELO LTIELO (.Y(LTIELO_NET));<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;BUFX4 U6 (.A(LTIELO_NET));<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;BUFX4 U7 (.A(LTIELO_1_NET));<br />endmodule<br /><br />module TOP (Z, A);<br />&#160;&#160;&#160;&#160;output Z;<br />&#160;&#160;&#160;&#160;input A;<br />&#160;&#160;&#160;&#160;// Internal wires<br />&#160;&#160;&#160;&#160;wire net_pcell;<br /><br />&#160;&#160;&#160;&#160;inv_pcell I1 (.OUT(Z), .IN(net_pcell));<br />&#160;&#160;&#160;&#160;BUFX8 U1 (.Y(net_pcell), .A(A));<br />&#160;&#160;&#160;&#160;spare SU1 ();<br />endmodule</code></p>

<p><strong>Note:&#160;</strong>In the pre-mask ECO flow, the newly added or modified instances will come as unplaced cells. The old cells (<code>INVXL</code>) are deleted from the database. The net physical geometries remain unchanged.</p>
<h4 id="ChipFinishingandECOFlows-Post-ECOVerilog">Post-ECO Verilog</h4>

<p><code>module spare ();<br />&#160;&#160;&#160;// Internal wires<br />&#160;&#160;&#160;&#160;&#160;wire LTIELO_1_NET;<br />&#160;&#160;&#160;&#160;&#160;wire LTIELO_NET;<br /><br /><br />&#160;&#160;&#160;TIELO LTIELO_1 (.Y(LTIELO_1_NET));<br />&#160;&#160;&#160;TIELO LTIELO (.Y(LTIELO_NET));<br />&#160;&#160;&#160;BUFX4 U6 (.A(LTIELO_NET));<br />&#160;&#160;&#160;BUFX4 U7 (.A(LTIELO_1_NET));<br />endmodule<br /><br />module TOP (Z, A);<br />&#160;&#160;&#160;output Z;<br />&#160;&#160;&#160;input A;<br />&#160;&#160;&#160;wire net_pcell, net1;<br />&#160;&#160;&#160;inv_pcell I1 (.OUT(Z), .IN(net_pcell));<br />&#160;&#160;&#160;BUFX4 ECO1 (.A(A), .Y(net1) );<br />&#160;&#160;&#160;BUFX4 ECO2 (.A(net1), .Y(net_pcell) );<br />&#160;&#160;&#160;BUFX8 U1 (.A(1&#39;b0));<br />&#160;&#160;&#160;spare SU1 ();<br />endmodule</code></p>

<p><strong>Note:&#160;</strong>In the post-mask ECO flow, the newly added or modified instances (<code>BUFX2</code>) will come as unplaced cells. They can be mapped to a spare cell using the <code><span class="fontredcadence">ecoPlace</span><span class="fontredcadence"> -useSpareCells</span></code>&#160;parameter. The pre-ECO cell (INVXL) will remain in the database with placement information same as in the pre-ECO database. The physical geometries (nets) remain unchanged.</p>
<h4 id="ChipFinishingandECOFlows-ExampleCommandSequence"><em>Example Command Sequence</em></h4>

<p><code><span class="fontredcadence">ecoOaDesign</span> designLib TOP layout<span class="fontredcadence"> -ecoVerilogFile</span> eco.v<span class="fontredcadence"> -reportFile</span> eco.rpt<span class="fontredcadence"> -postMask</span><br /><span class="fontredcadence">applyGlobalNets</span><br /><span class="fontredcadence">ecoPlace</span><span class="fontredcadence"> -useSpareCells</span> true<br /><span class="fontredcadence">addTieHiLo</span><span class="fontredcadence"> -postMask</span><br /><span class="fontredcadence">ecoRoute</span><span class="fontredcadence"> -modifyOnlyLayers</span> 1:2</code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html" id="prev" title="Static_Timing_Analysis_for_Mixed_Signal_Designs">Static_Timing_Analysis_for_Mix ...</a></em></b><b><em><a href="OpenAccess_Database_Interoperability_Checker.html" id="nex" title="OpenAccess_Database_Interoperability_Checker">OpenAccess_Database_Interopera ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>