@W: MT530 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc_lsram.vhd":106:4:106:11|Found inferred clock FIFO_CDC|W_CLK which controls 132 sequential elements including FIFO_CDC_LSRAM_0.DPSRAM_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc_lsram.vhd":106:4:106:11|Found inferred clock FIFO_CDC|R_CLK which controls 89 sequential elements including FIFO_CDC_LSRAM_0.DPSRAM_0. This clock has no specified timing constraint which may adversely impact design performance. 
