<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__usart__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Registers<div class="ingroups"><a class="el" href="group__PAC55xx__defines.html">PAC55xx Defines</a> &raquo; <a class="el" href="group__PAC55xx__usart.html">USART</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__usart__registers.png" border="0" usemap="#agroup____usart____registers" alt=""/></div>
<map name="agroup____usart____registers" id="agroup____usart____registers">
<area shape="rect" href="group__PAC55xx__usart.html" title="USART definitions for the Qorvo PAC55xx series of microcontrollers." alt="" coords="5,5,72,31"/>
<area shape="rect" title=" " alt="" coords="120,5,203,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab7b22f047c7265cae98ebb558ad2020c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gab7b22f047c7265cae98ebb558ad2020c">USART_RBR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0000)</td></tr>
<tr class="memdesc:gab7b22f047c7265cae98ebb558ad2020c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Buffer Register RO, only bits 7:0 used.  <a href="group__usart__registers.html#gab7b22f047c7265cae98ebb558ad2020c">More...</a><br /></td></tr>
<tr class="separator:gab7b22f047c7265cae98ebb558ad2020c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404dc51b6111fbd28041433c255dd452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga404dc51b6111fbd28041433c255dd452">USART_THR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0004)</td></tr>
<tr class="memdesc:ga404dc51b6111fbd28041433c255dd452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Holding Register WO, only bits 7:0 used.  <a href="group__usart__registers.html#ga404dc51b6111fbd28041433c255dd452">More...</a><br /></td></tr>
<tr class="separator:ga404dc51b6111fbd28041433c255dd452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga5dff09c31aeee7f5381722e020d7cc8d">USART_DLR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0008)</td></tr>
<tr class="memdesc:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch Register RW, default 0000 0001h, only bits 15:0 used.  <a href="group__usart__registers.html#ga5dff09c31aeee7f5381722e020d7cc8d">More...</a><br /></td></tr>
<tr class="separator:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943929c56d7cd97289f39a8fcb7549ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga943929c56d7cd97289f39a8fcb7549ad">USART_IER</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x000C)</td></tr>
<tr class="memdesc:ga943929c56d7cd97289f39a8fcb7549ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga943929c56d7cd97289f39a8fcb7549ad">More...</a><br /></td></tr>
<tr class="separator:ga943929c56d7cd97289f39a8fcb7549ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae852eedebb14bd6fb92f25fe5e43f766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gae852eedebb14bd6fb92f25fe5e43f766">USART_IIR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0010)</td></tr>
<tr class="memdesc:gae852eedebb14bd6fb92f25fe5e43f766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Register RO, default 0000 0001h.  <a href="group__usart__registers.html#gae852eedebb14bd6fb92f25fe5e43f766">More...</a><br /></td></tr>
<tr class="separator:gae852eedebb14bd6fb92f25fe5e43f766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd36288c245d15ba923a444200d5970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga0fd36288c245d15ba923a444200d5970">USART_FCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0014)</td></tr>
<tr class="memdesc:ga0fd36288c245d15ba923a444200d5970"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga0fd36288c245d15ba923a444200d5970">More...</a><br /></td></tr>
<tr class="separator:ga0fd36288c245d15ba923a444200d5970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e37b734cae664786a414318bed57b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga1e37b734cae664786a414318bed57b43">USART_LCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0018)</td></tr>
<tr class="memdesc:ga1e37b734cae664786a414318bed57b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga1e37b734cae664786a414318bed57b43">More...</a><br /></td></tr>
<tr class="separator:ga1e37b734cae664786a414318bed57b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaba25f4afb264ba2443929fa2dbaa9bf7">USART_LSR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0020)</td></tr>
<tr class="memdesc:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register RO, default 0000 0060h.  <a href="group__usart__registers.html#gaba25f4afb264ba2443929fa2dbaa9bf7">More...</a><br /></td></tr>
<tr class="separator:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35528f00a6ecda610a8bffd856e10362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga35528f00a6ecda610a8bffd856e10362">USART_SCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0028)</td></tr>
<tr class="memdesc:ga35528f00a6ecda610a8bffd856e10362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratch Pad Register RW, only bits 7:0 used.  <a href="group__usart__registers.html#ga35528f00a6ecda610a8bffd856e10362">More...</a><br /></td></tr>
<tr class="separator:ga35528f00a6ecda610a8bffd856e10362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d365594fb0250a5a253244169cf900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga88d365594fb0250a5a253244169cf900">USART_EFR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x002C)</td></tr>
<tr class="memdesc:ga88d365594fb0250a5a253244169cf900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced Mode Register RW, default 0000 000h.  <a href="group__usart__registers.html#ga88d365594fb0250a5a253244169cf900">More...</a><br /></td></tr>
<tr class="separator:ga88d365594fb0250a5a253244169cf900"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5dff09c31aeee7f5381722e020d7cc8d" name="ga5dff09c31aeee7f5381722e020d7cc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dff09c31aeee7f5381722e020d7cc8d">&#9670;&nbsp;</a></span>USART_DLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch Register RW, default 0000 0001h, only bits 15:0 used. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00047">47</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga88d365594fb0250a5a253244169cf900" name="ga88d365594fb0250a5a253244169cf900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d365594fb0250a5a253244169cf900">&#9670;&nbsp;</a></span>USART_EFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_EFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enhanced Mode Register RW, default 0000 000h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00061">61</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga0fd36288c245d15ba923a444200d5970" name="ga0fd36288c245d15ba923a444200d5970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd36288c245d15ba923a444200d5970">&#9670;&nbsp;</a></span>USART_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register RW, default 0000 0000h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00053">53</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga943929c56d7cd97289f39a8fcb7549ad" name="ga943929c56d7cd97289f39a8fcb7549ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943929c56d7cd97289f39a8fcb7549ad">&#9670;&nbsp;</a></span>USART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_IER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register RW, default 0000 0000h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00049">49</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="gae852eedebb14bd6fb92f25fe5e43f766" name="gae852eedebb14bd6fb92f25fe5e43f766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae852eedebb14bd6fb92f25fe5e43f766">&#9670;&nbsp;</a></span>USART_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_IIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Identification Register RO, default 0000 0001h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00051">51</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga1e37b734cae664786a414318bed57b43" name="ga1e37b734cae664786a414318bed57b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e37b734cae664786a414318bed57b43">&#9670;&nbsp;</a></span>USART_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_LCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line control Register RW, default 0000 0000h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00055">55</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="gaba25f4afb264ba2443929fa2dbaa9bf7" name="gaba25f4afb264ba2443929fa2dbaa9bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba25f4afb264ba2443929fa2dbaa9bf7">&#9670;&nbsp;</a></span>USART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_LSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Status Register RO, default 0000 0060h. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00057">57</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="gab7b22f047c7265cae98ebb558ad2020c" name="gab7b22f047c7265cae98ebb558ad2020c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b22f047c7265cae98ebb558ad2020c">&#9670;&nbsp;</a></span>USART_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Buffer Register RO, only bits 7:0 used. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00043">43</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga35528f00a6ecda610a8bffd856e10362" name="ga35528f00a6ecda610a8bffd856e10362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35528f00a6ecda610a8bffd856e10362">&#9670;&nbsp;</a></span>USART_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scratch Pad Register RW, only bits 7:0 used. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00059">59</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ga404dc51b6111fbd28041433c255dd452" name="ga404dc51b6111fbd28041433c255dd452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404dc51b6111fbd28041433c255dd452">&#9670;&nbsp;</a></span>USART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_THR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Holding Register WO, only bits 7:0 used. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00045">45</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
