

================================================================
== Vitis HLS Report for 'Sliding'
================================================================
* Date:           Mon Mar 10 15:35:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     2405|  10.000 ns|  24.050 us|    1|  2405|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 39 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.52ns)   --->   "%mode_1 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode"   --->   Operation 41 'read' 'mode_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c70, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c70, i1 %mode_1"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %S, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.52ns)   --->   "%S_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %S"   --->   Operation 45 'read' 'S_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %S_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.49ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %S_c, i32 %S_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.52ns)   --->   "%P_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %P"   --->   Operation 49 'read' 'P_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.49ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %P_c, i32 %P_1"   --->   Operation 51 'write' 'write_ln0' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.52ns)   --->   "%K_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %K"   --->   Operation 53 'read' 'K_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.51ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %K_c57, i32 %K_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 1.51> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.52ns)   --->   "%M_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %M"   --->   Operation 57 'read' 'M_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.51ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %M_c54, i32 %M_1"   --->   Operation 59 'write' 'write_ln0' <Predicate = true> <Delay = 1.51> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.52ns)   --->   "%N_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %N"   --->   Operation 61 'read' 'N_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %N_c49, i32 %N_1"   --->   Operation 63 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.52ns)   --->   "%C_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %C"   --->   Operation 65 'read' 'C_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.49ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %C_c, i32 %C_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.52ns)   --->   "%R_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %R"   --->   Operation 69 'read' 'R_1' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %R_c44, i32 %R_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty = trunc i32 %S_1"   --->   Operation 72 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_samepad, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %mode_1, void %return, void %if.end" [tools.cpp:91]   --->   Operation 75 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i32 %P_1, i32 1" [tools.cpp:95]   --->   Operation 76 'shl' 'shl_ln95' <Predicate = (mode_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln95 = add i32 %C_1, i32 %shl_ln95" [tools.cpp:95]   --->   Operation 77 'add' 'add_ln95' <Predicate = (mode_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%sub_ln95 = sub i32 %add_ln95, i32 %K_1" [tools.cpp:95]   --->   Operation 78 'sub' 'sub_ln95' <Predicate = (mode_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [36/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 79 'udiv' 'udiv_ln95' <Predicate = (mode_1)> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln98 = add i32 %R_1, i32 %shl_ln95" [tools.cpp:98]   --->   Operation 80 'add' 'add_ln98' <Predicate = (mode_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%sub_ln98 = sub i32 %add_ln98, i32 %K_1" [tools.cpp:98]   --->   Operation 81 'sub' 'sub_ln98' <Predicate = (mode_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [36/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 82 'udiv' 'udiv_ln98' <Predicate = (mode_1)> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%div29_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_1, i32 4, i32 31"   --->   Operation 83 'partselect' 'div29_cast' <Predicate = (mode_1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_998 = wait i32 @_ssdm_op_Wait"   --->   Operation 84 'wait' 'empty_998' <Predicate = (mode_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 85 [35/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 85 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [35/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 86 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.07>
ST_3 : Operation 87 [34/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 87 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [34/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 88 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.07>
ST_4 : Operation 89 [33/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 89 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [33/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 90 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 91 [32/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 91 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [32/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 92 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.07>
ST_6 : Operation 93 [31/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 93 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [31/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 94 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.07>
ST_7 : Operation 95 [30/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 95 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [30/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 96 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.07>
ST_8 : Operation 97 [29/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 97 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [29/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 98 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.07>
ST_9 : Operation 99 [28/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 99 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [28/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 100 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.07>
ST_10 : Operation 101 [27/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 101 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [27/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 102 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.07>
ST_11 : Operation 103 [26/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 103 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [26/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 104 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.07>
ST_12 : Operation 105 [25/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 105 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [25/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 106 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.07>
ST_13 : Operation 107 [24/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 107 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [24/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 108 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.07>
ST_14 : Operation 109 [23/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 109 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [23/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 110 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.07>
ST_15 : Operation 111 [22/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 111 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [22/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 112 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.07>
ST_16 : Operation 113 [21/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 113 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [21/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 114 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.07>
ST_17 : Operation 115 [20/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 115 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [20/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 116 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.07>
ST_18 : Operation 117 [19/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 117 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [19/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 118 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.07>
ST_19 : Operation 119 [18/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 119 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [18/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 120 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.07>
ST_20 : Operation 121 [17/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 121 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [17/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 122 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.07>
ST_21 : Operation 123 [16/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 123 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [16/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 124 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.07>
ST_22 : Operation 125 [15/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 125 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [15/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 126 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.07>
ST_23 : Operation 127 [14/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 127 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [14/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 128 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.07>
ST_24 : Operation 129 [13/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 129 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [13/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 130 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.07>
ST_25 : Operation 131 [12/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 131 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [12/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 132 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.07>
ST_26 : Operation 133 [11/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 133 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 134 [11/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 134 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.07>
ST_27 : Operation 135 [10/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 135 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 136 [10/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 136 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.07>
ST_28 : Operation 137 [9/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 137 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 138 [9/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 138 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.07>
ST_29 : Operation 139 [8/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 139 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 140 [8/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 140 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.07>
ST_30 : Operation 141 [7/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 141 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 142 [7/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 142 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.07>
ST_31 : Operation 143 [6/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 143 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 144 [6/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 144 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.07>
ST_32 : Operation 145 [5/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 145 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [5/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 146 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.07>
ST_33 : Operation 147 [4/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 147 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 148 [4/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 148 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.07>
ST_34 : Operation 149 [3/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 149 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 150 [3/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 150 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.46>
ST_35 : Operation 151 [1/1] (2.73ns)   --->   "%mul_ln95 = mul i32 %K_1, i32 %N_1" [tools.cpp:95]   --->   Operation 151 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 152 [1/1] (2.73ns)   --->   "%mul_ln95_1 = mul i32 %mul_ln95, i32 %K_1" [tools.cpp:95]   --->   Operation 152 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln95_1, i32 4, i32 31" [tools.cpp:95]   --->   Operation 153 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [2/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 154 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 155 [2/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 155 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.46>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i28 %lshr_ln" [tools.cpp:95]   --->   Operation 156 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/36] (1.07ns)   --->   "%udiv_ln95 = udiv i32 %sub_ln95, i32 %S_1" [tools.cpp:95]   --->   Operation 157 'udiv' 'udiv_ln95' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 158 [1/1] (0.79ns)   --->   "%add_ln95_1 = add i32 %udiv_ln95, i32 1" [tools.cpp:95]   --->   Operation 158 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 159 [1/1] (2.73ns)   --->   "%cycles_write_block = mul i32 %add_ln95_1, i32 %zext_ln95" [tools.cpp:95]   --->   Operation 159 'mul' 'cycles_write_block' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 160 [1/1] (2.73ns)   --->   "%mul_ln96 = mul i32 %N_1, i32 %add_ln95" [tools.cpp:96]   --->   Operation 160 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln96, i32 4, i32 31" [tools.cpp:96]   --->   Operation 161 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i28 %lshr_ln1" [tools.cpp:96]   --->   Operation 162 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (2.73ns)   --->   "%cycles_read_block = mul i32 %S_1, i32 %zext_ln96" [tools.cpp:96]   --->   Operation 163 'mul' 'cycles_read_block' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (2.73ns)   --->   "%mul_ln98 = mul i32 %mul_ln96, i32 %K_1" [tools.cpp:98]   --->   Operation 164 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln98, i32 4, i32 31" [tools.cpp:98]   --->   Operation 165 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/36] (1.07ns)   --->   "%udiv_ln98 = udiv i32 %sub_ln98, i32 %S_1" [tools.cpp:98]   --->   Operation 166 'udiv' 'udiv_ln98' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 167 [1/1] (0.79ns)   --->   "%icmp_ln97 = icmp_ugt  i32 %cycles_write_block, i32 %cycles_read_block" [tools.cpp:97]   --->   Operation 167 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 168 [1/1] (0.21ns)   --->   "%max_cycles = select i1 %icmp_ln97, i32 %cycles_write_block, i32 %cycles_read_block" [tools.cpp:97]   --->   Operation 168 'select' 'max_cycles' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %lshr_ln2" [tools.cpp:98]   --->   Operation 169 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.79ns)   --->   "%add_ln98_1 = add i32 %udiv_ln98, i32 1" [tools.cpp:98]   --->   Operation 170 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [1/1] (2.73ns)   --->   "%mul_ln98_1 = mul i32 %max_cycles, i32 %add_ln98_1" [tools.cpp:98]   --->   Operation 171 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 172 [1/1] (0.79ns)   --->   "%baseIter = add i32 %mul_ln98_1, i32 %zext_ln98" [tools.cpp:98]   --->   Operation 172 'add' 'baseIter' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i28 %div29_cast" [tools.cpp:93]   --->   Operation 173 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i32 %baseIter" [tools.cpp:93]   --->   Operation 174 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (2.73ns)   --->   "%mul_ln93 = mul i60 %zext_ln93, i60 %zext_ln93_1" [tools.cpp:93]   --->   Operation 175 'mul' 'mul_ln93' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.79>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%div = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_1, i32 4, i32 31"   --->   Operation 176 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%div42_cast = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %N_1, i32 4, i32 15"   --->   Operation 177 'partselect' 'div42_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (0.79ns)   --->   "%sub143 = add i32 %baseIter, i32 4294967295" [tools.cpp:98]   --->   Operation 178 'add' 'sub143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 179 [1/1] (0.79ns)   --->   "%add63 = add i32 %S_1, i32 %K_1"   --->   Operation 179 'add' 'add63' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %S_1" [tools.cpp:156]   --->   Operation 180 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %add63" [tools.cpp:158]   --->   Operation 181 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln93 = call void @Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2, i60 %mul_ln93, i32 %sub143, i512 %conv3_samepad, i12 %div42_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln95, i32 %max_cycles, i32 %cycles_read_block, i32 %add_ln98, i32 %cycles_write_block, i32 %add63, i12 %empty, i512 %conv3_sild, i32 %add_ln95_1, i32 %K_1, i4 %trunc_ln156, i4 %trunc_ln158" [tools.cpp:93]   --->   Operation 182 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln93 = call void @Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2, i60 %mul_ln93, i32 %sub143, i512 %conv3_samepad, i12 %div42_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln95, i32 %max_cycles, i32 %cycles_read_block, i32 %add_ln98, i32 %cycles_write_block, i32 %add63, i12 %empty, i512 %conv3_sild, i32 %add_ln95_1, i32 %K_1, i4 %trunc_ln156, i4 %trunc_ln158" [tools.cpp:93]   --->   Operation 183 'call' 'call_ln93' <Predicate = (mode_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 184 'br' 'br_ln0' <Predicate = (mode_1)> <Delay = 0.00>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln196 = ret" [tools.cpp:196]   --->   Operation 185 'ret' 'ret_ln196' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.184ns
The critical path consists of the following:
	fifo read operation ('P') on port 'P' [28]  (1.520 ns)
	'shl' operation 32 bit ('shl_ln95', tools.cpp:95) [60]  (0.000 ns)
	'add' operation 32 bit ('add_ln95', tools.cpp:95) [61]  (0.793 ns)
	'sub' operation 32 bit ('sub_ln95', tools.cpp:95) [62]  (0.793 ns)
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 2>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 3>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 4>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 5>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 6>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 7>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 8>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 9>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 10>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 11>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 12>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 13>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 14>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 15>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 16>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 17>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 18>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 19>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 20>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 21>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 22>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 23>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 24>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 25>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 26>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 27>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 28>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 29>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 30>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 31>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 32>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 33>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 34>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln95', tools.cpp:95) [63]  (1.078 ns)

 <State 35>: 5.460ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln95', tools.cpp:95) [56]  (2.730 ns)
	'mul' operation 32 bit ('mul_ln95_1', tools.cpp:95) [57]  (2.730 ns)

 <State 36>: 5.460ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln96', tools.cpp:96) [66]  (2.730 ns)
	'mul' operation 32 bit ('cycles_read_block', tools.cpp:96) [69]  (2.730 ns)

 <State 37>: 7.259ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln97', tools.cpp:97) [70]  (0.793 ns)
	'select' operation 32 bit ('max_cycles', tools.cpp:97) [71]  (0.213 ns)
	'mul' operation 32 bit ('mul_ln98_1', tools.cpp:98) [79]  (2.730 ns)
	'add' operation 32 bit ('baseIter', tools.cpp:98) [80]  (0.793 ns)
	'mul' operation 60 bit ('mul_ln93', tools.cpp:93) [90]  (2.730 ns)

 <State 38>: 0.793ns
The critical path consists of the following:
	'add' operation 32 bit ('sub143', tools.cpp:98) [84]  (0.793 ns)

 <State 39>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
