________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: diffeq1.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0 seconds.
Loop for doall = 1 took 0.01 seconds.
Swept away 196 nets with no fanout.
Net is a constant generator: vcc.
WARNING(2): logical_block #456 with output vcc has only 0 pin.
WARNING(3): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 96 LUT buffers.
Sweeped away 96 nodes.
BLIF circuit stats:
	1 LUTs of size 0
	0 LUTs of size 1
	66 LUTs of size 2
	131 LUTs of size 3
	38 LUTs of size 4
	56 LUTs of size 5
	190 LUTs of size 6
	162 of type input
	96 of type output
	193 of type latch
	482 of type names
	0 of type dual_port_ram
	0 of type single_port_ram
	5 of type multiply
Timing analysis: ON
Circuit netlist file: diffeq1.net
Circuit placement file: diffeq1.place
Circuit routing file: diffeq1.route
Circuit SDC file: 
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.993173
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.774338
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: FALSE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.588636
PlacerOpts.td_place_exp_first: 3.000000
PlacerOpts.td_place_exp_last: 5.000000
PlaceOpts.seed: 5
AnnealSched.type: USER_SCHED
AnnealSched.inner_num: 10.000000
AnnealSched.init_t: 100.000000
AnnealSched.alpha_t: 0.637685
AnnealSched.exit_t: 0.010000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac: 1.183143
RouterOpts.bb_factor: 1
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 89.000748
RouterOpts.pres_fac_mult: 1.474756
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.625320
RouterOpts.criticality_exp: 0.893078
RouterOpts.max_criticality: 0.961607

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'diffeq1.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 938, total nets: 1001, total inputs: 162, total outputs: 96
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09

SDC file '' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n1406, type: clb
	..........................................
Passed route at end.
Complex block 1: cb.n1421, type: clb
	.........................................................
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 2: cb.n1689, type: clb
	...............
Passed route at end.
Complex block 3: cb.n1661_1, type: clb
	........................
Passed route at end.
Complex block 4: cb.n1651_1, type: clb
	............................................................
Passed route at end.
Complex block 5: cb.n1622_1, type: clb
	..........................................
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 6: cb.n1603, type: clb
	............................
Passed route at end.
Complex block 7: cb.n1593, type: clb
	.......................................
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Not enough resources expand FPGA size to x = 6 y = 6.
Complex block 8: cb.top^MULTIPLY~0[0], type: mult_36
	
Passed route at end.
Complex block 9: cb.n1366, type: clb
	...........