<?xml version="1.0" encoding="UTF-8"?>
<module id="DDR2" HW_revision="" XML_version="1" description="The DDR2 memory controller is used to interface with JESD79D-2A standard compliant DDR2 SDRAM devices.">
	<register id="SDRSTAT" acronym="SDRSTAT" offset="0x04" width="32" description="This register reflects the status">
		<bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big Endian mode flag (indicating endianness selection).  Reset value depends on device configuration." range="" rwaccess="R"/>
		<bitfield id="_RESV_2" width="28" begin="30" end="3" resetval="134217728" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PHYRDY" width="1" begin="2" end="2" resetval="0" description="DDR2 memory controller DLL ready. Specifies whether the DDR2 memory controller DLL is powered up and locked." range="" rwaccess="R">
			<bitenum id="DEASSERTED" value="0" token="DEASSERTED" description="DLL is not ready, either powered down, in reset, or not locked."/>
			<bitenum id="ASSERTED" value="1" token="ASSERTED" description="DLL is powered up, locked, and ready for operation."/>
		</bitfield>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="SDBCR" acronym="SDBCR" offset="0x08" width="32" description="This register is used to configure the SDRAM">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="1" description="Reserved.  Always write a value of zero to these bits." range="" rwaccess="N"/>
		<bitfield id="BOOTUNLOCK" width="1" begin="23" end="23" resetval="0" description="Boot unlock. Controls the write permission settings for the DDRDRIVE bit. To change the DDRDRIVE bit value use the following sequence: 1. Write a 1 to the BOOTUNLOCK bit. 2. Write a 0 to the BOOTUNLOCK bit along with the desired value of the DDRDRIVE bit." range="0:NOCHANGE" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="4" begin="22" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="DDRDRIVE" width="1" begin="18" end="18" resetval="1" description="DDR2 SDRAM drive strength. Configures the output driver impedance control value of the DDR2 SDRAM memory. To change the DDRDRIVE bit value use the following sequence: 1. Write a 1 to the BOOTUNLOCK bit. 2. Write a 0 to the BOOTUNLOCK bit along with the desired value of the DDRDRIVE bit." range="0:NORMAL" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_5" width="2" begin="17" end="16" resetval="3" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TIMUNLOCK" width="1" begin="15" end="15" resetval="0" description="Timing unlock. Controls the write permission settings for the SDRAM Timing Register and SDRAM Timing Register 2." range="" rwaccess="RW">
			<bitenum id="CLEAR" value="0" token="CLEAR" description="Register fields in the SDRAM timing register (SDTIMR) and the SDRAM timing register 2 (SDTIMR2) may not be changed."/>
			<bitenum id="SET" value="1" token="SET" description="Register fields in the SDRAM timing register (SDTIMR) and the SDRAM timing register 2 (SDTIMR2) may be changed."/>
		</bitfield>
		<bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="DDR2 data bus width." range="" rwaccess="RW">
			<bitenum id="32BIT" value="0" token="32BIT" description="32-bit bus width."/>
			<bitenum id="16BIT" value="1" token="16BIT" description="16-bit bus width."/>
		</bitfield>
		<bitfield id="_RESV_8" width="2" begin="13" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="CL" width="3" begin="11" end="9" resetval="5" description="CAS Latency. The value of this field defines the CAS latency, to be used when accessing connected SDRAM devices. A write to this field will cause the EMIF to start the SDRAM initialization sequence. This field is writeable only when the timing_unlock bit is unlocked." range="" rwaccess="RW">
			<bitenum id="TWO" value="2" token="TWO" description="CAS Latency = 2"/>
			<bitenum id="THREE" value="3" token="THREE" description="CAS Latency = 3"/>
			<bitenum id="FOUR" value="4" token="FOUR" description="CAS Latency = 4"/>
			<bitenum id="FIVE" value="5" token="FIVE" description="CAS Latency = 5"/>
		</bitfield>
		<bitfield id="_RESV_10" width="2" begin="8" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="IBANK" width="3" begin="6" end="4" resetval="2" description="Internal DDR2 bank setup. Defines the number of internal banks on the external DDR2 memory." range="" rwaccess="RW">
			<bitenum id="ONE" value="0" token="ONE" description="One bank"/>
			<bitenum id="TWO" value="1" token="TWO" description="Two banks"/>
			<bitenum id="FOUR" value="2" token="FOUR" description="Four banks"/>
			<bitenum id="EIGHT" value="3" token="EIGHT" description="Eight banks"/>
		</bitfield>
		<bitfield id="_RESV_12" width="1" begin="3" end="3" resetval="0" description="Read Command FIFO depth for a particular configuration." range="" rwaccess="N"/>
		<bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page Size. Defines the internal page size of connected SDRAM devices." range="" rwaccess="RW"/>
	</register>
	<register id="SDRCR" acronym="SDRCR" offset="0x000C" width="32" description="This register controls the SDRAM refreshing">
		<bitfield id="SR" width="1" begin="31" end="31" resetval="0" description="Selects self refresh mode" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="DDR2 memory controller exits the self-refresh mode."/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="DDR2 memory controller enters the self-refresh mode."/>
		</bitfield>
		<bitfield id="MCLKSTOPEN" width="1" begin="30" end="30" resetval="0" description="MCLK stop enable." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables MCLK stopping, MCLK may not be stopped."/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables MCLK stopping, MCLK may be stopped. The SR bit must be set to 1 before setting the MCLKSTOPEN bit to 1."/>
		</bitfield>
		<bitfield id="_RESV_3" width="6" begin="29" end="24" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_4" width="1" begin="23" end="23" resetval="0" description="Reserved but must ALWAYS be written as ZERO." range="" rwaccess="N"/>
		<bitfield id="_RESV_5" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RR" width="16" begin="15" end="0" resetval="2180" description="Refresh rate. Defines the rate at which the attached DDR2 devices will be refreshed. The value of this field may be calculated with the following equation:  RR=DDR2 frequency/DDR2 refresh rate" range="" rwaccess="RW"/>
	</register>
	<register id="SDTIMR" acronym="SDTIMR" offset="0x0010" width="32" description="Holds the Timing parameters of SDRAM">
		<bitfield id="T_RFC" width="7" begin="31" end="25" resetval="26" description="Specifies the minimum number of DDR_CLKO cycles from a refresh or load mode command to a refresh or activate command, minus 1. Corresponds to the trfc AC timing parameter in the DDR2 data sheet. Calculate by: T_RFC = (trfc/DDR_CLKO)  1" range="" rwaccess="RW"/>
		<bitfield id="T_RP" width="3" begin="24" end="22" resetval="5" description="Specifies the minimum number of DDR_CLKO cycles from a precharge command to a refresh or activate command, minus 1. Corresponds to the trp AC timing parameter in the DDR2 data sheet. Calculate by: T_RP = (trp/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_RCD" width="3" begin="21" end="19" resetval="5" description="Specifies the minimum number of DDR_CLKO cycles from an activate command to a read or write command, minus 1. Corresponds to the trcd AC timing parameter in the DDR2 data sheet. Calculate by: T_RCD = (trcd/DDR_CLKO) - 1." range="" rwaccess="RW"/>
		<bitfield id="T_WR" width="3" begin="18" end="16" resetval="3" description="Specifies the minimum number of DDR_CLKO cycles from the last write transfer to a precharge command, minus 1. Corresponds to the twr AC timing parameter in the DDR2 data sheet. Calculate by: T_WR = (twr/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_RAS" width="5" begin="15" end="11" resetval="9" description="Specifies the minimum number of DDR_CLKO cycles from an activate command to a precharge command, minus 1. Corresponds to the tras AC timing parameter in the DDR2 data sheet. Calculate by: T_RAS = (tras/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_RC" width="5" begin="10" end="6" resetval="14" description="Specifies the minimum number of DDR_CLKO cycles from an activate command to an activate command, minus 1. Corresponds to the trc AC timing parameter in the DDR2 data sheet. Calculate by: T_RC = (trc/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_RRD" width="3" begin="5" end="3" resetval="3" description="Specifies the minimum number of DDR_CLKO cycles from an activate command to an activate command in a different bank, minus 1. Corresponds to the trrd AC timing parameter in the DDR2 data sheet. Calculate by: T_RRD = (trrd/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_8" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="T_WTR" width="2" begin="1" end="0" resetval="3" description="Specifies the minimum number of DDR_CLKO cycles from the last write to a read command, minus 1. Corresponds to the twtr AC timing parameter in the DDR2 data sheet. Calculate by: T_WTR = (twtr/DDR_CLKO) - 1" range="" rwaccess="RW"/>
	</register>
	<register id="SDTIMR2" acronym="SDTIMR2" offset="0x0014" width="32" description="Holds the Timing parameters of SDRAM">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_2" width="2" begin="24" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="T_XSNR" width="7" begin="22" end="16" resetval="29" description="Specifies the minimum number of DDR_CLKO cycles from a self-refresh exit to any other command except a read command, minus 1. Corresponds to the txsnr AC timing parameter in the DDR2 data sheet. Calculate by: T_XSNR = (trtp/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_XSRD" width="8" begin="15" end="8" resetval="241" description="Specifies the minimum number of DDR_CLKO cycles from a self-refresh exit to a read command, minus 1. Corresponds to the txsrd AC timing parameter in the DDR2 data sheet. Calculate by: T_XSRD = txsrd - 1" range="" rwaccess="RW"/>
		<bitfield id="T_RTP" width="3" begin="7" end="5" resetval="2" description="Specifies the minimum number of DDR_CLKO cycles from a last read command to a precharge command, minus 1. Corresponds to the trtp AC timing parameter in the DDR2 data sheet. Calculate by: T_RTP = (trtp/DDR_CLKO) - 1" range="" rwaccess="RW"/>
		<bitfield id="T_CKE" width="5" begin="4" end="0" resetval="5" description="Specifies the minimum number of DDR_CLKO cycles between transitions on the DDR_CKE pin, minus 1. Corresponds to the tcke AC timing parameter in the DDR2 data sheet. Calculate by: T_CKE = tcke - 1" range="" rwaccess="RW"/>
	</register>
	<register id="PBBPR" acronym="PBBPR" offset="0x0020" width="32" description="Priority Raise Old Counter.">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PR_OLD_COUNT" width="8" begin="7" end="0" resetval="255" description="Priority raise old counter. Specifies the number of memory transfers after which the DDR2 memory controller will elevate the priority of the oldest command in the command FIFO." range="" rwaccess="RW"/>
	</register>
	<register id="IRR" acronym="IRR" offset="0x00C0" width="32" description="Flags the interrupts">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="LT" width="1" begin="2" end="2" resetval="0" description="Line trap. Write a 1 to clear LT and the LTM bit in the interrupt masked register (IMR); a write of 0 has no effect." range="" rwaccess="RW">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="IMR" acronym="IMR" offset="0x00C4" width="32" description="Reflects the flags in IRR">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="LTM" width="1" begin="2" end="2" resetval="0" description="Line trap masked. Write a 1 to clear LTM and the LT bit in the interrupt raw register (IRR); a write of 0 has no effect." range="" rwaccess="RW">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="IMSR" acronym="IMSR" offset="0x00C8" width="32" description="Enables the corresponding interrupt">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="LTMSET" width="1" begin="2" end="2" resetval="0" description="Line trap interrupt set. Write a 1 to set LTMSET and the LTMCLR bit in the interrupt mask clear register (IMCR); a write of 0 has no effect." range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="IMCR" acronym="IMCR" offset="0x00CC" width="32" description="Disables the corresponding interrupt">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="LTMCLR" width="1" begin="2" end="2" resetval="0" description="Line trap interrupt clear. Write a 1 to clear LTMCLR and the LTMSET bit in the interrupt mask set register (IMSR); a write of 0 has no effect." range="" rwaccess="RW">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="DDRPHYCR" acronym="DDRPHYCR" offset="0x00E4" width="32" description="This register is used to control the DDR PHY.">
		<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="1342177680" description="Reserved.  Always write the value of 0x050000190 to these bits." range="" rwaccess="N"/>
		<bitfield id="DLLRESET" width="1" begin="5" end="5" resetval="0" description="Reset DLL." range="" rwaccess="RW">
			<bitenum id="OUTOFRESET" value="0" token="OUTOFRESET" description="DLL is out of reset."/>
			<bitenum id="RESET" value="1" token="RESET" description="Places the DLL in reset."/>
		</bitfield>
		<bitfield id="DLLPWRDN" width="1" begin="4" end="4" resetval="1" description="Power down DLL" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="DLL is powered up."/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="DLL is powered down, if DLLPWRDN and the SR bit and MCLKSTOPEN bit in the SDRAM refresh control register (SDRCR) are set to 1."/>
		</bitfield>
		<bitfield id="_RESV_4" width="1" begin="3" end="3" resetval="1" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="READLAT" width="3" begin="2" end="0" resetval="7" description="Read latency. Read latency is equal to CAS latency plus round trip board delay for data minus 1. The maximum value of read latency that is supported is CAS latency plus 3. The minimum read latency value that is supported is CAS latency plus 1. The read latency value is defined in number of MCLK/DDR_CLKO cycles." range="" rwaccess="RW"/>
	</register>
	<register id="VTPIOCR" acronym="VTPIOCR" offset="0x00F0" width="32" description="This register is used to control the VTP IO">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RECAL" width="1" begin="15" end="15" resetval="0" description="Start VTP IO calibration." range="" rwaccess="RW">
			<bitenum id="RECAL" value="1" token="RECAL" description="Transition from 0 to 1 starts VTP IO calibration."/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="14" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EN" width="1" begin="13" end="13" resetval="0" description="VTP enable." range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="VTP IO calibration is disabled."/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description="VTP IO calibration is enabled."/>
		</bitfield>
		<bitfield id="_RESV_5" width="3" begin="12" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PCH" width="5" begin="9" end="5" resetval="0" description="P channel value. This value is driven to the IO to calibrate the impedance of the IO. The value of PCH is determined by reading the DDR VTP register (DDRVTPR)." range="" rwaccess="RW"/>
		<bitfield id="NCH" width="5" begin="4" end="0" resetval="31" description="N channel value. This value is driven to the IO to calibrate the impedance of the IO. The value of NCH is determined by reading the DDR VTP register (DDRVTPR)." range="" rwaccess="RW"/>
	</register>
</module>
