Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\385 lab\lab6\lab61soc.qsys" --block-symbol-file --output-directory="D:\385 lab\lab6\lab61soc" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6/lab61soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\385 lab\lab6\lab61soc.qsys" --synthesis=VERILOG --output-directory="D:\385 lab\lab6\lab61soc\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6/lab61soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab61soc: Generating lab61soc "lab61soc" for QUARTUS_SYNTH
Info: lab61soc: Done "lab61soc" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
