$date
	Sat Oct 22 20:43:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#627152
b1111 !
1"
#627154
b1111 &
b1111 %
1$
#627155
0"
#627158
b101110 &
b101110 %
#627162
b10111 &
b10111 %
#627166
b1000110 &
b1000110 %
#627170
b100011 &
b100011 %
#627174
b1101010 &
b1101010 %
#627178
b110101 &
b110101 %
#627182
b10100000 &
b10100000 %
#627186
b1010000 &
b1010000 %
#627190
b101000 &
b101000 %
#627194
b10100 &
b10100 %
#627198
b1010 &
b1010 %
#627202
b101 &
b101 %
#627206
b10000 &
b10000 %
#627210
b1000 &
b1000 %
#627214
b100 &
b100 %
#627218
b10 &
b10 %
#627222
b1 &
1#
b1 %
#627226
b0 &
b0 %
0#
0$
#1614582
b11010 &
b11010 %
1$
b11010 !
1"
#1614583
0"
#1614586
b1101 &
b1101 %
#1614590
b101000 &
b101000 %
#1614594
b10100 &
b10100 %
#1614598
b1010 &
b1010 %
#1614602
b101 &
b101 %
#1614606
b10000 &
b10000 %
#1614610
b1000 &
b1000 %
#1614614
b100 &
b100 %
#1614618
b10 &
b10 %
#1614622
b1 &
1#
b1 %
#1614626
b0 &
b0 %
0#
0$
#2633837
b10 !
1"
#2633838
b10 &
b10 %
1$
#2633839
0"
#2633842
b1 &
b1 %
1#
#2633846
b0 &
0#
b0 %
0$
#4500012
