
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.58

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.89    0.55    0.41    0.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.55    0.00    0.61 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: b_wr_data[5] (input port clocked by core_clock)
Endpoint: b_to_a_mem[8][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.08    0.00    0.00    0.20 v b_wr_data[5] (in)
                                         b_wr_data[5] (net)
                  0.00    0.00    0.20 v _1192_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _1192_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0282_ (net)
                  0.06    0.00    0.39 v b_to_a_mem[8][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ b_to_a_mem[8][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.89    0.55    0.41    0.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.55    0.00    0.61 ^ b_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  9.36   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    11    0.13    0.50    0.68    0.68 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_rd_ptr[1] (net)
                  0.50    0.00    0.68 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    10    0.18    0.44    0.34    1.02 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0581_ (net)
                  0.44    0.00    1.02 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     6    0.42    3.15    2.35    3.37 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         a_to_b_count[1] (net)
                  3.15    0.00    3.37 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.45    0.16    3.52 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.45    0.00    3.52 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.31    3.84 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.84 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.15    0.35    0.43    4.27 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0435_ (net)
                  0.35    0.00    4.27 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.17    0.29    4.56 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    4.56 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.37    0.79    0.66    5.22 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         b_empty (net)
                  0.79    0.00    5.22 v b_empty (out)
                                  5.22   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.22   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.89    0.55    0.41    0.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.55    0.00    0.61 ^ b_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  9.36   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    11    0.13    0.50    0.68    0.68 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_rd_ptr[1] (net)
                  0.50    0.00    0.68 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    10    0.18    0.44    0.34    1.02 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0581_ (net)
                  0.44    0.00    1.02 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     6    0.42    3.15    2.35    3.37 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         a_to_b_count[1] (net)
                  3.15    0.00    3.37 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.45    0.16    3.52 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.45    0.00    3.52 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.31    3.84 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.84 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.15    0.35    0.43    4.27 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0435_ (net)
                  0.35    0.00    4.27 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.17    0.29    4.56 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    4.56 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.37    0.79    0.66    5.22 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         b_empty (net)
                  0.79    0.00    5.22 v b_empty (out)
                                  5.22   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.22   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.20e-02   8.83e-03   1.72e-07   6.08e-02  33.8%
Combinational          7.66e-02   4.27e-02   1.91e-07   1.19e-01  66.2%
Clock                  0.00e+00   0.00e+00   6.61e-07   6.61e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.29e-01   5.16e-02   1.02e-06   1.80e-01 100.0%
                          71.4%      28.6%       0.0%
