{
	"author": [
		"Glenn Leary",
		"Weijia Che",
		"Karam S. Chatha"
	],
	"booktitle": "Proceedings of the 49th Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2012",
	"dblpkey": "conf/dac/LearyCC12",
	"doi": "10.1145/2228360.2228481",
	"ee": "http://doi.acm.org/10.1145/2228360.2228481",
	"pages": "672-677",
	"publisher": "ACM",
	"stemmed": [
		"system",
		"level",
		"synthesi",
		"of",
		"memori",
		"architectur",
		"for",
		"stream",
		"process",
		"sub",
		"system",
		"of",
		"a",
		"mpsoc"
	],
	"tag": [
		"architecture",
		"memory management",
		"synthesis"
	],
	"title": "System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2012
}