

================================================================
== Vitis HLS Report for 'expectation_cost_3_s'
================================================================
* Date:           Thu Nov 20 16:57:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.498 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      555|      555|  5.550 us|  5.550 us|  555|  555|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144  |expectation_cost_3_Pipeline_VITIS_LOOP_177_1  |      544|      544|  5.440 us|  5.440 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  26|   4914|  10076|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    127|    -|
|Register         |        -|   -|    301|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  26|   5215|  10203|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  32|     14|     57|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144  |expectation_cost_3_Pipeline_VITIS_LOOP_177_1  |        0|  26|  4914|  10076|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |Total                                                    |                                              |        0|  26|  4914|  10076|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         13|    1|         13|
    |d_address0_local  |  53|         10|    4|         40|
    |grp_fu_284_ce     |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 127|         25|    6|         55|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |  12|   0|   12|          0|
    |d_load_1_reg_214                                                      |  32|   0|   32|          0|
    |d_load_2_reg_224                                                      |  32|   0|   32|          0|
    |d_load_3_reg_234                                                      |  32|   0|   32|          0|
    |d_load_4_reg_244                                                      |  32|   0|   32|          0|
    |d_load_5_reg_254                                                      |  32|   0|   32|          0|
    |d_load_6_reg_264                                                      |  32|   0|   32|          0|
    |d_load_7_reg_274                                                      |  32|   0|   32|          0|
    |d_load_8_reg_279                                                      |  32|   0|   32|          0|
    |d_load_reg_204                                                        |  32|   0|   32|          0|
    |grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 301|   0|  301|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_return_0         |  out|   32|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|grp_fu_828_p_din0   |  out|   32|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|grp_fu_828_p_din1   |  out|   32|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|grp_fu_828_p_dout0  |   in|   52|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|grp_fu_828_p_ce     |  out|    1|  ap_ctrl_hs|  expectation_cost<3>|  return value|
|state_re_address0   |  out|    9|   ap_memory|             state_re|         array|
|state_re_ce0        |  out|    1|   ap_memory|             state_re|         array|
|state_re_q0         |   in|   32|   ap_memory|             state_re|         array|
|state_im_address0   |  out|    9|   ap_memory|             state_im|         array|
|state_im_ce0        |  out|    1|   ap_memory|             state_im|         array|
|state_im_q0         |   in|   32|   ap_memory|             state_im|         array|
|d_address0          |  out|    4|   ap_memory|                    d|         array|
|d_ce0               |  out|    1|   ap_memory|                    d|         array|
|d_q0                |   in|   32|   ap_memory|                    d|         array|
+--------------------+-----+-----+------------+---------------------+--------------+

