Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 28 15:01:56 2023
| Host         : LAPTOP-APNPFDQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_generator_timing_summary_routed.rpt -pb pulse_generator_timing_summary_routed.pb -rpx pulse_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_generator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.729ns  (logic 3.054ns (64.571%)  route 1.676ns (35.429%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_pwm_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_pwm_reg/Q
                         net (fo=1, routed)           1.676     2.132    pwm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.598     4.729 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000     4.729    pwm
    U16                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            temp_pwm_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.272ns  (logic 1.060ns (46.662%)  route 1.212ns (53.338%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  mode_IBUF[0]_inst/O
                         net (fo=1, routed)           1.212     2.148    mode_IBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  temp_pwm_i_1/O
                         net (fo=1, routed)           0.000     2.272    p_0_in
    SLICE_X0Y1           FDRE                                         r  temp_pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.606ns  (logic 0.746ns (46.448%)  route 0.860ns (53.552%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.860     1.279    counter_reg_n_0_[2]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.327     1.606 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.606    p_0_in__0[2]
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.490ns  (logic 0.608ns (40.810%)  route 0.882ns (59.190%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.882     1.338    counter_reg_n_0_[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.152     1.490 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.490    p_0_in__0[4]
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.469ns  (logic 0.580ns (39.481%)  route 0.889ns (60.519%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.889     1.345    counter_reg_n_0_[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.469 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    p_0_in__0[1]
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.314    counter_reg_n_0_[1]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.043     0.357 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    p_0_in__0[4]
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.314    counter_reg_n_0_[1]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.359    p_0_in__0[3]
    SLICE_X0Y2           FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.184     0.325    counter_reg_n_0_[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.042     0.367 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in__0[2]
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.184     0.325    counter_reg_n_0_[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    p_0_in__0[1]
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.596%)  route 0.213ns (53.404%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.213     0.354    counter_reg[3]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045     0.399 r  temp_pwm_i_1/O
                         net (fo=1, routed)           0.000     0.399    p_0_in
    SLICE_X0Y1           FDRE                                         r  temp_pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.241     0.382    counter_reg_n_0_[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.427    p_0_in__0[0]
    SLICE_X0Y2           FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.163ns (31.825%)  route 0.350ns (68.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.350     0.513    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.163ns (31.825%)  route 0.350ns (68.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.350     0.513    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.163ns (31.825%)  route 0.350ns (68.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.350     0.513    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.163ns (31.825%)  route 0.350ns (68.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.350     0.513    rst_IBUF
    SLICE_X0Y2           FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------





