<def f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='94' ll='96' type='bool llvm::VirtRegMap::hasPhys(unsigned int virtReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='92'>/// returns true if the specified virtual register is
    /// mapped to a physical register</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1544' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper19LRE_DidCloneVirtRegEjj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='106' u='c' c='_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='90' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='148' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='146' u='c' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='160' u='c' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='230' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='638' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='652' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1077' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2667' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2719' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2938' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3028' u='c' c='_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='116' u='c' c='_ZN4llvm10VirtRegMap18hasKnownPreferenceEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='116' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='304' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='101' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='131' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='322' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='43' u='c' c='_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE'/>
