[2021-09-09 10:07:52,851]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 10:07:52,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:53,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 10:07:53,134]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:53,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34504704 bytes

[2021-09-09 10:07:53,303]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 10:07:53,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:53,337]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :71
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :71
score:100
	Report mapping result:
		klut_size()     :119
		klut.num_gates():74
		max delay       :5
		max area        :71
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7561216 bytes

[2021-09-09 10:07:53,338]mapper_test.py:220:[INFO]: area: 74 level: 5
[2021-09-09 12:10:35,408]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 12:10:35,409]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:35,709]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; ".

Peak memory: 14196736 bytes

[2021-09-09 12:10:35,709]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:35,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34562048 bytes

[2021-09-09 12:10:35,884]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 12:10:35,885]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:37,793]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :71
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :102
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():106
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14671872 bytes

[2021-09-09 12:10:37,793]mapper_test.py:220:[INFO]: area: 106 level: 4
[2021-09-09 13:40:09,439]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 13:40:09,440]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:09,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; ".

Peak memory: 14716928 bytes

[2021-09-09 13:40:09,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:09,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34791424 bytes

[2021-09-09 13:40:09,861]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 13:40:09,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:11,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :71
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :102
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():106
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14700544 bytes

[2021-09-09 13:40:11,685]mapper_test.py:220:[INFO]: area: 106 level: 4
[2021-09-09 15:11:13,691]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 15:11:13,691]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:13,691]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:13,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34336768 bytes

[2021-09-09 15:11:13,843]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 15:11:13,844]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:15,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14618624 bytes

[2021-09-09 15:11:15,825]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-09 15:40:17,920]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 15:40:17,920]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:17,920]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:18,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 15:40:18,058]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 15:40:18,058]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:20,082]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14630912 bytes

[2021-09-09 15:40:20,082]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-09 16:18:21,381]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 16:18:21,381]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:21,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:21,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34816000 bytes

[2021-09-09 16:18:21,555]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 16:18:21,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:23,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14573568 bytes

[2021-09-09 16:18:23,539]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-09 16:53:07,279]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 16:53:07,280]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:07,280]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:07,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 16:53:07,462]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 16:53:07,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:09,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14614528 bytes

[2021-09-09 16:53:09,532]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-09 17:29:26,131]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-09 17:29:26,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:26,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:26,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34689024 bytes

[2021-09-09 17:29:26,271]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-09 17:29:26,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:28,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14643200 bytes

[2021-09-09 17:29:28,261]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-13 23:33:41,178]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-13 23:33:41,178]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:41,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:41,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34258944 bytes

[2021-09-13 23:33:41,347]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-13 23:33:41,347]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:43,086]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :107
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():108
		max delay       :4
		max area        :107
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-09-13 23:33:43,086]mapper_test.py:220:[INFO]: area: 108 level: 4
[2021-09-13 23:43:01,990]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-13 23:43:01,990]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:01,991]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:02,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34066432 bytes

[2021-09-13 23:43:02,121]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-13 23:43:02,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:02,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7163904 bytes

[2021-09-13 23:43:02,148]mapper_test.py:220:[INFO]: area: 70 level: 5
[2021-09-14 09:03:44,574]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-14 09:03:44,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:44,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:44,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34156544 bytes

[2021-09-14 09:03:44,739]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-14 09:03:44,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:46,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14602240 bytes

[2021-09-14 09:03:46,465]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-14 09:21:59,856]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-14 09:21:59,857]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:59,857]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:59,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34353152 bytes

[2021-09-14 09:21:59,985]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-14 09:21:59,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:00,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7471104 bytes

[2021-09-14 09:22:00,019]mapper_test.py:220:[INFO]: area: 70 level: 5
[2021-09-15 15:36:41,544]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-15 15:36:41,544]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:41,544]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:41,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34234368 bytes

[2021-09-15 15:36:41,659]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-15 15:36:41,659]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:43,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 14598144 bytes

[2021-09-15 15:36:43,241]mapper_test.py:220:[INFO]: area: 107 level: 4
[2021-09-15 15:55:16,634]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-15 15:55:16,634]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:16,634]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:16,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34091008 bytes

[2021-09-15 15:55:16,752]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-15 15:55:16,752]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:16,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7036928 bytes

[2021-09-15 15:55:16,783]mapper_test.py:220:[INFO]: area: 70 level: 5
[2021-09-18 14:07:07,477]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-18 14:07:07,477]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:07,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:07,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34033664 bytes

[2021-09-18 14:07:07,591]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-18 14:07:07,591]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:09,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11976704 bytes

[2021-09-18 14:07:09,188]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-18 16:31:39,255]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-18 16:31:39,255]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:39,255]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:39,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34045952 bytes

[2021-09-18 16:31:39,370]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-18 16:31:39,371]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:41,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-09-18 16:31:41,044]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-22 09:00:44,303]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-22 09:00:44,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:44,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:44,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34373632 bytes

[2021-09-22 09:00:44,416]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-22 09:00:44,417]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:45,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	Report mapping result:
		klut_size()     :142
		klut.num_gates():97
		max delay       :5
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :35
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11776000 bytes

[2021-09-22 09:00:45,226]mapper_test.py:220:[INFO]: area: 97 level: 5
[2021-09-22 11:30:18,895]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-22 11:30:18,895]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:18,895]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:19,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34340864 bytes

[2021-09-22 11:30:19,008]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-22 11:30:19,008]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:20,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12369920 bytes

[2021-09-22 11:30:20,601]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-23 16:49:35,133]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-23 16:49:35,133]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:35,134]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:35,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-09-23 16:49:35,249]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-23 16:49:35,249]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:36,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
balancing!
	current map manager:
		current min nodes:144
		current min depth:10
rewriting!
	current map manager:
		current min nodes:144
		current min depth:10
balancing!
	current map manager:
		current min nodes:144
		current min depth:9
rewriting!
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-23 16:49:36,867]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-23 17:12:24,250]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-23 17:12:24,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:24,250]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:24,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34131968 bytes

[2021-09-23 17:12:24,418]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-23 17:12:24,418]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:26,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
balancing!
	current map manager:
		current min nodes:144
		current min depth:10
rewriting!
	current map manager:
		current min nodes:144
		current min depth:10
balancing!
	current map manager:
		current min nodes:144
		current min depth:9
rewriting!
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-23 17:12:26,015]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-23 18:14:06,132]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-23 18:14:06,132]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:06,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:06,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34181120 bytes

[2021-09-23 18:14:06,302]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-23 18:14:06,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:07,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
balancing!
	current map manager:
		current min nodes:144
		current min depth:10
rewriting!
	current map manager:
		current min nodes:144
		current min depth:10
balancing!
	current map manager:
		current min nodes:144
		current min depth:9
rewriting!
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-09-23 18:14:07,910]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-27 16:41:11,934]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-27 16:41:11,934]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:11,935]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:12,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34349056 bytes

[2021-09-27 16:41:12,100]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-27 16:41:12,100]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:13,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
balancing!
	current map manager:
		current min nodes:144
		current min depth:10
rewriting!
	current map manager:
		current min nodes:144
		current min depth:10
balancing!
	current map manager:
		current min nodes:144
		current min depth:9
rewriting!
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12337152 bytes

[2021-09-27 16:41:13,719]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-27 17:47:55,050]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-27 17:47:55,050]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:55,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:55,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34447360 bytes

[2021-09-27 17:47:55,166]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-27 17:47:55,166]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:56,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
balancing!
	current map manager:
		current min nodes:144
		current min depth:10
rewriting!
	current map manager:
		current min nodes:144
		current min depth:10
balancing!
	current map manager:
		current min nodes:144
		current min depth:9
rewriting!
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12275712 bytes

[2021-09-27 17:47:56,835]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-28 02:14:08,548]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-28 02:14:08,548]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:08,549]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:08,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34201600 bytes

[2021-09-28 02:14:08,670]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-28 02:14:08,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:10,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12361728 bytes

[2021-09-28 02:14:10,318]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-28 16:53:26,069]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-28 16:53:26,069]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:26,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:26,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34082816 bytes

[2021-09-28 16:53:26,238]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-28 16:53:26,238]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:27,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12374016 bytes

[2021-09-28 16:53:27,842]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-09-28 17:32:29,204]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-09-28 17:32:29,204]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:29,205]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:29,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34340864 bytes

[2021-09-28 17:32:29,355]mapper_test.py:156:[INFO]: area: 62 level: 5
[2021-09-28 17:32:29,356]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:31,006]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 12836864 bytes

[2021-09-28 17:32:31,006]mapper_test.py:220:[INFO]: area: 109 level: 4
[2021-10-09 10:43:43,018]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-09 10:43:43,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:43,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:43,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34013184 bytes

[2021-10-09 10:43:43,135]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-09 10:43:43,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:43,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :107
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():108
		max delay       :4
		max area        :107
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7278592 bytes

[2021-10-09 10:43:43,185]mapper_test.py:224:[INFO]: area: 108 level: 4
[2021-10-09 11:26:14,641]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-09 11:26:14,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:14,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:14,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34070528 bytes

[2021-10-09 11:26:14,755]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-09 11:26:14,756]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:14,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :107
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():108
		max delay       :4
		max area        :107
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 7274496 bytes

[2021-10-09 11:26:14,806]mapper_test.py:224:[INFO]: area: 108 level: 4
[2021-10-09 16:34:27,262]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-09 16:34:27,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:27,263]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:27,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-10-09 16:34:27,385]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-09 16:34:27,386]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:28,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:143
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :71
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-09 16:34:28,225]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-09 16:51:30,368]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-09 16:51:30,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:30,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:30,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34213888 bytes

[2021-10-09 16:51:30,492]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-09 16:51:30,492]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:31,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:143
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :71
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-09 16:51:31,386]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-12 11:03:58,560]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-12 11:03:58,561]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:58,561]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:58,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 33992704 bytes

[2021-10-12 11:03:58,682]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-12 11:03:58,682]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:00,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-12 11:04:00,393]mapper_test.py:224:[INFO]: area: 109 level: 4
[2021-10-12 11:20:34,660]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-12 11:20:34,661]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:34,661]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:34,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34361344 bytes

[2021-10-12 11:20:34,781]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-12 11:20:34,781]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:34,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :107
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():108
		max delay       :4
		max area        :107
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6942720 bytes

[2021-10-12 11:20:34,862]mapper_test.py:224:[INFO]: area: 108 level: 4
[2021-10-12 13:39:28,077]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-12 13:39:28,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:28,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:28,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34328576 bytes

[2021-10-12 13:39:28,196]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-12 13:39:28,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:29,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-10-12 13:39:29,917]mapper_test.py:224:[INFO]: area: 109 level: 4
[2021-10-12 15:10:05,771]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-12 15:10:05,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:05,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:05,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34353152 bytes

[2021-10-12 15:10:05,917]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-12 15:10:05,917]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:07,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :106
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():109
		max delay       :4
		max area        :106
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-12 15:10:07,595]mapper_test.py:224:[INFO]: area: 109 level: 4
[2021-10-12 18:55:08,237]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-12 18:55:08,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:08,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:08,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34394112 bytes

[2021-10-12 18:55:08,403]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-12 18:55:08,403]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:10,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :105
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11829248 bytes

[2021-10-12 18:55:10,088]mapper_test.py:224:[INFO]: area: 107 level: 4
[2021-10-18 11:48:39,333]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-18 11:48:39,333]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:39,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:39,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34131968 bytes

[2021-10-18 11:48:39,494]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-18 11:48:39,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:41,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :105
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11730944 bytes

[2021-10-18 11:48:41,189]mapper_test.py:224:[INFO]: area: 107 level: 4
[2021-10-18 12:04:45,098]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-18 12:04:45,098]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:45,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:45,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34234368 bytes

[2021-10-18 12:04:45,222]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-18 12:04:45,223]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:45,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-18 12:04:45,247]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-19 14:12:40,864]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-19 14:12:40,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:40,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:40,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34611200 bytes

[2021-10-19 14:12:40,988]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-19 14:12:40,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:41,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6041600 bytes

[2021-10-19 14:12:41,018]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-22 13:35:40,866]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-22 13:35:40,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:40,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:40,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34312192 bytes

[2021-10-22 13:35:40,982]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-22 13:35:40,982]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:41,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 8900608 bytes

[2021-10-22 13:35:41,046]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-22 13:56:33,733]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-22 13:56:33,734]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:33,734]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:33,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34127872 bytes

[2021-10-22 13:56:33,857]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-22 13:56:33,858]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:33,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 8904704 bytes

[2021-10-22 13:56:33,921]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-22 14:03:02,076]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-22 14:03:02,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:02,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:02,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34295808 bytes

[2021-10-22 14:03:02,205]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-22 14:03:02,205]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:02,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6041600 bytes

[2021-10-22 14:03:02,234]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-22 14:06:23,235]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-22 14:06:23,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:23,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34304000 bytes

[2021-10-22 14:06:23,353]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-22 14:06:23,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-22 14:06:23,375]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-23 13:38:00,611]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-23 13:38:00,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:00,612]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:00,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34357248 bytes

[2021-10-23 13:38:00,729]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-23 13:38:00,729]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:02,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :102
score:100
	Report mapping result:
		klut_size()     :149
		klut.num_gates():104
		max delay       :5
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11870208 bytes

[2021-10-23 13:38:02,409]mapper_test.py:224:[INFO]: area: 104 level: 5
[2021-10-24 17:49:43,437]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-24 17:49:43,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:43,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:43,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34533376 bytes

[2021-10-24 17:49:43,557]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-24 17:49:43,558]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:45,223]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :102
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11976704 bytes

[2021-10-24 17:49:45,224]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-24 18:10:09,080]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-24 18:10:09,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:09,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:09,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34500608 bytes

[2021-10-24 18:10:09,244]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-24 18:10:09,245]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:10,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:10
	current map manager:
		current min nodes:144
		current min depth:9
	current map manager:
		current min nodes:144
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :105
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11767808 bytes

[2021-10-24 18:10:10,905]mapper_test.py:224:[INFO]: area: 107 level: 4
[2021-10-26 10:26:17,415]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-26 10:26:17,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:17,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:17,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34078720 bytes

[2021-10-26 10:26:17,540]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-26 10:26:17,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:17,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	current map manager:
		current min nodes:144
		current min depth:13
	Report mapping result:
		klut_size()     :117
		klut.num_gates():72
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6184960 bytes

[2021-10-26 10:26:17,577]mapper_test.py:224:[INFO]: area: 72 level: 5
[2021-10-26 11:08:10,232]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-26 11:08:10,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:10,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:10,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34074624 bytes

[2021-10-26 11:08:10,350]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-26 11:08:10,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:12,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :151
		klut.num_gates():106
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-10-26 11:08:12,027]mapper_test.py:224:[INFO]: area: 106 level: 4
[2021-10-26 11:28:42,220]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-26 11:28:42,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:42,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:42,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 11:28:42,338]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-26 11:28:42,339]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:43,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():94
		max delay       :5
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11833344 bytes

[2021-10-26 11:28:43,999]mapper_test.py:224:[INFO]: area: 94 level: 5
[2021-10-26 12:26:45,274]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-26 12:26:45,274]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:45,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:45,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34275328 bytes

[2021-10-26 12:26:45,393]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-26 12:26:45,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:47,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-10-26 12:26:47,062]mapper_test.py:224:[INFO]: area: 107 level: 4
[2021-10-26 14:13:42,836]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-26 14:13:42,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:42,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:42,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 14:13:42,954]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-26 14:13:42,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:42,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :117
		klut.num_gates():72
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 6152192 bytes

[2021-10-26 14:13:42,976]mapper_test.py:224:[INFO]: area: 72 level: 5
[2021-10-29 16:10:47,942]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-10-29 16:10:47,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:47,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:48,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34279424 bytes

[2021-10-29 16:10:48,063]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-10-29 16:10:48,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:48,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :129
		klut.num_gates():84
		max delay       :6
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
Peak memory: 5849088 bytes

[2021-10-29 16:10:48,099]mapper_test.py:224:[INFO]: area: 84 level: 6
[2021-11-03 09:52:51,420]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-03 09:52:51,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:51,421]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:51,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34111488 bytes

[2021-11-03 09:52:51,538]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-03 09:52:51,539]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:51,568]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :129
		klut.num_gates():84
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :28
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig_output.v
	Peak memory: 6164480 bytes

[2021-11-03 09:52:51,568]mapper_test.py:226:[INFO]: area: 84 level: 5
[2021-11-03 10:05:03,036]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-03 10:05:03,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:03,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:03,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 10:05:03,153]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-03 10:05:03,153]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:03,179]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :137
		klut.num_gates():92
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig_output.v
	Peak memory: 6025216 bytes

[2021-11-03 10:05:03,180]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-03 13:45:03,067]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-03 13:45:03,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:03,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:03,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34336768 bytes

[2021-11-03 13:45:03,186]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-03 13:45:03,187]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:03,215]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :137
		klut.num_gates():92
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig_output.v
	Peak memory: 6094848 bytes

[2021-11-03 13:45:03,215]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-03 13:51:18,353]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-03 13:51:18,353]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:18,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:18,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34299904 bytes

[2021-11-03 13:51:18,470]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-03 13:51:18,471]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:18,500]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :137
		klut.num_gates():92
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig_output.v
	Peak memory: 6057984 bytes

[2021-11-03 13:51:18,500]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-04 15:58:17,433]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-04 15:58:17,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:17,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:17,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34234368 bytes

[2021-11-04 15:58:17,561]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-04 15:58:17,561]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:17,591]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :33
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig_output.v
	Peak memory: 6078464 bytes

[2021-11-04 15:58:17,591]mapper_test.py:226:[INFO]: area: 73 level: 5
[2021-11-16 12:28:54,723]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-16 12:28:54,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:54,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:54,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34140160 bytes

[2021-11-16 12:28:54,844]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-16 12:28:54,844]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:54,866]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.002159 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6168576 bytes

[2021-11-16 12:28:54,867]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-16 14:17:52,372]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-16 14:17:52,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:52,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:52,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34246656 bytes

[2021-11-16 14:17:52,494]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-16 14:17:52,494]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:52,523]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.001713 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6168576 bytes

[2021-11-16 14:17:52,524]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-16 14:24:14,152]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-16 14:24:14,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,153]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:14,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34304000 bytes

[2021-11-16 14:24:14,268]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-16 14:24:14,268]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,290]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.001688 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-16 14:24:14,290]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-17 16:36:51,611]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-17 16:36:51,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:51,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:51,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34103296 bytes

[2021-11-17 16:36:51,728]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-17 16:36:51,729]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:51,750]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.001789 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6041600 bytes

[2021-11-17 16:36:51,751]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-18 10:19:31,438]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-18 10:19:31,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:31,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:31,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34566144 bytes

[2021-11-18 10:19:31,563]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-18 10:19:31,564]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:31,596]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.004983 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6414336 bytes

[2021-11-18 10:19:31,596]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-23 16:12:22,025]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-23 16:12:22,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:22,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:22,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34148352 bytes

[2021-11-23 16:12:22,149]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-23 16:12:22,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:22,173]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.004641 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6135808 bytes

[2021-11-23 16:12:22,173]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-23 16:43:20,783]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-23 16:43:20,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:20,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:20,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34160640 bytes

[2021-11-23 16:43:20,904]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-23 16:43:20,904]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:20,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.005203 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-23 16:43:20,930]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 11:39:27,022]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 11:39:27,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:27,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:27,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 11:39:27,140]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 11:39:27,140]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:27,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.000143 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 5865472 bytes

[2021-11-24 11:39:27,160]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 12:02:40,790]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 12:02:40,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:40,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:40,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:02:40,906]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 12:02:40,906]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:40,934]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.000139 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6082560 bytes

[2021-11-24 12:02:40,935]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 12:06:31,244]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 12:06:31,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:31,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:31,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34230272 bytes

[2021-11-24 12:06:31,409]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 12:06:31,409]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:31,443]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.002855 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6242304 bytes

[2021-11-24 12:06:31,444]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 12:12:03,592]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 12:12:03,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:03,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:03,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34062336 bytes

[2021-11-24 12:12:03,756]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 12:12:03,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:03,787]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00082 secs
	Report mapping result:
		klut_size()     :101
		klut.num_gates():56
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-24 12:12:03,787]mapper_test.py:228:[INFO]: area: 56 level: 8
[2021-11-24 12:58:29,389]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 12:58:29,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:29,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:29,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 12:58:29,508]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 12:58:29,508]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:29,530]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.0018 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():70
		max delay       :5
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 6135808 bytes

[2021-11-24 12:58:29,531]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 13:15:09,914]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 13:15:09,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:09,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:10,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 13:15:10,034]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 13:15:10,034]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:11,755]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.00176 secs
Mapping time: 0.002842 secs
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 11255808 bytes

[2021-11-24 13:15:11,756]mapper_test.py:228:[INFO]: area: 107 level: 4
[2021-11-24 13:37:51,025]mapper_test.py:79:[INFO]: run case "s713_comb"
[2021-11-24 13:37:51,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:51,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:51,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      70.0.  Edge =      215.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      67.0.  Edge =      230.  Cut =      409.  T =     0.00 sec
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      409.  T =     0.00 sec
F:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      204.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      186.  Cut =      292.  T =     0.00 sec
A:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
E:  Del =    5.00.  Ar =      62.0.  Edge =      185.  Cut =      280.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34103296 bytes

[2021-11-24 13:37:51,143]mapper_test.py:160:[INFO]: area: 62 level: 5
[2021-11-24 13:37:51,143]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:52,861]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
Mapping time: 0.000139 secs
Mapping time: 0.000195 secs
	Report mapping result:
		klut_size()     :152
		klut.num_gates():107
		max delay       :4
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v
	Peak memory: 11341824 bytes

[2021-11-24 13:37:52,862]mapper_test.py:228:[INFO]: area: 107 level: 4
