Running: /home/sduvvuri/Documents/Xilinx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design_isim_beh.exe -prj /home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design_beh.prj work.UART_TOP_MOD_II_design 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_Controller.vhd" into library work
Parsing VHDL file "/home/sduvvuri/thesis.git/UART_TOP_MOD_II/../../fpgaSVN/FPGA/lib/UART_module/trunk/UART_mod.vhd" into library work
Parsing VHDL file "/home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96488 KB
Fuse CPU Usage: 1060 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity uart_mod [\uart_mod(12000000,115200)\]
Compiling architecture behavioral of entity UART_Controller [uart_controller_default]
Compiling architecture behavioral of entity uart_top_mod_ii_design
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design_isim_beh.exe
Fuse Memory Usage: 1192704 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 340 ms
