
project_build/project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .mios32_bsl   00004000  08000000  08000000  00008000  2**0  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .isr_vector   00000188  08004000  08004000  0000c000  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000a3f4  08010000  08010000  00010000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000a44  0801a3f4  0801a3f4  0001a3f4  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000068  20000000  0801ae38  00020000  2**3  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00003f88  20000068  0801aea0  00020068  2**3  ALLOC
  6 ._usrstack    00000100  20003ff0  0801aea0  00023ff0  2**0  ALLOC
  7 .comment      00000070  00000000  00000000  00020068  2**0  CONTENTS, READONLY
  8 .ARM.attributes 00000033  00000000  00000000  000200d8  2**0  CONTENTS, READONLY
  9 .debug_aranges 00002428  00000000  00000000  0002010b  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0003ea7f  00000000  00000000  00022533  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000953d  00000000  00000000  00060fb2  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ff91  00000000  00000000  0006a4ef  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000054a4  00000000  00000000  0007a480  2**2  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000cf79  00000000  00000000  0007f924  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000196a5  00000000  00000000  0008c89d  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000026a8  00000000  00000000  000a5f42  2**0  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08010000 <SRIO_ServiceFinish>:

/////////////////////////////////////////////////////////////////////////////
// Application Tick Hook (called by FreeRTOS each mS)
/////////////////////////////////////////////////////////////////////////////
void SRIO_ServiceFinish(void)
{
 8010000:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_SRIO

# ifndef MIOS32_DONT_USE_ENC
  // update encoder states
  MIOS32_ENC_UpdateStates();
 8010002:	f000 ffcb 	bl	8010f9c <MIOS32_ENC_UpdateStates>
# endif

  // notify application about finished SRIO scan
  APP_SRIO_ServiceFinish();
#endif
}
 8010006:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  // update encoder states
  MIOS32_ENC_UpdateStates();
# endif

  // notify application about finished SRIO scan
  APP_SRIO_ServiceFinish();
 801000a:	f00a b983 	b.w	801a314 <APP_SRIO_ServiceFinish>
	...

08010010 <TASK_Hooks>:

/////////////////////////////////////////////////////////////////////////////
// Remaining application hooks
/////////////////////////////////////////////////////////////////////////////
static void TASK_Hooks(void *pvParameters)
{
 8010010:	b507      	push	{r0, r1, r2, lr}
  portTickType xLastExecutionTime;

  // Initialise the xLastExecutionTime variable on task entry
  xLastExecutionTime = xTaskGetTickCount();
 8010012:	f000 faa7 	bl	8010564 <xTaskGetTickCount>
 8010016:	9001      	str	r0, [sp, #4]

  while( 1 ) {
    vTaskDelayUntil(&xLastExecutionTime, 1 / portTICK_RATE_MS);
 8010018:	2101      	movs	r1, #1
 801001a:	a801      	add	r0, sp, #4
 801001c:	f000 fbba 	bl	8010794 <vTaskDelayUntil>

    // skip delay gap if we had to wait for more than 5 ticks to avoid 
    // unnecessary repeats until xLastExecutionTime reached xTaskGetTickCount() again
    portTickType xCurrentTickCount = xTaskGetTickCount();
 8010020:	f000 faa0 	bl	8010564 <xTaskGetTickCount>
    if( xLastExecutionTime < (xCurrentTickCount-5) )
 8010024:	9b01      	ldr	r3, [sp, #4]
 8010026:	1f42      	subs	r2, r0, #5
 8010028:	4293      	cmp	r3, r2
      xLastExecutionTime = xCurrentTickCount;
 801002a:	bf38      	it	cc
 801002c:	9001      	strcc	r0, [sp, #4]

#if !defined(MIOS32_DONT_USE_DIN) && !defined(MIOS32_DONT_USE_SRIO)
    // check for DIN pin changes, call APP_DIN_NotifyToggle on each toggled pin
    MIOS32_DIN_Handler(APP_DIN_NotifyToggle);
 801002e:	4807      	ldr	r0, [pc, #28]	; (801004c <TASK_Hooks+0x3c>)
 8010030:	f000 ff3e 	bl	8010eb0 <MIOS32_DIN_Handler>

    // check for encoder changes, call APP_ENC_NotifyChanged on each change
# ifndef MIOS32_DONT_USE_ENC
    MIOS32_ENC_Handler(APP_ENC_NotifyChange);
 8010034:	4806      	ldr	r0, [pc, #24]	; (8010050 <TASK_Hooks+0x40>)
 8010036:	f001 f8e7 	bl	8011208 <MIOS32_ENC_Handler>
# endif
#endif

#if !defined(MIOS32_DONT_USE_AIN) && !defined(MIOS32_DONT_SERVICE_AIN)
    // check for AIN pin changes, call APP_AIN_NotifyChange on each pin change
    MIOS32_AIN_Handler(APP_AIN_NotifyChange);
 801003a:	4806      	ldr	r0, [pc, #24]	; (8010054 <TASK_Hooks+0x44>)
 801003c:	f003 fa15 	bl	801346a <MIOS32_AIN_Handler>
#endif

#if !defined(MIOS32_DONT_USE_COM)
    // check for incoming COM messages
    MIOS32_COM_Receive_Handler();
 8010040:	f001 ffe3 	bl	801200a <MIOS32_COM_Receive_Handler>
#endif

    // optional APP_Tick() hook
    // helps to save memory (re-use the TASK_Hooks for other purposes...)
    APP_Tick();
 8010044:	f00a f962 	bl	801a30c <APP_Tick>
  }
 8010048:	e7e6      	b.n	8010018 <TASK_Hooks+0x8>
 801004a:	bf00      	nop
 801004c:	0801a317 	.word	0x0801a317
 8010050:	0801a319 	.word	0x0801a319
 8010054:	0801a31b 	.word	0x0801a31b

08010058 <TASK_MIDI_Hooks>:
// MIDI task (separated from TASK_Hooks() to ensure parallel handling of
// MIDI events if a hook in TASK_Hooks() blocks)
/////////////////////////////////////////////////////////////////////////////
#if !defined(MIOS32_DONT_USE_MIDI)
static void TASK_MIDI_Hooks(void *pvParameters)
{
 8010058:	b507      	push	{r0, r1, r2, lr}
  portTickType xLastExecutionTime;

  // Initialise the xLastExecutionTime variable on task entry
  xLastExecutionTime = xTaskGetTickCount();
 801005a:	f000 fa83 	bl	8010564 <xTaskGetTickCount>
 801005e:	9001      	str	r0, [sp, #4]

  while( 1 ) {
    vTaskDelayUntil(&xLastExecutionTime, 1 / portTICK_RATE_MS);
 8010060:	2101      	movs	r1, #1
 8010062:	a801      	add	r0, sp, #4
 8010064:	f000 fb96 	bl	8010794 <vTaskDelayUntil>

    // skip delay gap if we had to wait for more than 5 ticks to avoid 
    // unnecessary repeats until xLastExecutionTime reached xTaskGetTickCount() again
    portTickType xCurrentTickCount = xTaskGetTickCount();
 8010068:	f000 fa7c 	bl	8010564 <xTaskGetTickCount>
    if( xLastExecutionTime < (xCurrentTickCount-5) )
 801006c:	9b01      	ldr	r3, [sp, #4]
 801006e:	1f42      	subs	r2, r0, #5
 8010070:	4293      	cmp	r3, r2
      xLastExecutionTime = xCurrentTickCount;
 8010072:	bf38      	it	cc
 8010074:	9001      	strcc	r0, [sp, #4]

    // handle timeout/expire counters and USB packages
    MIOS32_MIDI_Periodic_mS();
 8010076:	f001 fc41 	bl	80118fc <MIOS32_MIDI_Periodic_mS>

    // check for incoming MIDI packages and call hook
    MIOS32_MIDI_Receive_Handler(APP_MIDI_NotifyPackage);
 801007a:	4803      	ldr	r0, [pc, #12]	; (8010088 <TASK_MIDI_Hooks+0x30>)
 801007c:	f001 fef2 	bl	8011e64 <MIOS32_MIDI_Receive_Handler>

    // optional application specific hook
    // helps to save memory (re-use the TASK_Hooks for other purposes...)
    APP_MIDI_Tick();
 8010080:	f00a f945 	bl	801a30e <APP_MIDI_Tick>
  }
 8010084:	e7ec      	b.n	8010060 <TASK_MIDI_Hooks+0x8>
 8010086:	bf00      	nop
 8010088:	0801a311 	.word	0x0801a311

0801008c <main>:

/////////////////////////////////////////////////////////////////////////////
// Main function
/////////////////////////////////////////////////////////////////////////////
int main(void)
{
 801008c:	b530      	push	{r4, r5, lr}
  // initialize hardware and MIOS32 modules
#ifndef MIOS32_DONT_USE_SYS
  MIOS32_SYS_Init(0);
 801008e:	2000      	movs	r0, #0

/////////////////////////////////////////////////////////////////////////////
// Main function
/////////////////////////////////////////////////////////////////////////////
int main(void)
{
 8010090:	b085      	sub	sp, #20
  // initialize hardware and MIOS32 modules
#ifndef MIOS32_DONT_USE_SYS
  MIOS32_SYS_Init(0);
 8010092:	f002 fa53 	bl	801253c <MIOS32_SYS_Init>
#endif
#ifndef MIOS32_DONT_USE_DELAY
  MIOS32_DELAY_Init(0);
 8010096:	2000      	movs	r0, #0
 8010098:	f003 f9b6 	bl	8013408 <MIOS32_DELAY_Init>
#endif
#ifndef MIOS32_DONT_USE_TIMESTAMP
  MIOS32_TIMESTAMP_Init(0);
 801009c:	2000      	movs	r0, #0
 801009e:	f002 f97b 	bl	8012398 <MIOS32_TIMESTAMP_Init>
#endif
#ifndef MIOS32_DONT_USE_BOARD
  MIOS32_BOARD_Init(0);
 80100a2:	2000      	movs	r0, #0
 80100a4:	f002 ff82 	bl	8012fac <MIOS32_BOARD_Init>
#endif
#ifndef MIOS32_DONT_USE_SPI
  MIOS32_SPI_Init(0);
 80100a8:	2000      	movs	r0, #0
 80100aa:	f002 fd55 	bl	8012b58 <MIOS32_SPI_Init>
#endif
#ifndef MIOS32_DONT_USE_SRIO
  MIOS32_SRIO_Init(0);
 80100ae:	2000      	movs	r0, #0
 80100b0:	f000 fe3e 	bl	8010d30 <MIOS32_SRIO_Init>
#endif
#if !defined(MIOS32_DONT_USE_DIN) && !defined(MIOS32_DONT_USE_SRIO)
  MIOS32_DIN_Init(0);
 80100b4:	2000      	movs	r0, #0
 80100b6:	f000 fecf 	bl	8010e58 <MIOS32_DIN_Init>
#endif
#if !defined(MIOS32_DONT_USE_DOUT) && !defined(MIOS32_DONT_USE_SRIO)
  MIOS32_DOUT_Init(0);
 80100ba:	2000      	movs	r0, #0
 80100bc:	f000 ff2a 	bl	8010f14 <MIOS32_DOUT_Init>
#endif
#if !defined(MIOS32_DONT_USE_ENC) && !defined(MIOS32_DONT_USE_SRIO)
  MIOS32_ENC_Init(0);
 80100c0:	2000      	movs	r0, #0
 80100c2:	f000 ff35 	bl	8010f30 <MIOS32_ENC_Init>
#endif
#if !defined(MIOS32_DONT_USE_MF)
  MIOS32_MF_Init(0);
 80100c6:	2000      	movs	r0, #0
 80100c8:	f002 f962 	bl	8012390 <MIOS32_MF_Init>
#endif
#if !defined(MIOS32_DONT_USE_AIN)
  MIOS32_AIN_Init(0);
 80100cc:	2000      	movs	r0, #0
 80100ce:	f003 f9c9 	bl	8013464 <MIOS32_AIN_Init>
#endif
#ifndef MIOS32_DONT_USE_IIC_BS
  MIOS32_IIC_BS_Init(0);
 80100d2:	2000      	movs	r0, #0
 80100d4:	f002 f959 	bl	801238a <MIOS32_IIC_BS_Init>
#endif
#ifndef MIOS32_DONT_USE_MIDI
  MIOS32_MIDI_Init(0);
 80100d8:	2000      	movs	r0, #0
 80100da:	f001 f9df 	bl	801149c <MIOS32_MIDI_Init>
#endif
#ifndef MIOS32_DONT_USE_USB
  MIOS32_USB_Init(0);
 80100de:	2000      	movs	r0, #0
 80100e0:	f003 fb66 	bl	80137b0 <MIOS32_USB_Init>
#endif
#ifndef MIOS32_DONT_USE_OSC
  MIOS32_OSC_Init(0);
 80100e4:	2000      	movs	r0, #0
 80100e6:	f001 ff59 	bl	8011f9c <MIOS32_OSC_Init>
#endif
#ifndef MIOS32_DONT_USE_COM
  MIOS32_COM_Init(0);
 80100ea:	2000      	movs	r0, #0
 80100ec:	f001 ff5c 	bl	8011fa8 <MIOS32_COM_Init>
#endif
#ifndef MIOS32_DONT_USE_LCD
  MIOS32_LCD_Init(0);
 80100f0:	2000      	movs	r0, #0
 80100f2:	f001 f937 	bl	8011364 <MIOS32_LCD_Init>

# if defined(MIOS32_BOARD_MBHP_CORE_STM32) || defined(MIOS32_BOARD_MBHP_CORE_LPC17) || defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
  // init second LCD as well (if available)
  MIOS32_LCD_DeviceSet(1);
 80100f6:	2001      	movs	r0, #1
 80100f8:	f001 f8e2 	bl	80112c0 <MIOS32_LCD_DeviceSet>
  APP_LCD_Init(0);
 80100fc:	2000      	movs	r0, #0
 80100fe:	f008 fffb 	bl	80190f8 <APP_LCD_Init>
  MIOS32_LCD_DeviceSet(0);
 8010102:	2000      	movs	r0, #0
 8010104:	f001 f8dc 	bl	80112c0 <MIOS32_LCD_DeviceSet>
#ifdef MIOS32_USE_I2S
  MIOS32_I2S_Init(0);
#endif

  // call C++ constructors
  __libc_init_array();
 8010108:	f00a f920 	bl	801a34c <__libc_init_array>

  // initialize application
  APP_Init();
 801010c:	f009 fdaa 	bl	8019c64 <APP_Init>

#if MIOS32_LCD_BOOT_MSG_DELAY
  // print boot message
# ifndef MIOS32_DONT_USE_LCD
  MIOS32_LCD_PrintBootMessage();
 8010110:	f001 f990 	bl	8011434 <MIOS32_LCD_PrintBootMessage>
 8010114:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0

  // wait for given delay (usually 2 seconds)
# ifndef MIOS32_DONT_USE_DELAY
  int delay = 0;
  for(delay=0; delay<MIOS32_LCD_BOOT_MSG_DELAY; ++delay)
    MIOS32_DELAY_Wait_uS(1000);
 8010118:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801011c:	f003 f996 	bl	801344c <MIOS32_DELAY_Wait_uS>
# endif

  // wait for given delay (usually 2 seconds)
# ifndef MIOS32_DONT_USE_DELAY
  int delay = 0;
  for(delay=0; delay<MIOS32_LCD_BOOT_MSG_DELAY; ++delay)
 8010120:	3c01      	subs	r4, #1
 8010122:	d1f9      	bne.n	8010118 <main+0x8c>
    MIOS32_DELAY_Wait_uS(1000);
# endif
#endif

  // start the task which calls the application hooks
  xTaskCreate(TASK_Hooks, (signed portCHAR *)"Hooks", configMINIMAL_STACK_SIZE, NULL, PRIORITY_TASK_HOOKS, NULL);
 8010124:	2503      	movs	r5, #3
 8010126:	4623      	mov	r3, r4
 8010128:	9500      	str	r5, [sp, #0]
 801012a:	9401      	str	r4, [sp, #4]
 801012c:	9402      	str	r4, [sp, #8]
 801012e:	9403      	str	r4, [sp, #12]
 8010130:	490a      	ldr	r1, [pc, #40]	; (801015c <main+0xd0>)
 8010132:	480b      	ldr	r0, [pc, #44]	; (8010160 <main+0xd4>)
 8010134:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010138:	f000 f91c 	bl	8010374 <xTaskGenericCreate>
#if !defined(MIOS32_DONT_USE_MIDI)
  xTaskCreate(TASK_MIDI_Hooks, (signed portCHAR *)"MIDI_Hooks", configMINIMAL_STACK_SIZE, NULL, PRIORITY_TASK_HOOKS, NULL);
 801013c:	4909      	ldr	r1, [pc, #36]	; (8010164 <main+0xd8>)
 801013e:	9500      	str	r5, [sp, #0]
 8010140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010144:	4623      	mov	r3, r4
 8010146:	9401      	str	r4, [sp, #4]
 8010148:	9402      	str	r4, [sp, #8]
 801014a:	9403      	str	r4, [sp, #12]
 801014c:	4806      	ldr	r0, [pc, #24]	; (8010168 <main+0xdc>)
 801014e:	f000 f911 	bl	8010374 <xTaskGenericCreate>
#endif

  // start the scheduler
  vTaskStartScheduler();
 8010152:	f000 f9d9 	bl	8010508 <vTaskStartScheduler>

  // Will only get here if there was not enough heap space to create the idle task
  return 0;
}
 8010156:	4620      	mov	r0, r4
 8010158:	b005      	add	sp, #20
 801015a:	bd30      	pop	{r4, r5, pc}
 801015c:	0801a3f9 	.word	0x0801a3f9
 8010160:	08010011 	.word	0x08010011
 8010164:	0801a3f4 	.word	0x0801a3f4
 8010168:	08010059 	.word	0x08010059

0801016c <vApplicationTickHook>:
  APP_SRIO_ServiceFinish();
#endif
}

void vApplicationTickHook(void)
{
 801016c:	b508      	push	{r3, lr}
#if !defined(MIOS32_DONT_USE_TIMESTAMP)
  MIOS32_TIMESTAMP_Inc();
 801016e:	f002 f91d 	bl	80123ac <MIOS32_TIMESTAMP_Inc>
#endif

#if !defined(MIOS32_DONT_USE_SRIO) && !defined(MIOS32_DONT_SERVICE_SRIO_SCAN)
  // notify application about SRIO scan start
  APP_SRIO_ServicePrepare();
 8010172:	f00a f8ce 	bl	801a312 <APP_SRIO_ServicePrepare>

  // start next SRIO scan - IRQ notification to SRIO_ServiceFinish()
  MIOS32_SRIO_ScanStart(SRIO_ServiceFinish);
 8010176:	4802      	ldr	r0, [pc, #8]	; (8010180 <vApplicationTickHook+0x14>)
#endif
}
 8010178:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
#if !defined(MIOS32_DONT_USE_SRIO) && !defined(MIOS32_DONT_SERVICE_SRIO_SCAN)
  // notify application about SRIO scan start
  APP_SRIO_ServicePrepare();

  // start next SRIO scan - IRQ notification to SRIO_ServiceFinish()
  MIOS32_SRIO_ScanStart(SRIO_ServiceFinish);
 801017c:	f000 be30 	b.w	8010de0 <MIOS32_SRIO_ScanStart>
 8010180:	08010001 	.word	0x08010001

08010184 <vApplicationIdleHook>:
/////////////////////////////////////////////////////////////////////////////
// Idle Hook (called by FreeRTOS when nothing else to do)
/////////////////////////////////////////////////////////////////////////////
void vApplicationIdleHook(void)
{
  APP_Background();
 8010184:	f009 bd78 	b.w	8019c78 <APP_Background>

08010188 <_abort>:
// This function aborts any operations, but keeps MIDI alive (for uploading
// a new firmware)
// If MIDI isn't enabled, the status LED will be flashed
/////////////////////////////////////////////////////////////////////////////
void _abort(void)
{
 8010188:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_MIDI
  // keep MIDI alive, so that program code can be updated
  u32 delay_ctr = 0;
 801018a:	2400      	movs	r4, #0
  while( 1 ) {
    ++delay_ctr;
 801018c:	3401      	adds	r4, #1

    if( (delay_ctr % 100) == 0 ) {
 801018e:	2364      	movs	r3, #100	; 0x64
 8010190:	fbb4 f2f3 	udiv	r2, r4, r3
 8010194:	fb03 4012 	mls	r0, r3, r2, r4
 8010198:	b908      	cbnz	r0, 801019e <_abort+0x16>
      // handle timeout/expire counters and USB packages
      MIOS32_MIDI_Periodic_mS();
 801019a:	f001 fbaf 	bl	80118fc <MIOS32_MIDI_Periodic_mS>
    }

    // check for incoming MIDI packages and call hook
    MIOS32_MIDI_Receive_Handler(APP_MIDI_NotifyPackage);
 801019e:	4809      	ldr	r0, [pc, #36]	; (80101c4 <_abort+0x3c>)
 80101a0:	f001 fe60 	bl	8011e64 <MIOS32_MIDI_Receive_Handler>

    if( (delay_ctr % 10000) == 0 ) {
 80101a4:	f242 7110 	movw	r1, #10000	; 0x2710
 80101a8:	fbb4 f3f1 	udiv	r3, r4, r1
 80101ac:	fb01 4213 	mls	r2, r1, r3, r4
 80101b0:	2a00      	cmp	r2, #0
 80101b2:	d1eb      	bne.n	801018c <_abort+0x4>
      // toggle board LED
      MIOS32_BOARD_LED_Set(1, ~MIOS32_BOARD_LED_Get());
 80101b4:	f002 ff66 	bl	8013084 <MIOS32_BOARD_LED_Get>
 80101b8:	43c1      	mvns	r1, r0
 80101ba:	2001      	movs	r0, #1
 80101bc:	f002 ff30 	bl	8013020 <MIOS32_BOARD_LED_Set>
 80101c0:	e7e4      	b.n	801018c <_abort+0x4>
 80101c2:	bf00      	nop
 80101c4:	0801a311 	.word	0x0801a311

080101c8 <HardFault_Handler_c>:

/////////////////////////////////////////////////////////////////////////////
// Customized HardFault Handler which prints out debugging informations
/////////////////////////////////////////////////////////////////////////////
void HardFault_Handler_c(unsigned int * hardfault_args)
{
 80101c8:	b510      	push	{r4, lr}
  volatile unsigned int stacked_r12;
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
 80101ca:	6803      	ldr	r3, [r0, #0]
  stacked_r1 = ((unsigned long) hardfault_args[1]);
 80101cc:	6841      	ldr	r1, [r0, #4]
  stacked_r2 = ((unsigned long) hardfault_args[2]);
 80101ce:	6882      	ldr	r2, [r0, #8]
  stacked_r3 = ((unsigned long) hardfault_args[3]);
 80101d0:	68c4      	ldr	r4, [r0, #12]

/////////////////////////////////////////////////////////////////////////////
// Customized HardFault Handler which prints out debugging informations
/////////////////////////////////////////////////////////////////////////////
void HardFault_Handler_c(unsigned int * hardfault_args)
{
 80101d2:	b088      	sub	sp, #32
  volatile unsigned int stacked_r12;
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
 80101d4:	9300      	str	r3, [sp, #0]
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
 80101d6:	6903      	ldr	r3, [r0, #16]
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
  stacked_r1 = ((unsigned long) hardfault_args[1]);
 80101d8:	9101      	str	r1, [sp, #4]
  stacked_r2 = ((unsigned long) hardfault_args[2]);
 80101da:	9202      	str	r2, [sp, #8]
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
  stacked_lr = ((unsigned long) hardfault_args[5]);
 80101dc:	6941      	ldr	r1, [r0, #20]
  stacked_pc = ((unsigned long) hardfault_args[6]);
 80101de:	6982      	ldr	r2, [r0, #24]
  stacked_psr = ((unsigned long) hardfault_args[7]);
 80101e0:	69c0      	ldr	r0, [r0, #28]
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);
 80101e2:	9403      	str	r4, [sp, #12]

  stacked_r12 = ((unsigned long) hardfault_args[4]);
 80101e4:	9304      	str	r3, [sp, #16]
  stacked_lr = ((unsigned long) hardfault_args[5]);
  stacked_pc = ((unsigned long) hardfault_args[6]);
  stacked_psr = ((unsigned long) hardfault_args[7]);
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
  MIOS32_MIDI_SendDebugMessage("==================\n");
 80101e6:	4c33      	ldr	r4, [pc, #204]	; (80102b4 <HardFault_Handler_c+0xec>)
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
  stacked_lr = ((unsigned long) hardfault_args[5]);
 80101e8:	9105      	str	r1, [sp, #20]
  stacked_pc = ((unsigned long) hardfault_args[6]);
 80101ea:	9206      	str	r2, [sp, #24]
  stacked_psr = ((unsigned long) hardfault_args[7]);
 80101ec:	9007      	str	r0, [sp, #28]
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
 80101ee:	9906      	ldr	r1, [sp, #24]
 80101f0:	4831      	ldr	r0, [pc, #196]	; (80102b8 <HardFault_Handler_c+0xf0>)
 80101f2:	f001 fb33 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("==================\n");
 80101f6:	4620      	mov	r0, r4
 80101f8:	f001 fb30 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("!!! HARD FAULT !!!\n");
 80101fc:	482f      	ldr	r0, [pc, #188]	; (80102bc <HardFault_Handler_c+0xf4>)
 80101fe:	f001 fb2d 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("==================\n");
 8010202:	4620      	mov	r0, r4
 8010204:	f001 fb2a 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R0 = %08x\n", stacked_r0);
 8010208:	9900      	ldr	r1, [sp, #0]
 801020a:	482d      	ldr	r0, [pc, #180]	; (80102c0 <HardFault_Handler_c+0xf8>)
  MIOS32_MIDI_SendDebugMessage("PSR = %08x\n", stacked_psr);
  MIOS32_MIDI_SendDebugMessage("BFAR = %08x\n", (*((volatile unsigned long *)(0xE000ED38))));
  MIOS32_MIDI_SendDebugMessage("CFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED28))));
  MIOS32_MIDI_SendDebugMessage("HFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED2C))));
  MIOS32_MIDI_SendDebugMessage("DFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED30))));
  MIOS32_MIDI_SendDebugMessage("AFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED3C))));
 801020c:	4c2d      	ldr	r4, [pc, #180]	; (80102c4 <HardFault_Handler_c+0xfc>)
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
  MIOS32_MIDI_SendDebugMessage("==================\n");
  MIOS32_MIDI_SendDebugMessage("!!! HARD FAULT !!!\n");
  MIOS32_MIDI_SendDebugMessage("==================\n");
  MIOS32_MIDI_SendDebugMessage("R0 = %08x\n", stacked_r0);
 801020e:	f001 fb25 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R1 = %08x\n", stacked_r1);
 8010212:	9901      	ldr	r1, [sp, #4]
 8010214:	482c      	ldr	r0, [pc, #176]	; (80102c8 <HardFault_Handler_c+0x100>)
 8010216:	f001 fb21 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R2 = %08x\n", stacked_r2);
 801021a:	9902      	ldr	r1, [sp, #8]
 801021c:	482b      	ldr	r0, [pc, #172]	; (80102cc <HardFault_Handler_c+0x104>)
 801021e:	f001 fb1d 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R3 = %08x\n", stacked_r3);
 8010222:	9903      	ldr	r1, [sp, #12]
 8010224:	482a      	ldr	r0, [pc, #168]	; (80102d0 <HardFault_Handler_c+0x108>)
 8010226:	f001 fb19 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R12 = %08x\n", stacked_r12);
 801022a:	9904      	ldr	r1, [sp, #16]
 801022c:	4829      	ldr	r0, [pc, #164]	; (80102d4 <HardFault_Handler_c+0x10c>)
 801022e:	f001 fb15 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("LR = %08x\n", stacked_lr);
 8010232:	9905      	ldr	r1, [sp, #20]
 8010234:	4828      	ldr	r0, [pc, #160]	; (80102d8 <HardFault_Handler_c+0x110>)
 8010236:	f001 fb11 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("PC = %08x\n", stacked_pc);
 801023a:	9906      	ldr	r1, [sp, #24]
 801023c:	4827      	ldr	r0, [pc, #156]	; (80102dc <HardFault_Handler_c+0x114>)
 801023e:	f001 fb0d 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("PSR = %08x\n", stacked_psr);
 8010242:	9907      	ldr	r1, [sp, #28]
 8010244:	4826      	ldr	r0, [pc, #152]	; (80102e0 <HardFault_Handler_c+0x118>)
 8010246:	f001 fb09 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("BFAR = %08x\n", (*((volatile unsigned long *)(0xE000ED38))));
 801024a:	4b26      	ldr	r3, [pc, #152]	; (80102e4 <HardFault_Handler_c+0x11c>)
 801024c:	4826      	ldr	r0, [pc, #152]	; (80102e8 <HardFault_Handler_c+0x120>)
 801024e:	6819      	ldr	r1, [r3, #0]
 8010250:	f001 fb04 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("CFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED28))));
 8010254:	4925      	ldr	r1, [pc, #148]	; (80102ec <HardFault_Handler_c+0x124>)
 8010256:	4826      	ldr	r0, [pc, #152]	; (80102f0 <HardFault_Handler_c+0x128>)
 8010258:	6809      	ldr	r1, [r1, #0]
 801025a:	f001 faff 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("HFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED2C))));
 801025e:	4a25      	ldr	r2, [pc, #148]	; (80102f4 <HardFault_Handler_c+0x12c>)
 8010260:	4825      	ldr	r0, [pc, #148]	; (80102f8 <HardFault_Handler_c+0x130>)
 8010262:	6811      	ldr	r1, [r2, #0]
 8010264:	f001 fafa 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("DFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED30))));
 8010268:	4824      	ldr	r0, [pc, #144]	; (80102fc <HardFault_Handler_c+0x134>)
 801026a:	6801      	ldr	r1, [r0, #0]
 801026c:	4824      	ldr	r0, [pc, #144]	; (8010300 <HardFault_Handler_c+0x138>)
 801026e:	f001 faf5 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("AFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED3C))));
 8010272:	6821      	ldr	r1, [r4, #0]
 8010274:	4823      	ldr	r0, [pc, #140]	; (8010304 <HardFault_Handler_c+0x13c>)
 8010276:	f001 faf1 	bl	801185c <MIOS32_MIDI_SendDebugMessage>

#ifndef MIOS32_DONT_USE_LCD
  // TODO: here we should select the normal font - but only if available!
  // MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);
  MIOS32_LCD_BColourSet(0xffffff);
 801027a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801027e:	f001 f909 	bl	8011494 <MIOS32_LCD_BColourSet>
  MIOS32_LCD_FColourSet(0x000000);
 8010282:	2000      	movs	r0, #0
 8010284:	f001 f908 	bl	8011498 <MIOS32_LCD_FColourSet>

  MIOS32_LCD_DeviceSet(0);
 8010288:	2000      	movs	r0, #0
 801028a:	f001 f819 	bl	80112c0 <MIOS32_LCD_DeviceSet>
  MIOS32_LCD_Clear();
 801028e:	f001 f867 	bl	8011360 <MIOS32_LCD_Clear>
  MIOS32_LCD_CursorSet(0, 0);
 8010292:	2000      	movs	r0, #0
 8010294:	4601      	mov	r1, r0
 8010296:	f001 f819 	bl	80112cc <MIOS32_LCD_CursorSet>
  MIOS32_LCD_PrintString("!! HARD FAULT !!");
 801029a:	481b      	ldr	r0, [pc, #108]	; (8010308 <HardFault_Handler_c+0x140>)
 801029c:	f001 f8be 	bl	801141c <MIOS32_LCD_PrintString>
  MIOS32_LCD_CursorSet(0, 1);
 80102a0:	2101      	movs	r1, #1
 80102a2:	2000      	movs	r0, #0
 80102a4:	f001 f812 	bl	80112cc <MIOS32_LCD_CursorSet>
  MIOS32_LCD_PrintFormattedString("at PC=0x%08x", stacked_pc);
 80102a8:	9906      	ldr	r1, [sp, #24]
 80102aa:	4818      	ldr	r0, [pc, #96]	; (801030c <HardFault_Handler_c+0x144>)
 80102ac:	f001 f8e0 	bl	8011470 <MIOS32_LCD_PrintFormattedString>
#endif

  _abort();
 80102b0:	f7ff ff6a 	bl	8010188 <_abort>
 80102b4:	0801a46b 	.word	0x0801a46b
 80102b8:	0801a455 	.word	0x0801a455
 80102bc:	0801a47f 	.word	0x0801a47f
 80102c0:	0801a493 	.word	0x0801a493
 80102c4:	e000ed3c 	.word	0xe000ed3c
 80102c8:	0801a49e 	.word	0x0801a49e
 80102cc:	0801a4a9 	.word	0x0801a4a9
 80102d0:	0801a4b4 	.word	0x0801a4b4
 80102d4:	0801a4bf 	.word	0x0801a4bf
 80102d8:	0801a4cb 	.word	0x0801a4cb
 80102dc:	0801a460 	.word	0x0801a460
 80102e0:	0801a4d6 	.word	0x0801a4d6
 80102e4:	e000ed38 	.word	0xe000ed38
 80102e8:	0801a4e2 	.word	0x0801a4e2
 80102ec:	e000ed28 	.word	0xe000ed28
 80102f0:	0801a4ef 	.word	0x0801a4ef
 80102f4:	e000ed2c 	.word	0xe000ed2c
 80102f8:	0801a4fc 	.word	0x0801a4fc
 80102fc:	e000ed30 	.word	0xe000ed30
 8010300:	0801a509 	.word	0x0801a509
 8010304:	0801a516 	.word	0x0801a516
 8010308:	0801a523 	.word	0x0801a523
 801030c:	0801a534 	.word	0x0801a534

08010310 <HardFault_Handler>:
}


void HardFault_Handler(void)
{
  __asm("TST LR, #4");
 8010310:	f01e 0f04 	tst.w	lr, #4
  __asm("ITE EQ");
 8010314:	bf0c      	ite	eq
  __asm("MRSEQ R0, MSP");
 8010316:	f3ef 8008 	mrseq	r0, MSP
  __asm("MRSNE R0, PSP");
 801031a:	f3ef 8009 	mrsne	r0, PSP
  __asm("B HardFault_Handler_c");
 801031e:	f7ff bf53 	b.w	80101c8 <HardFault_Handler_c>
 8010322:	4770      	bx	lr

08010324 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8010324:	4b0e      	ldr	r3, [pc, #56]	; (8010360 <prvAddCurrentTaskToDelayedList+0x3c>)
 8010326:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8010328:	b510      	push	{r4, lr}
 801032a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 801032c:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 801032e:	480d      	ldr	r0, [pc, #52]	; (8010364 <prvAddCurrentTaskToDelayedList+0x40>)
 8010330:	6801      	ldr	r1, [r0, #0]
 8010332:	428c      	cmp	r4, r1
 8010334:	d207      	bcs.n	8010346 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8010336:	4a0c      	ldr	r2, [pc, #48]	; (8010368 <prvAddCurrentTaskToDelayedList+0x44>)
 8010338:	6810      	ldr	r0, [r2, #0]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	1d19      	adds	r1, r3, #4
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
 801033e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8010342:	f000 baa8 	b.w	8010896 <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8010346:	4a09      	ldr	r2, [pc, #36]	; (801036c <prvAddCurrentTaskToDelayedList+0x48>)
 8010348:	6810      	ldr	r0, [r2, #0]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	1d19      	adds	r1, r3, #4
 801034e:	f000 faa2 	bl	8010896 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8010352:	4807      	ldr	r0, [pc, #28]	; (8010370 <prvAddCurrentTaskToDelayedList+0x4c>)
 8010354:	6801      	ldr	r1, [r0, #0]
 8010356:	428c      	cmp	r4, r1
		{
			xNextTaskUnblockTime = xTimeToWake;
 8010358:	bf38      	it	cc
 801035a:	6004      	strcc	r4, [r0, #0]
 801035c:	bd10      	pop	{r4, pc}
 801035e:	bf00      	nop
 8010360:	20000120 	.word	0x20000120
 8010364:	20000138 	.word	0x20000138
 8010368:	2000013c 	.word	0x2000013c
 801036c:	20000080 	.word	0x20000080
 8010370:	20000000 	.word	0x20000000

08010374 <xTaskGenericCreate>:
#endif

/*lint +e956 */

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8010374:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010378:	4683      	mov	fp, r0
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 801037a:	2048      	movs	r0, #72	; 0x48
#endif

/*lint +e956 */

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 801037c:	4688      	mov	r8, r1
 801037e:	4617      	mov	r7, r2
 8010380:	469a      	mov	sl, r3
 8010382:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010384:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8010388:	9d0c      	ldr	r5, [sp, #48]	; 0x30
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 801038a:	f000 fbc3 	bl	8010b14 <pvPortMalloc>

	if( pxNewTCB != NULL )
 801038e:	4604      	mov	r4, r0
 8010390:	2800      	cmp	r0, #0
 8010392:	f000 8099 	beq.w	80104c8 <xTaskGenericCreate+0x154>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8010396:	b91d      	cbnz	r5, 80103a0 <xTaskGenericCreate+0x2c>
 8010398:	00b8      	lsls	r0, r7, #2
 801039a:	f000 fbbb 	bl	8010b14 <pvPortMalloc>
 801039e:	4605      	mov	r5, r0
 80103a0:	6325      	str	r5, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 80103a2:	b91d      	cbnz	r5, 80103ac <xTaskGenericCreate+0x38>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 80103a4:	4620      	mov	r0, r4
 80103a6:	f000 fb7b 	bl	8010aa0 <vPortFree>
 80103aa:	e08d      	b.n	80104c8 <xTaskGenericCreate+0x154>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 80103ac:	00ba      	lsls	r2, r7, #2
 80103ae:	4628      	mov	r0, r5
 80103b0:	21a5      	movs	r1, #165	; 0xa5
 80103b2:	f009 fffa 	bl	801a3aa <memset>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 80103b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80103b8:	3f01      	subs	r7, #1
 80103ba:	eb03 0087 	add.w	r0, r3, r7, lsl #2
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 80103be:	2210      	movs	r2, #16
 80103c0:	4641      	mov	r1, r8
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
 80103c2:	f020 0707 	bic.w	r7, r0, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 80103c6:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80103ca:	f009 fffe 	bl	801a3ca <strncpy>
 80103ce:	2e04      	cmp	r6, #4
 80103d0:	bf34      	ite	cc
 80103d2:	4635      	movcc	r5, r6
 80103d4:	2504      	movcs	r5, #4
	}
	#endif /* configMAX_TASK_NAME_LEN */
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 80103d6:	2100      	movs	r1, #0
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80103d8:	f104 0804 	add.w	r8, r4, #4
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif /* configMAX_TASK_NAME_LEN */
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 80103dc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80103e0:	4640      	mov	r0, r8
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
 80103e2:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 80103e4:	6465      	str	r5, [r4, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80103e6:	f000 fa46 	bl	8010876 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 80103ea:	f104 0018 	add.w	r0, r4, #24
 80103ee:	f000 fa42 	bl	8010876 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 80103f2:	f1c5 0205 	rsb	r2, r5, #5
 80103f6:	61a2      	str	r2, [r4, #24]
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 80103f8:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 80103fa:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80103fc:	4638      	mov	r0, r7
 80103fe:	4659      	mov	r1, fp
 8010400:	4652      	mov	r2, sl
 8010402:	f000 fa7b 	bl	80108fc <pxPortInitialiseStack>
 8010406:	6020      	str	r0, [r4, #0]
		#endif /* portUSING_MPU_WRAPPERS */

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
 8010408:	f1b9 0f00 	cmp.w	r9, #0
 801040c:	d001      	beq.n	8010412 <xTaskGenericCreate+0x9e>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 801040e:	f8c9 4000 	str.w	r4, [r9]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 8010412:	f000 fa9f 	bl	8010954 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8010416:	482e      	ldr	r0, [pc, #184]	; (80104d0 <xTaskGenericCreate+0x15c>)
 8010418:	6803      	ldr	r3, [r0, #0]
 801041a:	1c59      	adds	r1, r3, #1
			if( pxCurrentTCB == NULL )
 801041c:	4b2d      	ldr	r3, [pc, #180]	; (80104d4 <xTaskGenericCreate+0x160>)

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 801041e:	6001      	str	r1, [r0, #0]
			if( pxCurrentTCB == NULL )
 8010420:	681d      	ldr	r5, [r3, #0]
 8010422:	bb15      	cbnz	r5, 801046a <xTaskGenericCreate+0xf6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8010424:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8010426:	6803      	ldr	r3, [r0, #0]
 8010428:	2b01      	cmp	r3, #1
 801042a:	d126      	bne.n	801047a <xTaskGenericCreate+0x106>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 801042c:	482a      	ldr	r0, [pc, #168]	; (80104d8 <xTaskGenericCreate+0x164>)
 801042e:	2714      	movs	r7, #20
 8010430:	fb07 0005 	mla	r0, r7, r5, r0

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8010434:	3501      	adds	r5, #1
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8010436:	f000 fa13 	bl	8010860 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 801043a:	2d05      	cmp	r5, #5
 801043c:	d1f6      	bne.n	801042c <xTaskGenericCreate+0xb8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 801043e:	4f27      	ldr	r7, [pc, #156]	; (80104dc <xTaskGenericCreate+0x168>)
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8010440:	4d27      	ldr	r5, [pc, #156]	; (80104e0 <xTaskGenericCreate+0x16c>)
	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8010442:	4638      	mov	r0, r7
 8010444:	f000 fa0c 	bl	8010860 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8010448:	4628      	mov	r0, r5
 801044a:	f000 fa09 	bl	8010860 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 801044e:	4825      	ldr	r0, [pc, #148]	; (80104e4 <xTaskGenericCreate+0x170>)
 8010450:	f000 fa06 	bl	8010860 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 8010454:	4824      	ldr	r0, [pc, #144]	; (80104e8 <xTaskGenericCreate+0x174>)
 8010456:	f000 fa03 	bl	8010860 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 801045a:	4824      	ldr	r0, [pc, #144]	; (80104ec <xTaskGenericCreate+0x178>)
 801045c:	f000 fa00 	bl	8010860 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010460:	4923      	ldr	r1, [pc, #140]	; (80104f0 <xTaskGenericCreate+0x17c>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010462:	4a24      	ldr	r2, [pc, #144]	; (80104f4 <xTaskGenericCreate+0x180>)
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010464:	600f      	str	r7, [r1, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010466:	6015      	str	r5, [r2, #0]
 8010468:	e007      	b.n	801047a <xTaskGenericCreate+0x106>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 801046a:	4a23      	ldr	r2, [pc, #140]	; (80104f8 <xTaskGenericCreate+0x184>)
 801046c:	6810      	ldr	r0, [r2, #0]
 801046e:	b920      	cbnz	r0, 801047a <xTaskGenericCreate+0x106>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8010470:	6819      	ldr	r1, [r3, #0]
 8010472:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8010474:	42b2      	cmp	r2, r6
					{
						pxCurrentTCB = pxNewTCB;
 8010476:	bf98      	it	ls
 8010478:	601c      	strls	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 801047a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801047c:	4c1f      	ldr	r4, [pc, #124]	; (80104fc <xTaskGenericCreate+0x188>)
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
			}

			uxTaskNumber++;
 801047e:	4a20      	ldr	r2, [pc, #128]	; (8010500 <xTaskGenericCreate+0x18c>)
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 8010480:	6820      	ldr	r0, [r4, #0]
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
			}

			uxTaskNumber++;
 8010482:	6811      	ldr	r1, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 8010484:	4283      	cmp	r3, r0
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 8010486:	bf88      	it	hi
 8010488:	6023      	strhi	r3, [r4, #0]
			}

			uxTaskNumber++;
 801048a:	1c4c      	adds	r4, r1, #1
 801048c:	6014      	str	r4, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyQueue( pxNewTCB );
 801048e:	4a1d      	ldr	r2, [pc, #116]	; (8010504 <xTaskGenericCreate+0x190>)
 8010490:	2401      	movs	r4, #1
 8010492:	6811      	ldr	r1, [r2, #0]
 8010494:	fa04 f003 	lsl.w	r0, r4, r3
 8010498:	4301      	orrs	r1, r0
 801049a:	6011      	str	r1, [r2, #0]
 801049c:	4a0e      	ldr	r2, [pc, #56]	; (80104d8 <xTaskGenericCreate+0x164>)
 801049e:	2014      	movs	r0, #20
 80104a0:	fb00 2003 	mla	r0, r0, r3, r2
 80104a4:	4641      	mov	r1, r8
 80104a6:	f000 f9e9 	bl	801087c <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 80104aa:	f000 fa61 	bl	8010970 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 80104ae:	4b12      	ldr	r3, [pc, #72]	; (80104f8 <xTaskGenericCreate+0x184>)
 80104b0:	6819      	ldr	r1, [r3, #0]
 80104b2:	b131      	cbz	r1, 80104c2 <xTaskGenericCreate+0x14e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80104b4:	4807      	ldr	r0, [pc, #28]	; (80104d4 <xTaskGenericCreate+0x160>)
 80104b6:	6802      	ldr	r2, [r0, #0]
 80104b8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80104ba:	42b3      	cmp	r3, r6
 80104bc:	d201      	bcs.n	80104c2 <xTaskGenericCreate+0x14e>
			{
				portYIELD_WITHIN_API();
 80104be:	f000 fa39 	bl	8010934 <vPortYieldFromISR>
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
 80104c2:	4620      	mov	r0, r4
 80104c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80104c8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
 80104cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104d0:	20000160 	.word	0x20000160
 80104d4:	20000120 	.word	0x20000120
 80104d8:	200000b4 	.word	0x200000b4
 80104dc:	20000148 	.word	0x20000148
 80104e0:	200000a0 	.word	0x200000a0
 80104e4:	20000124 	.word	0x20000124
 80104e8:	2000008c 	.word	0x2000008c
 80104ec:	2000006c 	.word	0x2000006c
 80104f0:	20000080 	.word	0x20000080
 80104f4:	2000013c 	.word	0x2000013c
 80104f8:	20000084 	.word	0x20000084
 80104fc:	20000164 	.word	0x20000164
 8010500:	20000144 	.word	0x20000144
 8010504:	20000140 	.word	0x20000140

08010508 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010508:	b530      	push	{r4, r5, lr}
 801050a:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
 801050c:	2400      	movs	r4, #0
 801050e:	9400      	str	r4, [sp, #0]
 8010510:	9401      	str	r4, [sp, #4]
 8010512:	9402      	str	r4, [sp, #8]
 8010514:	9403      	str	r4, [sp, #12]
 8010516:	480b      	ldr	r0, [pc, #44]	; (8010544 <vTaskStartScheduler+0x3c>)
 8010518:	490b      	ldr	r1, [pc, #44]	; (8010548 <vTaskStartScheduler+0x40>)
 801051a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801051e:	4623      	mov	r3, r4
 8010520:	f7ff ff28 	bl	8010374 <xTaskGenericCreate>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010524:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
 8010526:	4605      	mov	r5, r0
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010528:	d10a      	bne.n	8010540 <vTaskStartScheduler+0x38>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 801052a:	f000 fa0b 	bl	8010944 <ulPortSetInterruptMask>

		xSchedulerRunning = pdTRUE;
 801052e:	4b07      	ldr	r3, [pc, #28]	; (801054c <vTaskStartScheduler+0x44>)
		xTickCount = ( portTickType ) 0U;
 8010530:	4807      	ldr	r0, [pc, #28]	; (8010550 <vTaskStartScheduler+0x48>)

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();

		xSchedulerRunning = pdTRUE;
 8010532:	601d      	str	r5, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 8010534:	6004      	str	r4, [r0, #0]
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8010536:	b005      	add	sp, #20
 8010538:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801053c:	f000 ba5c 	b.w	80109f8 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8010540:	b005      	add	sp, #20
 8010542:	bd30      	pop	{r4, r5, pc}
 8010544:	0801072d 	.word	0x0801072d
 8010548:	0801a541 	.word	0x0801a541
 801054c:	20000084 	.word	0x20000084
 8010550:	20000138 	.word	0x20000138

08010554 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 8010554:	4b02      	ldr	r3, [pc, #8]	; (8010560 <vTaskSuspendAll+0xc>)
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	1c50      	adds	r0, r2, #1
 801055a:	6018      	str	r0, [r3, #0]
 801055c:	4770      	bx	lr
 801055e:	bf00      	nop
 8010560:	20000118 	.word	0x20000118

08010564 <xTaskGetTickCount>:
	return xAlreadyYielded;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
 8010564:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 8010566:	f000 f9f5 	bl	8010954 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 801056a:	4b03      	ldr	r3, [pc, #12]	; (8010578 <xTaskGetTickCount+0x14>)
 801056c:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
 801056e:	f000 f9ff 	bl	8010970 <vPortExitCritical>

	return xTicks;
}
 8010572:	4620      	mov	r0, r4
 8010574:	bd10      	pop	{r4, pc}
 8010576:	bf00      	nop
 8010578:	20000138 	.word	0x20000138

0801057c <vTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
 801057c:	b538      	push	{r3, r4, r5, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 801057e:	4b31      	ldr	r3, [pc, #196]	; (8010644 <vTaskIncrementTick+0xc8>)
 8010580:	6818      	ldr	r0, [r3, #0]
 8010582:	2800      	cmp	r0, #0
 8010584:	d14f      	bne.n	8010626 <vTaskIncrementTick+0xaa>
	{
		++xTickCount;
 8010586:	4830      	ldr	r0, [pc, #192]	; (8010648 <vTaskIncrementTick+0xcc>)
 8010588:	6801      	ldr	r1, [r0, #0]
 801058a:	1c4a      	adds	r2, r1, #1
 801058c:	6002      	str	r2, [r0, #0]
		if( xTickCount == ( portTickType ) 0U )
 801058e:	6803      	ldr	r3, [r0, #0]
 8010590:	b9ab      	cbnz	r3, 80105be <vTaskIncrementTick+0x42>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
 8010592:	4b2e      	ldr	r3, [pc, #184]	; (801064c <vTaskIncrementTick+0xd0>)
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 8010594:	4a2e      	ldr	r2, [pc, #184]	; (8010650 <vTaskIncrementTick+0xd4>)
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
 8010596:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 8010598:	6810      	ldr	r0, [r2, #0]
 801059a:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 801059c:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
 801059e:	4a2d      	ldr	r2, [pc, #180]	; (8010654 <vTaskIncrementTick+0xd8>)
 80105a0:	6811      	ldr	r1, [r2, #0]
 80105a2:	1c48      	adds	r0, r1, #1
 80105a4:	6010      	str	r0, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80105a6:	681a      	ldr	r2, [r3, #0]
 80105a8:	482b      	ldr	r0, [pc, #172]	; (8010658 <vTaskIncrementTick+0xdc>)
 80105aa:	6811      	ldr	r1, [r2, #0]
 80105ac:	b911      	cbnz	r1, 80105b4 <vTaskIncrementTick+0x38>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 80105ae:	f04f 33ff 	mov.w	r3, #4294967295
 80105b2:	e003      	b.n	80105bc <vTaskIncrementTick+0x40>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	68da      	ldr	r2, [r3, #12]
 80105b8:	68d1      	ldr	r1, [r2, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80105ba:	684b      	ldr	r3, [r1, #4]
 80105bc:	6003      	str	r3, [r0, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 80105be:	4822      	ldr	r0, [pc, #136]	; (8010648 <vTaskIncrementTick+0xcc>)
 80105c0:	4925      	ldr	r1, [pc, #148]	; (8010658 <vTaskIncrementTick+0xdc>)
 80105c2:	6802      	ldr	r2, [r0, #0]
 80105c4:	680b      	ldr	r3, [r1, #0]
 80105c6:	429a      	cmp	r2, r3
 80105c8:	d333      	bcc.n	8010632 <vTaskIncrementTick+0xb6>
 80105ca:	4820      	ldr	r0, [pc, #128]	; (801064c <vTaskIncrementTick+0xd0>)
 80105cc:	6802      	ldr	r2, [r0, #0]
 80105ce:	6811      	ldr	r1, [r2, #0]
 80105d0:	b921      	cbnz	r1, 80105dc <vTaskIncrementTick+0x60>
 80105d2:	4821      	ldr	r0, [pc, #132]	; (8010658 <vTaskIncrementTick+0xdc>)
 80105d4:	f04f 31ff 	mov.w	r1, #4294967295
 80105d8:	6001      	str	r1, [r0, #0]
 80105da:	e02a      	b.n	8010632 <vTaskIncrementTick+0xb6>
 80105dc:	6804      	ldr	r4, [r0, #0]
 80105de:	4a1a      	ldr	r2, [pc, #104]	; (8010648 <vTaskIncrementTick+0xcc>)
 80105e0:	68e3      	ldr	r3, [r4, #12]
 80105e2:	68dc      	ldr	r4, [r3, #12]
 80105e4:	6811      	ldr	r1, [r2, #0]
 80105e6:	6860      	ldr	r0, [r4, #4]
 80105e8:	4281      	cmp	r1, r0
 80105ea:	d202      	bcs.n	80105f2 <vTaskIncrementTick+0x76>
 80105ec:	4b1a      	ldr	r3, [pc, #104]	; (8010658 <vTaskIncrementTick+0xdc>)
 80105ee:	6018      	str	r0, [r3, #0]
 80105f0:	e01f      	b.n	8010632 <vTaskIncrementTick+0xb6>
 80105f2:	1d25      	adds	r5, r4, #4
 80105f4:	4628      	mov	r0, r5
 80105f6:	f000 f966 	bl	80108c6 <uxListRemove>
 80105fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80105fc:	b11b      	cbz	r3, 8010606 <vTaskIncrementTick+0x8a>
 80105fe:	f104 0018 	add.w	r0, r4, #24
 8010602:	f000 f960 	bl	80108c6 <uxListRemove>
 8010606:	4a15      	ldr	r2, [pc, #84]	; (801065c <vTaskIncrementTick+0xe0>)
 8010608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801060a:	6810      	ldr	r0, [r2, #0]
 801060c:	2101      	movs	r1, #1
 801060e:	fa01 f103 	lsl.w	r1, r1, r3
 8010612:	4301      	orrs	r1, r0
 8010614:	6011      	str	r1, [r2, #0]
 8010616:	4a12      	ldr	r2, [pc, #72]	; (8010660 <vTaskIncrementTick+0xe4>)
 8010618:	2014      	movs	r0, #20
 801061a:	fb00 2003 	mla	r0, r0, r3, r2
 801061e:	4629      	mov	r1, r5
 8010620:	f000 f92c 	bl	801087c <vListInsertEnd>
 8010624:	e7d1      	b.n	80105ca <vTaskIncrementTick+0x4e>
	}
	else
	{
		++uxMissedTicks;
 8010626:	490f      	ldr	r1, [pc, #60]	; (8010664 <vTaskIncrementTick+0xe8>)
 8010628:	680a      	ldr	r2, [r1, #0]
 801062a:	1c53      	adds	r3, r2, #1
 801062c:	600b      	str	r3, [r1, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 801062e:	f7ff fd9d 	bl	801016c <vApplicationTickHook>

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
 8010632:	4a0c      	ldr	r2, [pc, #48]	; (8010664 <vTaskIncrementTick+0xe8>)
 8010634:	6813      	ldr	r3, [r2, #0]
 8010636:	b91b      	cbnz	r3, 8010640 <vTaskIncrementTick+0xc4>
		{
			vApplicationTickHook();
		}
	}
	#endif /* configUSE_TICK_HOOK */
}
 8010638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
		{
			vApplicationTickHook();
 801063c:	f7ff bd96 	b.w	801016c <vApplicationTickHook>
 8010640:	bd38      	pop	{r3, r4, r5, pc}
 8010642:	bf00      	nop
 8010644:	20000118 	.word	0x20000118
 8010648:	20000138 	.word	0x20000138
 801064c:	20000080 	.word	0x20000080
 8010650:	2000013c 	.word	0x2000013c
 8010654:	2000011c 	.word	0x2000011c
 8010658:	20000000 	.word	0x20000000
 801065c:	20000140 	.word	0x20000140
 8010660:	200000b4 	.word	0x200000b4
 8010664:	20000068 	.word	0x20000068

08010668 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8010668:	b570      	push	{r4, r5, r6, lr}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801066a:	f000 f973 	bl	8010954 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801066e:	4b27      	ldr	r3, [pc, #156]	; (801070c <xTaskResumeAll+0xa4>)
 8010670:	681a      	ldr	r2, [r3, #0]
 8010672:	1e50      	subs	r0, r2, #1
 8010674:	6018      	str	r0, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8010676:	681d      	ldr	r5, [r3, #0]
 8010678:	b10d      	cbz	r5, 801067e <xTaskResumeAll+0x16>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 801067a:	2400      	movs	r4, #0
 801067c:	e041      	b.n	8010702 <xTaskResumeAll+0x9a>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 801067e:	4924      	ldr	r1, [pc, #144]	; (8010710 <xTaskResumeAll+0xa8>)
 8010680:	680c      	ldr	r4, [r1, #0]
 8010682:	2c00      	cmp	r4, #0
 8010684:	d0f9      	beq.n	801067a <xTaskResumeAll+0x12>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8010686:	4b23      	ldr	r3, [pc, #140]	; (8010714 <xTaskResumeAll+0xac>)
 8010688:	681a      	ldr	r2, [r3, #0]
 801068a:	b302      	cbz	r2, 80106ce <xTaskResumeAll+0x66>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 801068c:	68de      	ldr	r6, [r3, #12]
 801068e:	68f4      	ldr	r4, [r6, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
					uxListRemove( &( pxTCB->xGenericListItem ) );
 8010690:	1d26      	adds	r6, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
 8010692:	f104 0018 	add.w	r0, r4, #24
 8010696:	f000 f916 	bl	80108c6 <uxListRemove>
					uxListRemove( &( pxTCB->xGenericListItem ) );
 801069a:	4630      	mov	r0, r6
 801069c:	f000 f913 	bl	80108c6 <uxListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 80106a0:	4a1d      	ldr	r2, [pc, #116]	; (8010718 <xTaskResumeAll+0xb0>)
 80106a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80106a4:	6810      	ldr	r0, [r2, #0]
 80106a6:	2101      	movs	r1, #1
 80106a8:	fa01 f103 	lsl.w	r1, r1, r3
 80106ac:	4301      	orrs	r1, r0
 80106ae:	6011      	str	r1, [r2, #0]
 80106b0:	4a1a      	ldr	r2, [pc, #104]	; (801071c <xTaskResumeAll+0xb4>)
 80106b2:	2014      	movs	r0, #20
 80106b4:	fb00 2003 	mla	r0, r0, r3, r2
 80106b8:	4631      	mov	r1, r6
 80106ba:	f000 f8df 	bl	801087c <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80106be:	4b18      	ldr	r3, [pc, #96]	; (8010720 <xTaskResumeAll+0xb8>)
 80106c0:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 80106c2:	6819      	ldr	r1, [r3, #0]
 80106c4:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
 80106c6:	4284      	cmp	r4, r0
 80106c8:	bf28      	it	cs
 80106ca:	2501      	movcs	r5, #1
 80106cc:	e7db      	b.n	8010686 <xTaskResumeAll+0x1e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80106ce:	4815      	ldr	r0, [pc, #84]	; (8010724 <xTaskResumeAll+0xbc>)
 80106d0:	6801      	ldr	r1, [r0, #0]
 80106d2:	b141      	cbz	r1, 80106e6 <xTaskResumeAll+0x7e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80106d4:	4c13      	ldr	r4, [pc, #76]	; (8010724 <xTaskResumeAll+0xbc>)
 80106d6:	6822      	ldr	r2, [r4, #0]
 80106d8:	b13a      	cbz	r2, 80106ea <xTaskResumeAll+0x82>
					{
						vTaskIncrementTick();
 80106da:	f7ff ff4f 	bl	801057c <vTaskIncrementTick>
						--uxMissedTicks;
 80106de:	6823      	ldr	r3, [r4, #0]
 80106e0:	1e5a      	subs	r2, r3, #1
 80106e2:	6022      	str	r2, [r4, #0]
 80106e4:	e7f6      	b.n	80106d4 <xTaskResumeAll+0x6c>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 80106e6:	2d01      	cmp	r5, #1
 80106e8:	d106      	bne.n	80106f8 <xTaskResumeAll+0x90>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
 80106ea:	490f      	ldr	r1, [pc, #60]	; (8010728 <xTaskResumeAll+0xc0>)
 80106ec:	2000      	movs	r0, #0
 80106ee:	6008      	str	r0, [r1, #0]
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
 80106f0:	2401      	movs	r4, #1
					xMissedYield = pdFALSE;
					portYIELD_WITHIN_API();
 80106f2:	f000 f91f 	bl	8010934 <vPortYieldFromISR>
 80106f6:	e004      	b.n	8010702 <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 80106f8:	4c0b      	ldr	r4, [pc, #44]	; (8010728 <xTaskResumeAll+0xc0>)
 80106fa:	6823      	ldr	r3, [r4, #0]
 80106fc:	2b01      	cmp	r3, #1
 80106fe:	d1bc      	bne.n	801067a <xTaskResumeAll+0x12>
 8010700:	e7f3      	b.n	80106ea <xTaskResumeAll+0x82>
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 8010702:	f000 f935 	bl	8010970 <vPortExitCritical>

	return xAlreadyYielded;
}
 8010706:	4620      	mov	r0, r4
 8010708:	bd70      	pop	{r4, r5, r6, pc}
 801070a:	bf00      	nop
 801070c:	20000118 	.word	0x20000118
 8010710:	20000160 	.word	0x20000160
 8010714:	20000124 	.word	0x20000124
 8010718:	20000140 	.word	0x20000140
 801071c:	200000b4 	.word	0x200000b4
 8010720:	20000120 	.word	0x20000120
 8010724:	20000068 	.word	0x20000068
 8010728:	2000015c 	.word	0x2000015c

0801072c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801072c:	b570      	push	{r4, r5, r6, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 801072e:	4c15      	ldr	r4, [pc, #84]	; (8010784 <prvIdleTask+0x58>)
 8010730:	6823      	ldr	r3, [r4, #0]
 8010732:	b1f3      	cbz	r3, 8010772 <prvIdleTask+0x46>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8010734:	4d14      	ldr	r5, [pc, #80]	; (8010788 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
 8010736:	f7ff ff0d 	bl	8010554 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 801073a:	682e      	ldr	r6, [r5, #0]
			xTaskResumeAll();
 801073c:	f7ff ff94 	bl	8010668 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8010740:	2e00      	cmp	r6, #0
 8010742:	d0f4      	beq.n	801072e <prvIdleTask+0x2>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8010744:	f000 f906 	bl	8010954 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 8010748:	68ea      	ldr	r2, [r5, #12]
 801074a:	68d5      	ldr	r5, [r2, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
 801074c:	1d28      	adds	r0, r5, #4
 801074e:	f000 f8ba 	bl	80108c6 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8010752:	4b0e      	ldr	r3, [pc, #56]	; (801078c <prvIdleTask+0x60>)
 8010754:	6818      	ldr	r0, [r3, #0]
 8010756:	1e41      	subs	r1, r0, #1
 8010758:	6019      	str	r1, [r3, #0]
					--uxTasksDeleted;
 801075a:	6826      	ldr	r6, [r4, #0]
 801075c:	1e72      	subs	r2, r6, #1
 801075e:	6022      	str	r2, [r4, #0]
				}
				taskEXIT_CRITICAL();
 8010760:	f000 f906 	bl	8010970 <vPortExitCritical>
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8010764:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8010766:	f000 f99b 	bl	8010aa0 <vPortFree>
		vPortFree( pxTCB );
 801076a:	4628      	mov	r0, r5
 801076c:	f000 f998 	bl	8010aa0 <vPortFree>
 8010770:	e7dd      	b.n	801072e <prvIdleTask+0x2>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8010772:	4807      	ldr	r0, [pc, #28]	; (8010790 <prvIdleTask+0x64>)
 8010774:	6801      	ldr	r1, [r0, #0]
 8010776:	2901      	cmp	r1, #1
 8010778:	d901      	bls.n	801077e <prvIdleTask+0x52>
			{
				taskYIELD();
 801077a:	f000 f8db 	bl	8010934 <vPortYieldFromISR>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 801077e:	f7ff fd01 	bl	8010184 <vApplicationIdleHook>
				}
				xTaskResumeAll();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8010782:	e7d4      	b.n	801072e <prvIdleTask+0x2>
 8010784:	20000088 	.word	0x20000088
 8010788:	2000008c 	.word	0x2000008c
 801078c:	20000160 	.word	0x20000160
 8010790:	200000b4 	.word	0x200000b4

08010794 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
 8010794:	b538      	push	{r3, r4, r5, lr}
 8010796:	460c      	mov	r4, r1
 8010798:	4605      	mov	r5, r0
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
 801079a:	f7ff fedb 	bl	8010554 <vTaskSuspendAll>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;

			if( xTickCount < *pxPreviousWakeTime )
 801079e:	4a18      	ldr	r2, [pc, #96]	; (8010800 <vTaskDelayUntil+0x6c>)
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80107a0:	682b      	ldr	r3, [r5, #0]

			if( xTickCount < *pxPreviousWakeTime )
 80107a2:	6811      	ldr	r1, [r2, #0]
 80107a4:	4299      	cmp	r1, r3
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80107a6:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
 80107a8:	d202      	bcs.n	80107b0 <vTaskDelayUntil+0x1c>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
 80107aa:	429c      	cmp	r4, r3
 80107ac:	d208      	bcs.n	80107c0 <vTaskDelayUntil+0x2c>
 80107ae:	e001      	b.n	80107b4 <vTaskDelayUntil+0x20>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
 80107b0:	429c      	cmp	r4, r3
 80107b2:	d307      	bcc.n	80107c4 <vTaskDelayUntil+0x30>
 80107b4:	6810      	ldr	r0, [r2, #0]
 80107b6:	4284      	cmp	r4, r0
 80107b8:	bf94      	ite	ls
 80107ba:	2000      	movls	r0, #0
 80107bc:	2001      	movhi	r0, #1
 80107be:	e002      	b.n	80107c6 <vTaskDelayUntil+0x32>
#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
 80107c0:	2000      	movs	r0, #0
 80107c2:	e000      	b.n	80107c6 <vTaskDelayUntil+0x32>
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
				{
					xShouldDelay = pdTRUE;
 80107c4:	2001      	movs	r0, #1
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80107c6:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
 80107c8:	b190      	cbz	r0, 80107f0 <vTaskDelayUntil+0x5c>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
 80107ca:	4d0e      	ldr	r5, [pc, #56]	; (8010804 <vTaskDelayUntil+0x70>)
 80107cc:	682b      	ldr	r3, [r5, #0]
 80107ce:	1d18      	adds	r0, r3, #4
 80107d0:	f000 f879 	bl	80108c6 <uxListRemove>
 80107d4:	b948      	cbnz	r0, 80107ea <vTaskDelayUntil+0x56>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80107d6:	4b0c      	ldr	r3, [pc, #48]	; (8010808 <vTaskDelayUntil+0x74>)
 80107d8:	6819      	ldr	r1, [r3, #0]
 80107da:	682a      	ldr	r2, [r5, #0]
 80107dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80107de:	2001      	movs	r0, #1
 80107e0:	fa00 f202 	lsl.w	r2, r0, r2
 80107e4:	ea21 0102 	bic.w	r1, r1, r2
 80107e8:	6019      	str	r1, [r3, #0]
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80107ea:	4620      	mov	r0, r4
 80107ec:	f7ff fd9a 	bl	8010324 <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80107f0:	f7ff ff3a 	bl	8010668 <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80107f4:	b918      	cbnz	r0, 80107fe <vTaskDelayUntil+0x6a>
		{
			portYIELD_WITHIN_API();
		}
	}
 80107f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 80107fa:	f000 b89b 	b.w	8010934 <vPortYieldFromISR>
 80107fe:	bd38      	pop	{r3, r4, r5, pc}
 8010800:	20000138 	.word	0x20000138
 8010804:	20000120 	.word	0x20000120
 8010808:	20000140 	.word	0x20000140

0801080c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 801080c:	4b0f      	ldr	r3, [pc, #60]	; (801084c <vTaskSwitchContext+0x40>)
 801080e:	6818      	ldr	r0, [r3, #0]
 8010810:	b110      	cbz	r0, 8010818 <vTaskSwitchContext+0xc>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 8010812:	2201      	movs	r2, #1
 8010814:	4b0e      	ldr	r3, [pc, #56]	; (8010850 <vTaskSwitchContext+0x44>)
 8010816:	e016      	b.n	8010846 <vTaskSwitchContext+0x3a>
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
 8010818:	490e      	ldr	r1, [pc, #56]	; (8010854 <vTaskSwitchContext+0x48>)
 801081a:	680a      	ldr	r2, [r1, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline unsigned char ucPortCountLeadingZeros( unsigned long ulBitmap )
	{
	unsigned char ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 801081c:	fab2 f382 	clz	r3, r2
 8010820:	4a0d      	ldr	r2, [pc, #52]	; (8010858 <vTaskSwitchContext+0x4c>)
 8010822:	b2d8      	uxtb	r0, r3
 8010824:	2114      	movs	r1, #20
 8010826:	f1c0 031f 	rsb	r3, r0, #31
 801082a:	fb01 2003 	mla	r0, r1, r3, r2
 801082e:	f100 0108 	add.w	r1, r0, #8
 8010832:	6843      	ldr	r3, [r0, #4]
 8010834:	685a      	ldr	r2, [r3, #4]
 8010836:	4b09      	ldr	r3, [pc, #36]	; (801085c <vTaskSwitchContext+0x50>)
 8010838:	6042      	str	r2, [r0, #4]
 801083a:	428a      	cmp	r2, r1
 801083c:	bf04      	itt	eq
 801083e:	6852      	ldreq	r2, [r2, #4]
 8010840:	6042      	streq	r2, [r0, #4]
 8010842:	6840      	ldr	r0, [r0, #4]
 8010844:	68c2      	ldr	r2, [r0, #12]
 8010846:	601a      	str	r2, [r3, #0]
 8010848:	4770      	bx	lr
 801084a:	bf00      	nop
 801084c:	20000118 	.word	0x20000118
 8010850:	2000015c 	.word	0x2000015c
 8010854:	20000140 	.word	0x20000140
 8010858:	200000b4 	.word	0x200000b4
 801085c:	20000120 	.word	0x20000120

08010860 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8010860:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010864:	f04f 32ff 	mov.w	r2, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 8010868:	2100      	movs	r1, #0
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801086a:	6082      	str	r2, [r0, #8]
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 801086c:	6043      	str	r3, [r0, #4]
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 801086e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8010870:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 8010872:	6001      	str	r1, [r0, #0]
 8010874:	4770      	bx	lr

08010876 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8010876:	2300      	movs	r3, #0
 8010878:	6103      	str	r3, [r0, #16]
 801087a:	4770      	bx	lr

0801087c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 801087c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
 801087e:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8010880:	608b      	str	r3, [r1, #8]
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;

	pxNewListItem->pxNext = pxIndex->pxNext;
 8010882:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8010884:	685a      	ldr	r2, [r3, #4]
 8010886:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 8010888:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 801088a:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 801088c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 801088e:	6801      	ldr	r1, [r0, #0]
 8010890:	1c4b      	adds	r3, r1, #1
 8010892:	6003      	str	r3, [r0, #0]
 8010894:	4770      	bx	lr

08010896 <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 8010896:	680a      	ldr	r2, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010898:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 801089a:	b510      	push	{r4, lr}
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801089c:	d101      	bne.n	80108a2 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801089e:	6903      	ldr	r3, [r0, #16]
 80108a0:	e007      	b.n	80108b2 <vListInsert+0x1c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80108a2:	f100 0308 	add.w	r3, r0, #8
 80108a6:	685c      	ldr	r4, [r3, #4]
 80108a8:	6824      	ldr	r4, [r4, #0]
 80108aa:	4294      	cmp	r4, r2
 80108ac:	d801      	bhi.n	80108b2 <vListInsert+0x1c>
 80108ae:	685b      	ldr	r3, [r3, #4]
 80108b0:	e7f9      	b.n	80108a6 <vListInsert+0x10>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80108b2:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80108b4:	6108      	str	r0, [r1, #16]
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 80108b6:	6091      	str	r1, [r2, #8]
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80108b8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 80108ba:	6059      	str	r1, [r3, #4]
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
 80108bc:	608b      	str	r3, [r1, #8]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80108be:	6801      	ldr	r1, [r0, #0]
 80108c0:	1c4b      	adds	r3, r1, #1
 80108c2:	6003      	str	r3, [r0, #0]
 80108c4:	bd10      	pop	{r4, pc}

080108c6 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80108c6:	6843      	ldr	r3, [r0, #4]
 80108c8:	6882      	ldr	r2, [r0, #8]
 80108ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80108cc:	6882      	ldr	r2, [r0, #8]
 80108ce:	6053      	str	r3, [r2, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 80108d0:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80108d2:	6859      	ldr	r1, [r3, #4]
 80108d4:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80108d6:	bf08      	it	eq
 80108d8:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 80108da:	2200      	movs	r2, #0
 80108dc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80108de:	6818      	ldr	r0, [r3, #0]
 80108e0:	1e41      	subs	r1, r0, #1
 80108e2:	6019      	str	r1, [r3, #0]

	return pxList->uxNumberOfItems;
 80108e4:	6818      	ldr	r0, [r3, #0]
}
 80108e6:	4770      	bx	lr

080108e8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80108e8:	4803      	ldr	r0, [pc, #12]	; (80108f8 <prvPortStartFirstTask+0x10>)
 80108ea:	6800      	ldr	r0, [r0, #0]
 80108ec:	6800      	ldr	r0, [r0, #0]
 80108ee:	f380 8808 	msr	MSP, r0
 80108f2:	b662      	cpsie	i
 80108f4:	df00      	svc	0
 80108f6:	bf00      	nop
 80108f8:	e000ed08 	.word	0xe000ed08

080108fc <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80108fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8010900:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
 8010904:	2300      	movs	r3, #0
 8010906:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 801090a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 801090e:	3840      	subs	r0, #64	; 0x40
 8010910:	4770      	bx	lr
	...

08010914 <vPortSVCHandler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010914:	4b06      	ldr	r3, [pc, #24]	; (8010930 <pxCurrentTCBConst2>)
 8010916:	6819      	ldr	r1, [r3, #0]
 8010918:	6808      	ldr	r0, [r1, #0]
 801091a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801091e:	f380 8809 	msr	PSP, r0
 8010922:	f04f 0000 	mov.w	r0, #0
 8010926:	f380 8811 	msr	BASEPRI, r0
 801092a:	f04e 0e0d 	orr.w	lr, lr, #13
 801092e:	4770      	bx	lr

08010930 <pxCurrentTCBConst2>:
 8010930:	20000120 	.word	0x20000120

08010934 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010934:	4b02      	ldr	r3, [pc, #8]	; (8010940 <vPortYieldFromISR+0xc>)
 8010936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801093a:	601a      	str	r2, [r3, #0]
 801093c:	4770      	bx	lr
 801093e:	bf00      	nop
 8010940:	e000ed04 	.word	0xe000ed04

08010944 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8010944:	f3ef 8011 	mrs	r0, BASEPRI
 8010948:	f04f 01bf 	mov.w	r1, #191	; 0xbf
 801094c:	f381 8811 	msr	BASEPRI, r1
 8010950:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 8010952:	2000      	movs	r0, #0

08010954 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010954:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 8010956:	f7ff fff5 	bl	8010944 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 801095a:	4b02      	ldr	r3, [pc, #8]	; (8010964 <vPortEnterCritical+0x10>)
 801095c:	681a      	ldr	r2, [r3, #0]
 801095e:	1c50      	adds	r0, r2, #1
 8010960:	6018      	str	r0, [r3, #0]
 8010962:	bd08      	pop	{r3, pc}
 8010964:	20000004 	.word	0x20000004

08010968 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
 8010968:	f380 8811 	msr	BASEPRI, r0
 801096c:	4770      	bx	lr
	...

08010970 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	uxCriticalNesting--;
 8010970:	4b03      	ldr	r3, [pc, #12]	; (8010980 <vPortExitCritical+0x10>)
 8010972:	6818      	ldr	r0, [r3, #0]
 8010974:	3801      	subs	r0, #1
 8010976:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 8010978:	b908      	cbnz	r0, 801097e <vPortExitCritical+0xe>
	{
		portENABLE_INTERRUPTS();
 801097a:	f7ff bff5 	b.w	8010968 <vPortClearInterruptMask>
 801097e:	4770      	bx	lr
 8010980:	20000004 	.word	0x20000004

08010984 <xPortPendSVHandler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010984:	f3ef 8009 	mrs	r0, PSP
 8010988:	4b0c      	ldr	r3, [pc, #48]	; (80109bc <pxCurrentTCBConst>)
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010990:	6010      	str	r0, [r2, #0]
 8010992:	e92d 4008 	stmdb	sp!, {r3, lr}
 8010996:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 801099a:	f380 8811 	msr	BASEPRI, r0
 801099e:	f7ff ff35 	bl	801080c <vTaskSwitchContext>
 80109a2:	f04f 0000 	mov.w	r0, #0
 80109a6:	f380 8811 	msr	BASEPRI, r0
 80109aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80109ae:	6819      	ldr	r1, [r3, #0]
 80109b0:	6808      	ldr	r0, [r1, #0]
 80109b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80109b6:	f380 8809 	msr	PSP, r0
 80109ba:	4770      	bx	lr

080109bc <pxCurrentTCBConst>:
 80109bc:	20000120 	.word	0x20000120

080109c0 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80109c0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80109c2:	4b06      	ldr	r3, [pc, #24]	; (80109dc <xPortSysTickHandler+0x1c>)
 80109c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80109c8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 80109ca:	f7ff ffbb 	bl	8010944 <ulPortSetInterruptMask>
	{
		vTaskIncrementTick();
 80109ce:	f7ff fdd5 	bl	801057c <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80109d2:	2000      	movs	r0, #0
}
 80109d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		vTaskIncrementTick();
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80109d8:	f7ff bfc6 	b.w	8010968 <vPortClearInterruptMask>
 80109dc:	e000ed04 	.word	0xe000ed04

080109e0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 80109e0:	4b03      	ldr	r3, [pc, #12]	; (80109f0 <vPortSetupTimerInterrupt+0x10>)
 80109e2:	4a04      	ldr	r2, [pc, #16]	; (80109f4 <vPortSetupTimerInterrupt+0x14>)
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80109e4:	2007      	movs	r0, #7
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 80109e6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80109e8:	f843 0c04 	str.w	r0, [r3, #-4]
 80109ec:	4770      	bx	lr
 80109ee:	bf00      	nop
 80109f0:	e000e014 	.word	0xe000e014
 80109f4:	0002903f 	.word	0x0002903f

080109f8 <xPortStartScheduler>:
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80109f8:	4b09      	ldr	r3, [pc, #36]	; (8010a20 <xPortStartScheduler+0x28>)
 80109fa:	681a      	ldr	r2, [r3, #0]
 80109fc:	f442 007f 	orr.w	r0, r2, #16711680	; 0xff0000

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 8010a00:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010a02:	6018      	str	r0, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010a04:	6819      	ldr	r1, [r3, #0]
 8010a06:	f041 447f 	orr.w	r4, r1, #4278190080	; 0xff000000
 8010a0a:	601c      	str	r4, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010a0c:	f7ff ffe8 	bl	80109e0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010a10:	4b04      	ldr	r3, [pc, #16]	; (8010a24 <xPortStartScheduler+0x2c>)
 8010a12:	2400      	movs	r4, #0
 8010a14:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010a16:	f7ff ff67 	bl	80108e8 <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
}
 8010a1a:	4620      	mov	r0, r4
 8010a1c:	bd10      	pop	{r4, pc}
 8010a1e:	bf00      	nop
 8010a20:	e000ed20 	.word	0xe000ed20
 8010a24:	20000004 	.word	0x20000004

08010a28 <umm_disconnect_from_free_list>:
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
}

// ----------------------------------------------------------------------------

static void umm_disconnect_from_free_list( unsigned short int c ) {
 8010a28:	b530      	push	{r4, r5, lr}
    // Disconnect this block from the FREE list

    UMM_NFREE(UMM_PFREE(c)) = UMM_NFREE(c);
 8010a2a:	4a09      	ldr	r2, [pc, #36]	; (8010a50 <umm_disconnect_from_free_list+0x28>)
 8010a2c:	210c      	movs	r1, #12
 8010a2e:	4348      	muls	r0, r1
 8010a30:	1813      	adds	r3, r2, r0
 8010a32:	88dc      	ldrh	r4, [r3, #6]
 8010a34:	889d      	ldrh	r5, [r3, #4]
 8010a36:	fb01 2404 	mla	r4, r1, r4, r2
 8010a3a:	80a5      	strh	r5, [r4, #4]
    UMM_PFREE(UMM_NFREE(c)) = UMM_PFREE(c);
 8010a3c:	889d      	ldrh	r5, [r3, #4]
 8010a3e:	88dc      	ldrh	r4, [r3, #6]
 8010a40:	fb01 2105 	mla	r1, r1, r5, r2
 8010a44:	80cc      	strh	r4, [r1, #6]

    // And clear the free block indicator

    UMM_NBLOCK(c) &= (~UMM_FREELIST_MASK);
 8010a46:	881b      	ldrh	r3, [r3, #0]
 8010a48:	0459      	lsls	r1, r3, #17
 8010a4a:	0c4b      	lsrs	r3, r1, #17
 8010a4c:	5213      	strh	r3, [r2, r0]
 8010a4e:	bd30      	pop	{r4, r5, pc}
 8010a50:	200005f6 	.word	0x200005f6

08010a54 <umm_assimilate_up>:

// ----------------------------------------------------------------------------

// static int foo = 0;

static void umm_assimilate_up( unsigned short int c ) {
 8010a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if( UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010a58:	250c      	movs	r5, #12
 8010a5a:	4c10      	ldr	r4, [pc, #64]	; (8010a9c <umm_assimilate_up+0x48>)
 8010a5c:	fb05 f700 	mul.w	r7, r5, r0
 8010a60:	19e6      	adds	r6, r4, r7

// ----------------------------------------------------------------------------

// static int foo = 0;

static void umm_assimilate_up( unsigned short int c ) {
 8010a62:	4680      	mov	r8, r0

  if( UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010a64:	8830      	ldrh	r0, [r6, #0]
 8010a66:	fb05 4300 	mla	r3, r5, r0, r4
 8010a6a:	f9b3 1000 	ldrsh.w	r1, [r3]
 8010a6e:	2900      	cmp	r1, #0
 8010a70:	da12      	bge.n	8010a98 <umm_assimilate_up+0x44>

    DBG_LOG_DEBUG( "Assimilate up to next block, which is FREE\n" );

    // Disconnect the next block from the FREE list

    umm_disconnect_from_free_list( UMM_NBLOCK(c) );
 8010a72:	f7ff ffd9 	bl	8010a28 <umm_disconnect_from_free_list>

    // Assimilate the next block with this one

    UMM_PBLOCK(UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_BLOCKNO_MASK) = c;
 8010a76:	8830      	ldrh	r0, [r6, #0]
 8010a78:	fb05 4200 	mla	r2, r5, r0, r4
 8010a7c:	8813      	ldrh	r3, [r2, #0]
 8010a7e:	0459      	lsls	r1, r3, #17
 8010a80:	0c48      	lsrs	r0, r1, #17
 8010a82:	fb05 4200 	mla	r2, r5, r0, r4
 8010a86:	f8a2 8002 	strh.w	r8, [r2, #2]
    UMM_NBLOCK(c) = UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_BLOCKNO_MASK;
 8010a8a:	8833      	ldrh	r3, [r6, #0]
 8010a8c:	fb05 4503 	mla	r5, r5, r3, r4
 8010a90:	8829      	ldrh	r1, [r5, #0]
 8010a92:	0448      	lsls	r0, r1, #17
 8010a94:	0c42      	lsrs	r2, r0, #17
 8010a96:	53e2      	strh	r2, [r4, r7]
 8010a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a9c:	200005f6 	.word	0x200005f6

08010aa0 <vPortFree>:
    return( UMM_PBLOCK(c) );
}

// ----------------------------------------------------------------------------

void umm_free( void *ptr ) {
 8010aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  unsigned short int c;

  // If we're being asked to free a NULL pointer, well that's just silly!

  if( (void *)0 == ptr ) {
 8010aa2:	4607      	mov	r7, r0
 8010aa4:	2800      	cmp	r0, #0
 8010aa6:	d032      	beq.n	8010b0e <vPortFree+0x6e>
  //
  UMM_CRITICAL_ENTRY();

  // Figure out which block we're in. Note the use of truncated division...

  c = (ptr-(void *)(&(umm_heap[0])))/sizeof(umm_block);
 8010aa8:	4c19      	ldr	r4, [pc, #100]	; (8010b10 <vPortFree+0x70>)
 8010aaa:	250c      	movs	r5, #12
 8010aac:	1b3f      	subs	r7, r7, r4
  // NOTE:  See the new umm_info() function that you can use to see if a ptr is
  //        on the free list!

  // Protect the critical section...
  //
  UMM_CRITICAL_ENTRY();
 8010aae:	f7ff fd51 	bl	8010554 <vTaskSuspendAll>

  // Figure out which block we're in. Note the use of truncated division...

  c = (ptr-(void *)(&(umm_heap[0])))/sizeof(umm_block);
 8010ab2:	fbb7 f0f5 	udiv	r0, r7, r5
 8010ab6:	b286      	uxth	r6, r0
  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();

  return( ptr );
}
 8010ab8:	4637      	mov	r7, r6

  umm_assimilate_up( c );

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(UMM_PBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010aba:	436f      	muls	r7, r5

  DBG_LOG_DEBUG( "Freeing block %6d\n", c );

  // Now let's assimilate this block with the next one if possible.

  umm_assimilate_up( c );
 8010abc:	4630      	mov	r0, r6
 8010abe:	f7ff ffc9 	bl	8010a54 <umm_assimilate_up>

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(UMM_PBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010ac2:	19e3      	adds	r3, r4, r7
 8010ac4:	8859      	ldrh	r1, [r3, #2]
 8010ac6:	4369      	muls	r1, r5
 8010ac8:	5e62      	ldrsh	r2, [r4, r1]
 8010aca:	2a00      	cmp	r2, #0
 8010acc:	da0b      	bge.n	8010ae6 <vPortFree+0x46>

// ----------------------------------------------------------------------------

static unsigned short int umm_assimilate_down( unsigned short int c, unsigned short int freemask ) {

    UMM_NBLOCK(UMM_PBLOCK(c)) = UMM_NBLOCK(c) | freemask;
 8010ace:	881a      	ldrh	r2, [r3, #0]
 8010ad0:	ea6f 4042 	mvn.w	r0, r2, lsl #17
 8010ad4:	ea6f 4250 	mvn.w	r2, r0, lsr #17
 8010ad8:	5262      	strh	r2, [r4, r1]
    UMM_PBLOCK(UMM_NBLOCK(c)) = UMM_PBLOCK(c);
 8010ada:	8859      	ldrh	r1, [r3, #2]
 8010adc:	881b      	ldrh	r3, [r3, #0]
 8010ade:	fb05 4403 	mla	r4, r5, r3, r4
 8010ae2:	8061      	strh	r1, [r4, #2]
 8010ae4:	e00f      	b.n	8010b06 <vPortFree+0x66>
    // The previous block is not a free block, so add this one to the head
    // of the free list

    DBG_LOG_DEBUG( "Just add to head of free list\n" );

    UMM_PFREE(UMM_NFREE(0)) = c;
 8010ae6:	88a0      	ldrh	r0, [r4, #4]
 8010ae8:	b281      	uxth	r1, r0
 8010aea:	fb05 4501 	mla	r5, r5, r1, r4
    UMM_NFREE(c)            = UMM_NFREE(0);
    UMM_PFREE(c)            = 0;
 8010aee:	2200      	movs	r2, #0
    // The previous block is not a free block, so add this one to the head
    // of the free list

    DBG_LOG_DEBUG( "Just add to head of free list\n" );

    UMM_PFREE(UMM_NFREE(0)) = c;
 8010af0:	80ee      	strh	r6, [r5, #6]
    UMM_NFREE(c)            = UMM_NFREE(0);
 8010af2:	8098      	strh	r0, [r3, #4]
    UMM_PFREE(c)            = 0;
 8010af4:	719a      	strb	r2, [r3, #6]
 8010af6:	71da      	strb	r2, [r3, #7]
    UMM_NFREE(0)            = c;
 8010af8:	80a6      	strh	r6, [r4, #4]

    UMM_NBLOCK(c)          |= UMM_FREELIST_MASK;
 8010afa:	881b      	ldrh	r3, [r3, #0]
 8010afc:	ea6f 4043 	mvn.w	r0, r3, lsl #17
 8010b00:	ea6f 4150 	mvn.w	r1, r0, lsr #17
 8010b04:	53e1      	strh	r1, [r4, r7]
#endif

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
}
 8010b06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  }
#endif

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
 8010b0a:	f7ff bdad 	b.w	8010668 <xTaskResumeAll>
 8010b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b10:	200005f6 	.word	0x200005f6

08010b14 <pvPortMalloc>:
}

// ----------------------------------------------------------------------------

void *umm_malloc( size_t size ) {
 8010b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // the very first thing we do is figure out if we're being asked to allocate
  // a size of 0 - and if we are we'll simply return a null pointer. if not
  // then reduce the size by 1 byte so that the subsequent calculations on
  // the number of blocks to allocate are easier...

  if( 0 == size ) {
 8010b16:	4604      	mov	r4, r0
 8010b18:	2800      	cmp	r0, #0
 8010b1a:	f000 8083 	beq.w	8010c24 <pvPortMalloc+0x110>
    return( (void *)NULL );
  }

  // Protect the critical section...
  //
  UMM_CRITICAL_ENTRY();
 8010b1e:	f7ff fd19 	bl	8010554 <vTaskSuspendAll>
  //
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((umm_block *)0)->body)) )
 8010b22:	2c08      	cmp	r4, #8
 8010b24:	d907      	bls.n	8010b36 <pvPortMalloc+0x22>
    return( 1 );

  // If it's for more than that, then we need to figure out the number of
  // additional whole blocks the size of an umm_block are required.

  size -= ( 1 + (sizeof(((umm_block *)0)->body)) );
 8010b26:	f1a4 0109 	sub.w	r1, r4, #9

  return( 2 + size/(sizeof(umm_block)) );
 8010b2a:	230c      	movs	r3, #12
 8010b2c:	fbb1 f0f3 	udiv	r0, r1, r3
 8010b30:	1c82      	adds	r2, r0, #2
 8010b32:	b291      	uxth	r1, r2
 8010b34:	e000      	b.n	8010b38 <pvPortMalloc+0x24>
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((umm_block *)0)->body)) )
    return( 1 );
 8010b36:	2101      	movs	r1, #1
  // enough to hold the number of blocks we need.
  //
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(0);
 8010b38:	4c3b      	ldr	r4, [pc, #236]	; (8010c28 <pvPortMalloc+0x114>)
 8010b3a:	88a2      	ldrh	r2, [r4, #4]

  bestBlock = UMM_NFREE(0);
  bestSize  = 0x7FFF;
 8010b3c:	f647 76ff 	movw	r6, #32767	; 0x7fff
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(0);

  bestBlock = UMM_NFREE(0);
 8010b40:	4614      	mov	r4, r2
// ----------------------------------------------------------------------------

void *umm_malloc( size_t size ) {

  unsigned short int blocks;
  unsigned short int blockSize = 0;
 8010b42:	2000      	movs	r0, #0
  cf = UMM_NFREE(0);

  bestBlock = UMM_NFREE(0);
  bestSize  = 0x7FFF;

  while( UMM_NFREE(cf) ) {
 8010b44:	4b38      	ldr	r3, [pc, #224]	; (8010c28 <pvPortMalloc+0x114>)
 8010b46:	250c      	movs	r5, #12
 8010b48:	fb05 3e02 	mla	lr, r5, r2, r3
 8010b4c:	f8be 7004 	ldrh.w	r7, [lr, #4]
 8010b50:	b16f      	cbz	r7, 8010b6e <pvPortMalloc+0x5a>
    blockSize = (UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK) - cf;
 8010b52:	f8be 5000 	ldrh.w	r5, [lr]
 8010b56:	046b      	lsls	r3, r5, #17
 8010b58:	ebc2 4053 	rsb	r0, r2, r3, lsr #17
 8010b5c:	b280      	uxth	r0, r0
#if defined UMM_FIRST_FIT
    // This is the first block that fits!
    if( (blockSize >= blocks) )
        break;
#elif defined UMM_BEST_FIT
    if( (blockSize >= blocks) && (blockSize < bestSize) ) {
 8010b5e:	4288      	cmp	r0, r1
 8010b60:	d303      	bcc.n	8010b6a <pvPortMalloc+0x56>
 8010b62:	42b0      	cmp	r0, r6
 8010b64:	bf3c      	itt	cc
 8010b66:	4614      	movcc	r4, r2
 8010b68:	4606      	movcc	r6, r0
 8010b6a:	463a      	mov	r2, r7
 8010b6c:	e7ea      	b.n	8010b44 <pvPortMalloc+0x30>
#endif

    cf = UMM_NFREE(cf);
  }

  if( 0x7FFF != bestSize ) {
 8010b6e:	f647 77ff 	movw	r7, #32767	; 0x7fff
 8010b72:	42be      	cmp	r6, r7
 8010b74:	bf08      	it	eq
 8010b76:	4614      	moveq	r4, r2
    cf        = bestBlock;
    blockSize = bestSize;
  }

  if( UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK ) {
 8010b78:	fb05 3204 	mla	r2, r5, r4, r3
#endif

    cf = UMM_NFREE(cf);
  }

  if( 0x7FFF != bestSize ) {
 8010b7c:	bf18      	it	ne
 8010b7e:	4630      	movne	r0, r6
    cf        = bestBlock;
    blockSize = bestSize;
  }

  if( UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK ) {
 8010b80:	8817      	ldrh	r7, [r2, #0]
 8010b82:	047a      	lsls	r2, r7, #17
 8010b84:	46a4      	mov	ip, r4
 8010b86:	0c57      	lsrs	r7, r2, #17
 8010b88:	b1e2      	cbz	r2, 8010bc4 <pvPortMalloc+0xb0>
    // This is an existing block in the memory heap, we just need to split off
    // what we need, unlink it from the free list and mark it as in use, and
    // link the rest of the block back into the freelist as if it was a new
    // block on the free list...

    if( blockSize == blocks ) {
 8010b8a:	4288      	cmp	r0, r1
 8010b8c:	d103      	bne.n	8010b96 <pvPortMalloc+0x82>
      // It's an exact fit and we don't neet to split off a block.
      DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - exact\n", blocks, cf );

      // Disconnect this block from the FREE list

      umm_disconnect_from_free_list( cf );
 8010b8e:	4620      	mov	r0, r4
 8010b90:	f7ff ff4a 	bl	8010a28 <umm_disconnect_from_free_list>
 8010b94:	e03e      	b.n	8010c14 <pvPortMalloc+0x100>

    } else {
     // It's not an exact fit and we need to split off a block.
     DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - existing\n", blocks, cf );

     umm_make_new_block( cf, blockSize-blocks, UMM_FREELIST_MASK );
 8010b96:	1a40      	subs	r0, r0, r1

static void umm_make_new_block( unsigned short int c,
                                unsigned short int blocks,
                                unsigned short int freemask ) {

     UMM_NBLOCK(c+blocks) = UMM_NBLOCK(c) & UMM_BLOCKNO_MASK;
 8010b98:	fa14 f080 	uxtah	r0, r4, r0
 8010b9c:	fb05 f200 	mul.w	r2, r5, r0
 8010ba0:	1899      	adds	r1, r3, r2
 8010ba2:	529f      	strh	r7, [r3, r2]
     UMM_PBLOCK(c+blocks) = c;
 8010ba4:	804c      	strh	r4, [r1, #2]

     UMM_PBLOCK(UMM_NBLOCK(c) & UMM_BLOCKNO_MASK) = (c+blocks);
 8010ba6:	b284      	uxth	r4, r0
 8010ba8:	fb05 f00c 	mul.w	r0, r5, ip
 8010bac:	5a1a      	ldrh	r2, [r3, r0]
 8010bae:	0451      	lsls	r1, r2, #17
 8010bb0:	0c4a      	lsrs	r2, r1, #17
 8010bb2:	fb05 3502 	mla	r5, r5, r2, r3
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
 8010bb6:	ea6f 4144 	mvn.w	r1, r4, lsl #17
 8010bba:	ea6f 4251 	mvn.w	r2, r1, lsr #17
                                unsigned short int freemask ) {

     UMM_NBLOCK(c+blocks) = UMM_NBLOCK(c) & UMM_BLOCKNO_MASK;
     UMM_PBLOCK(c+blocks) = c;

     UMM_PBLOCK(UMM_NBLOCK(c) & UMM_BLOCKNO_MASK) = (c+blocks);
 8010bbe:	806c      	strh	r4, [r5, #2]
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
 8010bc0:	521a      	strh	r2, [r3, r0]
 8010bc2:	e027      	b.n	8010c14 <pvPortMalloc+0x100>
    // We're at the end of the heap - allocate a new block, but check to see if
    // there's enough memory left for the requested block! Actually, we may need
    // one more than that if we're initializing the umm_heap for the first
    // time, which happens in the next conditional...

    if( UMM_NUMBLOCKS <= cf+blocks+1 ) {
 8010bc4:	1860      	adds	r0, r4, r1
 8010bc6:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 8010bca:	db07      	blt.n	8010bdc <pvPortMalloc+0xc8>
      DBG_LOG_WARNING(  "Can't allocate %5d blocks at %5d\n", blocks, cf );
 8010bcc:	4622      	mov	r2, r4
 8010bce:	4817      	ldr	r0, [pc, #92]	; (8010c2c <pvPortMalloc+0x118>)
 8010bd0:	f000 fe44 	bl	801185c <MIOS32_MIDI_SendDebugMessage>

      // Release the critical section...
      //
      UMM_CRITICAL_EXIT();
 8010bd4:	f7ff fd48 	bl	8010668 <xTaskResumeAll>

      return( (void *)NULL );
 8010bd8:	4638      	mov	r0, r7
 8010bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // Now check to see if we need to initialize the free list...this assumes
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
 8010bdc:	b92c      	cbnz	r4, 8010bea <pvPortMalloc+0xd6>
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
      UMM_NBLOCK(0) = 1;
 8010bde:	2501      	movs	r5, #1
 8010be0:	705c      	strb	r4, [r3, #1]
      UMM_NFREE(0)  = 1;
 8010be2:	715c      	strb	r4, [r3, #5]
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
      UMM_NBLOCK(0) = 1;
 8010be4:	701d      	strb	r5, [r3, #0]
      UMM_NFREE(0)  = 1;
 8010be6:	711d      	strb	r5, [r3, #4]
      cf            = 1;
 8010be8:	462c      	mov	r4, r5
    }

    DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - new     \n", blocks, cf );

    UMM_NFREE(UMM_PFREE(cf)) = cf+blocks;
 8010bea:	4b0f      	ldr	r3, [pc, #60]	; (8010c28 <pvPortMalloc+0x114>)
 8010bec:	200c      	movs	r0, #12
 8010bee:	fb00 f504 	mul.w	r5, r0, r4
 8010bf2:	195a      	adds	r2, r3, r5
 8010bf4:	1861      	adds	r1, r4, r1
 8010bf6:	88d6      	ldrh	r6, [r2, #6]
 8010bf8:	fb00 3706 	mla	r7, r0, r6, r3
 8010bfc:	460e      	mov	r6, r1
 8010bfe:	80b9      	strh	r1, [r7, #4]

    memcpy( &UMM_BLOCK(cf+blocks), &UMM_BLOCK(cf), sizeof(umm_block) );
 8010c00:	6817      	ldr	r7, [r2, #0]
 8010c02:	4341      	muls	r1, r0
 8010c04:	1858      	adds	r0, r3, r1
 8010c06:	505f      	str	r7, [r3, r1]
 8010c08:	6851      	ldr	r1, [r2, #4]
 8010c0a:	6041      	str	r1, [r0, #4]
 8010c0c:	6892      	ldr	r2, [r2, #8]
 8010c0e:	6082      	str	r2, [r0, #8]

    UMM_NBLOCK(cf)           = cf+blocks;
 8010c10:	535e      	strh	r6, [r3, r5]
    UMM_PBLOCK(cf+blocks)    = cf;
 8010c12:	8044      	strh	r4, [r0, #2]
  }

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
 8010c14:	f7ff fd28 	bl	8010668 <xTaskResumeAll>

  return( (void *)&UMM_DATA(cf) );
 8010c18:	4b03      	ldr	r3, [pc, #12]	; (8010c28 <pvPortMalloc+0x114>)
 8010c1a:	200c      	movs	r0, #12
 8010c1c:	fb00 3404 	mla	r4, r0, r4, r3
 8010c20:	1d20      	adds	r0, r4, #4
 8010c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
 8010c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c26:	bf00      	nop
 8010c28:	200005f6 	.word	0x200005f6
 8010c2c:	0801a66b 	.word	0x0801a66b

08010c30 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 8010c30:	e7fe      	b.n	8010c30 <Default_Handler>
	...

08010c34 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8010c34:	4668      	mov	r0, sp
 8010c36:	f020 0107 	bic.w	r1, r0, #7
 8010c3a:	468d      	mov	sp, r1
 8010c3c:	b501      	push	{r0, lr}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010c3e:	2300      	movs	r3, #0
 *          supplied main() routine is called. 
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
 8010c40:	4a0a      	ldr	r2, [pc, #40]	; (8010c6c <Reset_Handler+0x38>)
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010c42:	490b      	ldr	r1, [pc, #44]	; (8010c70 <Reset_Handler+0x3c>)
 *          supplied main() routine is called. 
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
 8010c44:	1898      	adds	r0, r3, r2
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010c46:	4288      	cmp	r0, r1
 8010c48:	d204      	bcs.n	8010c54 <Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8010c4a:	490a      	ldr	r1, [pc, #40]	; (8010c74 <Reset_Handler+0x40>)
 8010c4c:	5858      	ldr	r0, [r3, r1]
 8010c4e:	5098      	str	r0, [r3, r2]
 8010c50:	3304      	adds	r3, #4
 8010c52:	e7f5      	b.n	8010c40 <Reset_Handler+0xc>
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010c54:	4b08      	ldr	r3, [pc, #32]	; (8010c78 <Reset_Handler+0x44>)
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8010c56:	4a09      	ldr	r2, [pc, #36]	; (8010c7c <Reset_Handler+0x48>)
 8010c58:	4293      	cmp	r3, r2
 8010c5a:	d203      	bcs.n	8010c64 <Reset_Handler+0x30>
  {
    *(pulDest++) = 0;
 8010c5c:	2000      	movs	r0, #0
 8010c5e:	f843 0b04 	str.w	r0, [r3], #4
 8010c62:	e7f8      	b.n	8010c56 <Reset_Handler+0x22>
  }

  /* Call the application's entry point.*/
  main();
 8010c64:	f7ff fa12 	bl	801008c <main>
 8010c68:	e7fe      	b.n	8010c68 <Reset_Handler+0x34>
 8010c6a:	bf00      	nop
 8010c6c:	20000000 	.word	0x20000000
 8010c70:	20000068 	.word	0x20000068
 8010c74:	0801ae38 	.word	0x0801ae38
 8010c78:	20000068 	.word	0x20000068
 8010c7c:	20003ff0 	.word	0x20003ff0

08010c80 <_init>:
  while( 1 );
}

// dummy for newer gcc versions
void _init()
{
 8010c80:	4770      	bx	lr
	...

08010c84 <MIOS32_SRIO_DMA_Callback>:
/////////////////////////////////////////////////////////////////////////////
// DMA callback function is called by MIOS32_SPI driver once the complete SRIO chain
// has been scanned
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_SRIO_DMA_Callback(void)
{
 8010c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // notify that new values have been transfered
  srio_values_transfered = 1;

  // latch DOUT registers by pulsing RCLK: 1->0->1
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 0); // spi, rc_pin, pin_value
 8010c86:	2100      	movs	r1, #0
// has been scanned
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_SRIO_DMA_Callback(void)
{
  // notify that new values have been transfered
  srio_values_transfered = 1;
 8010c88:	2401      	movs	r4, #1
 8010c8a:	4b21      	ldr	r3, [pc, #132]	; (8010d10 <MIOS32_SRIO_DMA_Callback+0x8c>)

  // latch DOUT registers by pulsing RCLK: 1->0->1
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 0); // spi, rc_pin, pin_value
 8010c8c:	460a      	mov	r2, r1
 8010c8e:	4620      	mov	r0, r4
// has been scanned
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_SRIO_DMA_Callback(void)
{
  // notify that new values have been transfered
  srio_values_transfered = 1;
 8010c90:	701c      	strb	r4, [r3, #0]

  // latch DOUT registers by pulsing RCLK: 1->0->1
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 0); // spi, rc_pin, pin_value
 8010c92:	f001 fe77 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#ifdef MIOS32_SRIO_SPI_RC_PIN2
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN2, 0); // spi, rc_pin, pin_value
 8010c96:	4621      	mov	r1, r4
 8010c98:	4620      	mov	r0, r4
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f001 fe72 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#endif
  // delay disabled - the delay caused by MIOS32_SPI_RC_PinSet function calls is sufficient
  //MIOS32_DELAY_Wait_uS(1);
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 1); // spi, rc_pin, pin_value
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	4620      	mov	r0, r4
 8010ca4:	2100      	movs	r1, #0
 8010ca6:	f001 fe6d 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#ifdef MIOS32_SRIO_SPI_RC_PIN2
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN2, 1); // spi, rc_pin, pin_value
 8010caa:	4620      	mov	r0, r4
 8010cac:	4621      	mov	r1, r4
 8010cae:	4622      	mov	r2, r4
 8010cb0:	f001 fe68 	bl	8012984 <MIOS32_SPI_RC_PinSet>
  MIOS32_SRIO_CALLBACK_BEFORE_DIN_COMPARE();
#endif

  // copy/or buffered DIN values/changed flags
  int i;
  for(i=0; i<num_sr; ++i) {
 8010cb4:	4817      	ldr	r0, [pc, #92]	; (8010d14 <MIOS32_SRIO_DMA_Callback+0x90>)
 8010cb6:	7804      	ldrb	r4, [r0, #0]
 8010cb8:	2300      	movs	r3, #0
 8010cba:	42a3      	cmp	r3, r4
 8010cbc:	da0c      	bge.n	8010cd8 <MIOS32_SRIO_DMA_Callback+0x54>
    mios32_srio_din_changed[i] |= mios32_srio_din[i] ^ mios32_srio_din_buffer[i];
 8010cbe:	4816      	ldr	r0, [pc, #88]	; (8010d18 <MIOS32_SRIO_DMA_Callback+0x94>)
 8010cc0:	4a16      	ldr	r2, [pc, #88]	; (8010d1c <MIOS32_SRIO_DMA_Callback+0x98>)
 8010cc2:	4917      	ldr	r1, [pc, #92]	; (8010d20 <MIOS32_SRIO_DMA_Callback+0x9c>)
 8010cc4:	5cc6      	ldrb	r6, [r0, r3]
 8010cc6:	5cd5      	ldrb	r5, [r2, r3]
 8010cc8:	5ccf      	ldrb	r7, [r1, r3]
 8010cca:	407d      	eors	r5, r7
 8010ccc:	4335      	orrs	r5, r6
 8010cce:	54c5      	strb	r5, [r0, r3]
    mios32_srio_din[i] = mios32_srio_din_buffer[i];
 8010cd0:	5cc8      	ldrb	r0, [r1, r3]
 8010cd2:	54d0      	strb	r0, [r2, r3]
  MIOS32_SRIO_CALLBACK_BEFORE_DIN_COMPARE();
#endif

  // copy/or buffered DIN values/changed flags
  int i;
  for(i=0; i<num_sr; ++i) {
 8010cd4:	3301      	adds	r3, #1
 8010cd6:	e7f0      	b.n	8010cba <MIOS32_SRIO_DMA_Callback+0x36>

  // call user specific hook if requested
  // it has to be called before button debouncing is handled
  // to ensure that the encoder driver, but also other drivers (e.g. BLM) are working properly
  // regardless if debouncing is enabled or not
  if( srio_scan_finished_hook != NULL )
 8010cd8:	4912      	ldr	r1, [pc, #72]	; (8010d24 <MIOS32_SRIO_DMA_Callback+0xa0>)
 8010cda:	680a      	ldr	r2, [r1, #0]
 8010cdc:	b102      	cbz	r2, 8010ce0 <MIOS32_SRIO_DMA_Callback+0x5c>
    srio_scan_finished_hook();
 8010cde:	4790      	blx	r2
  // at this time. In order to ensure, that a new final state of a button won't get lost, 
  // the DIN values are XORed with the "changed" flags (yes, this idea is ill, but it works! :)
  // Even the encoder handler (or others which are notified by the scan_finished_hook) still
  // work properly, because they are clearing the appr. "changed" flags, so that the DIN
  // values won't be touched by the XOR operation.
  if( debounce_time && debounce_ctr ) {
 8010ce0:	4b11      	ldr	r3, [pc, #68]	; (8010d28 <MIOS32_SRIO_DMA_Callback+0xa4>)
 8010ce2:	7818      	ldrb	r0, [r3, #0]
 8010ce4:	b198      	cbz	r0, 8010d0e <MIOS32_SRIO_DMA_Callback+0x8a>
 8010ce6:	4911      	ldr	r1, [pc, #68]	; (8010d2c <MIOS32_SRIO_DMA_Callback+0xa8>)
 8010ce8:	780a      	ldrb	r2, [r1, #0]
 8010cea:	b182      	cbz	r2, 8010d0e <MIOS32_SRIO_DMA_Callback+0x8a>
    --debounce_ctr;

    for(i=0; i<num_sr; ++i) {
 8010cec:	4809      	ldr	r0, [pc, #36]	; (8010d14 <MIOS32_SRIO_DMA_Callback+0x90>)
  // the DIN values are XORed with the "changed" flags (yes, this idea is ill, but it works! :)
  // Even the encoder handler (or others which are notified by the scan_finished_hook) still
  // work properly, because they are clearing the appr. "changed" flags, so that the DIN
  // values won't be touched by the XOR operation.
  if( debounce_time && debounce_ctr ) {
    --debounce_ctr;
 8010cee:	1e53      	subs	r3, r2, #1

    for(i=0; i<num_sr; ++i) {
 8010cf0:	7800      	ldrb	r0, [r0, #0]
  // the DIN values are XORed with the "changed" flags (yes, this idea is ill, but it works! :)
  // Even the encoder handler (or others which are notified by the scan_finished_hook) still
  // work properly, because they are clearing the appr. "changed" flags, so that the DIN
  // values won't be touched by the XOR operation.
  if( debounce_time && debounce_ctr ) {
    --debounce_ctr;
 8010cf2:	700b      	strb	r3, [r1, #0]

    for(i=0; i<num_sr; ++i) {
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	4283      	cmp	r3, r0
 8010cf8:	da09      	bge.n	8010d0e <MIOS32_SRIO_DMA_Callback+0x8a>
      mios32_srio_din[i] ^= mios32_srio_din_changed[i];
 8010cfa:	4908      	ldr	r1, [pc, #32]	; (8010d1c <MIOS32_SRIO_DMA_Callback+0x98>)
 8010cfc:	4a06      	ldr	r2, [pc, #24]	; (8010d18 <MIOS32_SRIO_DMA_Callback+0x94>)
 8010cfe:	5ccc      	ldrb	r4, [r1, r3]
 8010d00:	5cd5      	ldrb	r5, [r2, r3]
 8010d02:	406c      	eors	r4, r5
 8010d04:	54cc      	strb	r4, [r1, r3]
      mios32_srio_din_changed[i] = 0;
 8010d06:	2100      	movs	r1, #0
 8010d08:	54d1      	strb	r1, [r2, r3]
  // work properly, because they are clearing the appr. "changed" flags, so that the DIN
  // values won't be touched by the XOR operation.
  if( debounce_time && debounce_ctr ) {
    --debounce_ctr;

    for(i=0; i<num_sr; ++i) {
 8010d0a:	3301      	adds	r3, #1
 8010d0c:	e7f3      	b.n	8010cf6 <MIOS32_SRIO_DMA_Callback+0x72>
 8010d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d10:	2000016e 	.word	0x2000016e
 8010d14:	2000016d 	.word	0x2000016d
 8010d18:	20002df2 	.word	0x20002df2
 8010d1c:	20002e22 	.word	0x20002e22
 8010d20:	20002e12 	.word	0x20002e12
 8010d24:	20000168 	.word	0x20000168
 8010d28:	2000016c 	.word	0x2000016c
 8010d2c:	2000016f 	.word	0x2000016f

08010d30 <MIOS32_SRIO_Init>:
//! Initializes SPI pins and peripheral
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SRIO_Init(u32 mode)
{
 8010d30:	b510      	push	{r4, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 8010d32:	2800      	cmp	r0, #0
 8010d34:	d12e      	bne.n	8010d94 <MIOS32_SRIO_Init+0x64>
    return -1; // unsupported mode

  int i;

  // disable notification hook
  srio_scan_finished_hook = NULL;
 8010d36:	4b19      	ldr	r3, [pc, #100]	; (8010d9c <MIOS32_SRIO_Init+0x6c>)

  // actual scanned SRs (MIOS32_SRIO_NUM_SR by default, but can be changed to lower value during runtime)
  num_sr = MIOS32_SRIO_NUM_SR;
 8010d38:	4919      	ldr	r1, [pc, #100]	; (8010da0 <MIOS32_SRIO_Init+0x70>)
    return -1; // unsupported mode

  int i;

  // disable notification hook
  srio_scan_finished_hook = NULL;
 8010d3a:	6018      	str	r0, [r3, #0]

  // actual scanned SRs (MIOS32_SRIO_NUM_SR by default, but can be changed to lower value during runtime)
  num_sr = MIOS32_SRIO_NUM_SR;
 8010d3c:	2210      	movs	r2, #16
 8010d3e:	700a      	strb	r2, [r1, #0]

  // clear chains
  // will be done again in MIOS32_DIN_Init and MIOS32_DOUT_Init
  // we don't reference to these functions here to allow the programmer to remove/replace these driver modules)
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
 8010d40:	4603      	mov	r3, r0
#if MIOS32_SRIO_NUM_DOUT_PAGES == 1
    mios32_srio_dout[0][i] = 0x00;       // passive state (LEDs off)
 8010d42:	4818      	ldr	r0, [pc, #96]	; (8010da4 <MIOS32_SRIO_Init+0x74>)
#else
    int j;
    for(j=0; j<MIOS32_SRIO_NUM_DOUT_PAGES; ++j)
      mios32_srio_dout[j][i] = 0x00;       // passive state (LEDs off)
#endif
    mios32_srio_din[i] = 0xff;        // passive state (Buttons depressed)
 8010d44:	4918      	ldr	r1, [pc, #96]	; (8010da8 <MIOS32_SRIO_Init+0x78>)
  // clear chains
  // will be done again in MIOS32_DIN_Init and MIOS32_DOUT_Init
  // we don't reference to these functions here to allow the programmer to remove/replace these driver modules)
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
#if MIOS32_SRIO_NUM_DOUT_PAGES == 1
    mios32_srio_dout[0][i] = 0x00;       // passive state (LEDs off)
 8010d46:	2400      	movs	r4, #0
 8010d48:	54c4      	strb	r4, [r0, r3]
    int j;
    for(j=0; j<MIOS32_SRIO_NUM_DOUT_PAGES; ++j)
      mios32_srio_dout[j][i] = 0x00;       // passive state (LEDs off)
#endif
    mios32_srio_din[i] = 0xff;        // passive state (Buttons depressed)
    mios32_srio_din_buffer[i] = 0xff; // passive state (Buttons depressed)
 8010d4a:	4818      	ldr	r0, [pc, #96]	; (8010dac <MIOS32_SRIO_Init+0x7c>)
#else
    int j;
    for(j=0; j<MIOS32_SRIO_NUM_DOUT_PAGES; ++j)
      mios32_srio_dout[j][i] = 0x00;       // passive state (LEDs off)
#endif
    mios32_srio_din[i] = 0xff;        // passive state (Buttons depressed)
 8010d4c:	22ff      	movs	r2, #255	; 0xff
 8010d4e:	54ca      	strb	r2, [r1, r3]
    mios32_srio_din_buffer[i] = 0xff; // passive state (Buttons depressed)
 8010d50:	54c2      	strb	r2, [r0, r3]
    mios32_srio_din_changed[i] = 0;   // no change
 8010d52:	4a17      	ldr	r2, [pc, #92]	; (8010db0 <MIOS32_SRIO_Init+0x80>)
 8010d54:	54d4      	strb	r4, [r2, r3]
  num_sr = MIOS32_SRIO_NUM_SR;

  // clear chains
  // will be done again in MIOS32_DIN_Init and MIOS32_DOUT_Init
  // we don't reference to these functions here to allow the programmer to remove/replace these driver modules)
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
 8010d56:	3301      	adds	r3, #1
 8010d58:	2b10      	cmp	r3, #16
 8010d5a:	d1f2      	bne.n	8010d42 <MIOS32_SRIO_Init+0x12>
    mios32_srio_din_changed[i] = 0;   // no change
  }

  // initial debounce time (debouncing disabled)
  debounce_time = 0;
  debounce_ctr = 0;
 8010d5c:	4815      	ldr	r0, [pc, #84]	; (8010db4 <MIOS32_SRIO_Init+0x84>)
    mios32_srio_din_buffer[i] = 0xff; // passive state (Buttons depressed)
    mios32_srio_din_changed[i] = 0;   // no change
  }

  // initial debounce time (debouncing disabled)
  debounce_time = 0;
 8010d5e:	4916      	ldr	r1, [pc, #88]	; (8010db8 <MIOS32_SRIO_Init+0x88>)
  debounce_ctr = 0;
 8010d60:	7004      	strb	r4, [r0, #0]
  // start with first page
  mios32_srio_dout_page_ctr = 0;
#endif

  // initial state of RCLK
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 1); // spi, rc_pin, pin_value
 8010d62:	2001      	movs	r0, #1
    mios32_srio_din_buffer[i] = 0xff; // passive state (Buttons depressed)
    mios32_srio_din_changed[i] = 0;   // no change
  }

  // initial debounce time (debouncing disabled)
  debounce_time = 0;
 8010d64:	700c      	strb	r4, [r1, #0]
  // start with first page
  mios32_srio_dout_page_ctr = 0;
#endif

  // initial state of RCLK
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 1); // spi, rc_pin, pin_value
 8010d66:	4602      	mov	r2, r0
 8010d68:	4621      	mov	r1, r4
 8010d6a:	f001 fe0b 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#ifdef MIOS32_SRIO_SPI_RC_PIN2
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN2, 1); // spi, rc_pin, pin_value
 8010d6e:	2001      	movs	r0, #1
 8010d70:	4602      	mov	r2, r0
 8010d72:	4601      	mov	r1, r0
 8010d74:	f001 fe06 	bl	8012984 <MIOS32_SPI_RC_PinSet>
  // using 2 MHz instead of 50 MHz to avoid fast transients which can cause flickering!
  // optionally using open drain mode for cheap and sufficient levelshifting from 3.3V to 5V
#if MIOS32_SRIO_OUTPUTS_OD
  MIOS32_SPI_IO_Init(MIOS32_SRIO_SPI, MIOS32_SPI_PIN_DRIVER_WEAK_OD);
#else
  MIOS32_SPI_IO_Init(MIOS32_SRIO_SPI, MIOS32_SPI_PIN_DRIVER_WEAK);
 8010d78:	2102      	movs	r1, #2
 8010d7a:	2001      	movs	r0, #1
 8010d7c:	f001 fcc4 	bl	8012708 <MIOS32_SPI_IO_Init>
#endif

  // init SPI port for baudrate of ca. 2 uS period @ 72 MHz
  MIOS32_SPI_TransferModeInit(MIOS32_SRIO_SPI, MIOS32_SPI_MODE_CLK1_PHASE1, MIOS32_SPI_PRESCALER_128);
 8010d80:	2206      	movs	r2, #6
 8010d82:	2001      	movs	r0, #1
 8010d84:	2103      	movs	r1, #3
 8010d86:	f001 fe5f 	bl	8012a48 <MIOS32_SPI_TransferModeInit>

  // notify that SRIO values have been transfered
  // (cleared on each ScanStart, set on each DMA IRQ invokation for proper synchronisation)
  srio_values_transfered = 1;
 8010d8a:	4b0c      	ldr	r3, [pc, #48]	; (8010dbc <MIOS32_SRIO_Init+0x8c>)
 8010d8c:	2201      	movs	r2, #1
 8010d8e:	701a      	strb	r2, [r3, #0]

  return 0;
 8010d90:	4620      	mov	r0, r4
 8010d92:	bd10      	pop	{r4, pc}
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SRIO_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8010d94:	f04f 30ff 	mov.w	r0, #4294967295
  // notify that SRIO values have been transfered
  // (cleared on each ScanStart, set on each DMA IRQ invokation for proper synchronisation)
  srio_values_transfered = 1;

  return 0;
}
 8010d98:	bd10      	pop	{r4, pc}
 8010d9a:	bf00      	nop
 8010d9c:	20000168 	.word	0x20000168
 8010da0:	2000016d 	.word	0x2000016d
 8010da4:	20002e02 	.word	0x20002e02
 8010da8:	20002e22 	.word	0x20002e22
 8010dac:	20002e12 	.word	0x20002e12
 8010db0:	20002df2 	.word	0x20002df2
 8010db4:	2000016f 	.word	0x2000016f
 8010db8:	2000016c 	.word	0x2000016c
 8010dbc:	2000016e 	.word	0x2000016e

08010dc0 <MIOS32_SRIO_ScanNumGet>:
//! \return number of SRs
/////////////////////////////////////////////////////////////////////////////
u8 MIOS32_SRIO_ScanNumGet(void)
{
  return num_sr;
}
 8010dc0:	4b01      	ldr	r3, [pc, #4]	; (8010dc8 <MIOS32_SRIO_ScanNumGet+0x8>)
 8010dc2:	7818      	ldrb	r0, [r3, #0]
 8010dc4:	4770      	bx	lr
 8010dc6:	bf00      	nop
 8010dc8:	2000016d 	.word	0x2000016d

08010dcc <MIOS32_SRIO_DebounceStart>:
//! it in a common application.
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SRIO_DebounceStart(void)
{
  debounce_ctr = debounce_time;
 8010dcc:	4b02      	ldr	r3, [pc, #8]	; (8010dd8 <MIOS32_SRIO_DebounceStart+0xc>)
 8010dce:	4803      	ldr	r0, [pc, #12]	; (8010ddc <MIOS32_SRIO_DebounceStart+0x10>)
 8010dd0:	781a      	ldrb	r2, [r3, #0]
 8010dd2:	7002      	strb	r2, [r0, #0]
  return 0; // no error
}
 8010dd4:	2000      	movs	r0, #0
 8010dd6:	4770      	bx	lr
 8010dd8:	2000016c 	.word	0x2000016c
 8010ddc:	2000016f 	.word	0x2000016f

08010de0 <MIOS32_SRIO_ScanStart>:
//!     (all DOUT registers written, all DIN registers read)
//!     use NULL if no function should be called
//! \return < 0 if operation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SRIO_ScanStart(void *_notify_hook)
{
 8010de0:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if MIOS32_SRIO_NUM_SR == 0
  return -1; // no SRIO scan required
#endif

  if( num_sr == 0 )
 8010de2:	4d17      	ldr	r5, [pc, #92]	; (8010e40 <MIOS32_SRIO_ScanStart+0x60>)
 8010de4:	782b      	ldrb	r3, [r5, #0]
 8010de6:	b323      	cbz	r3, 8010e32 <MIOS32_SRIO_ScanStart+0x52>

  // exit if previous stream hasn't been sent yet (no additional transfer required)
  // THIS IS A FAILSAVE MEASURE ONLY!
  // should never happen if MIOS32_SRIO_ScanStart is called each mS
  // the transfer itself takes ca. 225 uS (if 16 SRIOs are scanned)
  if( !srio_values_transfered )
 8010de8:	4916      	ldr	r1, [pc, #88]	; (8010e44 <MIOS32_SRIO_ScanStart+0x64>)
 8010dea:	780a      	ldrb	r2, [r1, #0]
 8010dec:	b322      	cbz	r2, 8010e38 <MIOS32_SRIO_ScanStart+0x58>

  // notify that new values have to be transfered
  srio_values_transfered = 0;

  // change notification function
  srio_scan_finished_hook = _notify_hook;
 8010dee:	4b16      	ldr	r3, [pc, #88]	; (8010e48 <MIOS32_SRIO_ScanStart+0x68>)
  // the transfer itself takes ca. 225 uS (if 16 SRIOs are scanned)
  if( !srio_values_transfered )
    return -2; // notify this special scenario - we could retry here

  // notify that new values have to be transfered
  srio_values_transfered = 0;
 8010df0:	2400      	movs	r4, #0

  // change notification function
  srio_scan_finished_hook = _notify_hook;
 8010df2:	6018      	str	r0, [r3, #0]
  // the transfer itself takes ca. 225 uS (if 16 SRIOs are scanned)
  if( !srio_values_transfered )
    return -2; // notify this special scenario - we could retry here

  // notify that new values have to be transfered
  srio_values_transfered = 0;
 8010df4:	700c      	strb	r4, [r1, #0]
  srio_scan_finished_hook = _notify_hook;

  // before first byte will be sent:
  // latch DIN registers by pulsing RCLK: 1->0->1
  // TODO: maybe we should disable all IRQs here for higher accuracy
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 0); // spi, rc_pin, pin_value
 8010df6:	4622      	mov	r2, r4
 8010df8:	4621      	mov	r1, r4
 8010dfa:	2001      	movs	r0, #1
 8010dfc:	f001 fdc2 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#ifdef MIOS32_SRIO_SPI_RC_PIN2
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN2, 0); // spi, rc_pin, pin_value
 8010e00:	2001      	movs	r0, #1
 8010e02:	4601      	mov	r1, r0
 8010e04:	4622      	mov	r2, r4
 8010e06:	f001 fdbd 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#endif
  // delay disabled - the delay caused by MIOS32_SPI_RC_PinSet function calls is sufficient
  //MIOS32_DELAY_Wait_uS(1);
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN, 1); // spi, rc_pin, pin_value
 8010e0a:	2001      	movs	r0, #1
 8010e0c:	4621      	mov	r1, r4
 8010e0e:	4602      	mov	r2, r0
 8010e10:	f001 fdb8 	bl	8012984 <MIOS32_SPI_RC_PinSet>
#ifdef MIOS32_SRIO_SPI_RC_PIN2
  MIOS32_SPI_RC_PinSet(MIOS32_SRIO_SPI, MIOS32_SRIO_SPI_RC_PIN2, 1); // spi, rc_pin, pin_value
 8010e14:	2001      	movs	r0, #1
 8010e16:	4601      	mov	r1, r0
 8010e18:	4602      	mov	r2, r0
 8010e1a:	f001 fdb3 	bl	8012984 <MIOS32_SPI_RC_PinSet>
  if( ++mios32_srio_dout_page_ctr >= MIOS32_SRIO_NUM_DOUT_PAGES )
    mios32_srio_dout_page_ctr = 0;
#endif

  // start DMA transfer
  MIOS32_SPI_TransferBlock(MIOS32_SRIO_SPI,
 8010e1e:	480b      	ldr	r0, [pc, #44]	; (8010e4c <MIOS32_SRIO_ScanStart+0x6c>)
 8010e20:	782b      	ldrb	r3, [r5, #0]
 8010e22:	9000      	str	r0, [sp, #0]
 8010e24:	490a      	ldr	r1, [pc, #40]	; (8010e50 <MIOS32_SRIO_ScanStart+0x70>)
 8010e26:	4a0b      	ldr	r2, [pc, #44]	; (8010e54 <MIOS32_SRIO_ScanStart+0x74>)
 8010e28:	2001      	movs	r0, #1
 8010e2a:	f001 ffc1 	bl	8012db0 <MIOS32_SPI_TransferBlock>
			   (u8 *)&mios32_srio_dout[mios32_srio_dout_page_ctr][0], (u8 *)&mios32_srio_din_buffer[0],
#endif
			   num_sr,
			   MIOS32_SRIO_DMA_Callback);

  return 0;
 8010e2e:	4620      	mov	r0, r4
 8010e30:	e004      	b.n	8010e3c <MIOS32_SRIO_ScanStart+0x5c>
#if MIOS32_SRIO_NUM_SR == 0
  return -1; // no SRIO scan required
#endif

  if( num_sr == 0 )
    return -1; // SRIO disabled during runtime
 8010e32:	f04f 30ff 	mov.w	r0, #4294967295
 8010e36:	e001      	b.n	8010e3c <MIOS32_SRIO_ScanStart+0x5c>
  // exit if previous stream hasn't been sent yet (no additional transfer required)
  // THIS IS A FAILSAVE MEASURE ONLY!
  // should never happen if MIOS32_SRIO_ScanStart is called each mS
  // the transfer itself takes ca. 225 uS (if 16 SRIOs are scanned)
  if( !srio_values_transfered )
    return -2; // notify this special scenario - we could retry here
 8010e38:	f06f 0001 	mvn.w	r0, #1
#endif
			   num_sr,
			   MIOS32_SRIO_DMA_Callback);

  return 0;
}
 8010e3c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8010e3e:	bf00      	nop
 8010e40:	2000016d 	.word	0x2000016d
 8010e44:	2000016e 	.word	0x2000016e
 8010e48:	20000168 	.word	0x20000168
 8010e4c:	08010c85 	.word	0x08010c85
 8010e50:	20002e02 	.word	0x20002e02
 8010e54:	20002e12 	.word	0x20002e12

08010e58 <MIOS32_DIN_Init>:
s32 MIOS32_DIN_Init(u32 mode)
{
  u8 i;

  // currently only mode 0 supported
  if( mode != 0 )
 8010e58:	b950      	cbnz	r0, 8010e70 <MIOS32_DIN_Init+0x18>
 8010e5a:	4603      	mov	r3, r0
    return -1; // unsupported mode

  // clear DIN part of SRIO chain
  // TODO: here we could provide an option to invert the default value
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
    mios32_srio_din[i] = 0xff; // passive state
 8010e5c:	4a06      	ldr	r2, [pc, #24]	; (8010e78 <MIOS32_DIN_Init+0x20>)
 8010e5e:	21ff      	movs	r1, #255	; 0xff
 8010e60:	54d1      	strb	r1, [r2, r3]
    mios32_srio_din_changed[i] = 0;
 8010e62:	4906      	ldr	r1, [pc, #24]	; (8010e7c <MIOS32_DIN_Init+0x24>)
 8010e64:	2000      	movs	r0, #0
 8010e66:	54c8      	strb	r0, [r1, r3]
 8010e68:	3301      	adds	r3, #1
  if( mode != 0 )
    return -1; // unsupported mode

  // clear DIN part of SRIO chain
  // TODO: here we could provide an option to invert the default value
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
 8010e6a:	2b10      	cmp	r3, #16
 8010e6c:	d1f6      	bne.n	8010e5c <MIOS32_DIN_Init+0x4>
 8010e6e:	4770      	bx	lr
{
  u8 i;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8010e70:	f04f 30ff 	mov.w	r0, #4294967295
    mios32_srio_din[i] = 0xff; // passive state
    mios32_srio_din_changed[i] = 0;
  }

  return 0;
}
 8010e74:	4770      	bx	lr
 8010e76:	bf00      	nop
 8010e78:	20002e22 	.word	0x20002e22
 8010e7c:	20002df2 	.word	0x20002df2

08010e80 <MIOS32_DIN_SRChangedGetAndClear>:
//! \param[in] mask pin mask (8bit value)
//! \return 8bit value which contains the selected (masked) change flags
//! \return no error status (-1)! - if unavailable SR selected, 0x00 will be returned
/////////////////////////////////////////////////////////////////////////////
u8 MIOS32_DIN_SRChangedGetAndClear(u32 sr, u8 mask)
{
 8010e80:	b570      	push	{r4, r5, r6, lr}
 8010e82:	4604      	mov	r4, r0
 8010e84:	460d      	mov	r5, r1
  u8 num_sr = MIOS32_SRIO_ScanNumGet();
 8010e86:	f7ff ff9b 	bl	8010dc0 <MIOS32_SRIO_ScanNumGet>
  u8 changed;

  // check if SR available
  if( sr >= num_sr )
 8010e8a:	4284      	cmp	r4, r0
 8010e8c:	d20b      	bcs.n	8010ea6 <MIOS32_DIN_SRChangedGetAndClear+0x26>
    return 0x00;

  // get and clear changed flags - must be atomic!
  MIOS32_IRQ_Disable();
 8010e8e:	f001 fbed 	bl	801266c <MIOS32_IRQ_Disable>
  changed = mios32_srio_din_changed[sr] & mask;
 8010e92:	4b06      	ldr	r3, [pc, #24]	; (8010eac <MIOS32_DIN_SRChangedGetAndClear+0x2c>)
 8010e94:	5d1e      	ldrb	r6, [r3, r4]
  mios32_srio_din_changed[sr] &= ~mask;
 8010e96:	5d1a      	ldrb	r2, [r3, r4]
  if( sr >= num_sr )
    return 0x00;

  // get and clear changed flags - must be atomic!
  MIOS32_IRQ_Disable();
  changed = mios32_srio_din_changed[sr] & mask;
 8010e98:	402e      	ands	r6, r5
  mios32_srio_din_changed[sr] &= ~mask;
 8010e9a:	ea22 0505 	bic.w	r5, r2, r5
 8010e9e:	551d      	strb	r5, [r3, r4]
  MIOS32_IRQ_Enable();
 8010ea0:	f001 fbf8 	bl	8012694 <MIOS32_IRQ_Enable>

  return changed;
 8010ea4:	e000      	b.n	8010ea8 <MIOS32_DIN_SRChangedGetAndClear+0x28>
  u8 num_sr = MIOS32_SRIO_ScanNumGet();
  u8 changed;

  // check if SR available
  if( sr >= num_sr )
    return 0x00;
 8010ea6:	2600      	movs	r6, #0
  changed = mios32_srio_din_changed[sr] & mask;
  mios32_srio_din_changed[sr] &= ~mask;
  MIOS32_IRQ_Enable();

  return changed;
}
 8010ea8:	4630      	mov	r0, r6
 8010eaa:	bd70      	pop	{r4, r5, r6, pc}
 8010eac:	20002df2 	.word	0x20002df2

08010eb0 <MIOS32_DIN_Handler>:
//! \endcode
//! \param[in] _callback pointer to callback function
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DIN_Handler(void *_callback)
{
 8010eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010eb4:	4607      	mov	r7, r0
  s32 sr;
  s32 sr_pin;
  u8 changed;
  void (*callback)(u32 pin, u32 value) = _callback;
  u8 num_sr = MIOS32_SRIO_ScanNumGet();
 8010eb6:	f7ff ff83 	bl	8010dc0 <MIOS32_SRIO_ScanNumGet>
  // no SRIOs?
#if MIOS32_SRIO_NUM_SR == 0
  return -1;
#endif

  if( num_sr == 0 )
 8010eba:	4606      	mov	r6, r0
 8010ebc:	b320      	cbz	r0, 8010f08 <MIOS32_DIN_Handler+0x58>
    return -1;

  // no callback function?
  if( _callback == NULL )
 8010ebe:	b31f      	cbz	r7, 8010f08 <MIOS32_DIN_Handler+0x58>
 8010ec0:	2400      	movs	r4, #0
    return -1;

  // check all shift registers for DIN pin changes
  for(sr=0; sr<num_sr; ++sr) {
 8010ec2:	42b4      	cmp	r4, r6
 8010ec4:	da1d      	bge.n	8010f02 <MIOS32_DIN_Handler+0x52>
    
    // check if there are pin changes (mask all pins)
    changed = MIOS32_DIN_SRChangedGetAndClear(sr, 0xff);
 8010ec6:	4620      	mov	r0, r4
 8010ec8:	21ff      	movs	r1, #255	; 0xff
 8010eca:	f7ff ffd9 	bl	8010e80 <MIOS32_DIN_SRChangedGetAndClear>

    // any pin change at this SR?
    if( !changed )
 8010ece:	4680      	mov	r8, r0
 8010ed0:	b908      	cbnz	r0, 8010ed6 <MIOS32_DIN_Handler+0x26>
  // no callback function?
  if( _callback == NULL )
    return -1;

  // check all shift registers for DIN pin changes
  for(sr=0; sr<num_sr; ++sr) {
 8010ed2:	3401      	adds	r4, #1
 8010ed4:	e7f5      	b.n	8010ec2 <MIOS32_DIN_Handler+0x12>
//!   void DIN_NotifyToggle(u32 pin, u32 value)
//! \endcode
//! \param[in] _callback pointer to callback function
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DIN_Handler(void *_callback)
 8010ed6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8010eda:	2500      	movs	r5, #0
    if( !changed )
      continue;

    // check all 8 pins of the SR
    for(sr_pin=0; sr_pin<8; ++sr_pin)
      if( changed & (1 << sr_pin) ) {
 8010edc:	fa48 f305 	asr.w	r3, r8, r5
 8010ee0:	07db      	lsls	r3, r3, #31
 8010ee2:	d50a      	bpl.n	8010efa <MIOS32_DIN_Handler+0x4a>
	// call the notification function
	callback(8*sr+sr_pin, (mios32_srio_din[sr] & (1 << sr_pin)) ? 1 : 0);
 8010ee4:	480a      	ldr	r0, [pc, #40]	; (8010f10 <MIOS32_DIN_Handler+0x60>)
 8010ee6:	5d01      	ldrb	r1, [r0, r4]
 8010ee8:	fa41 f105 	asr.w	r1, r1, r5
 8010eec:	eb05 0009 	add.w	r0, r5, r9
 8010ef0:	f001 0101 	and.w	r1, r1, #1
 8010ef4:	47b8      	blx	r7

	// start debouncing (if enabled in SRIO driver)
	MIOS32_SRIO_DebounceStart();
 8010ef6:	f7ff ff69 	bl	8010dcc <MIOS32_SRIO_DebounceStart>
    // any pin change at this SR?
    if( !changed )
      continue;

    // check all 8 pins of the SR
    for(sr_pin=0; sr_pin<8; ++sr_pin)
 8010efa:	3501      	adds	r5, #1
 8010efc:	2d08      	cmp	r5, #8
 8010efe:	d1ed      	bne.n	8010edc <MIOS32_DIN_Handler+0x2c>
 8010f00:	e7e7      	b.n	8010ed2 <MIOS32_DIN_Handler+0x22>
	// start debouncing (if enabled in SRIO driver)
	MIOS32_SRIO_DebounceStart();
      }
  }

  return 0;
 8010f02:	2000      	movs	r0, #0
 8010f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
#if MIOS32_SRIO_NUM_SR == 0
  return -1;
#endif

  if( num_sr == 0 )
    return -1;
 8010f08:	f04f 30ff 	mov.w	r0, #4294967295
	MIOS32_SRIO_DebounceStart();
      }
  }

  return 0;
}
 8010f0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f10:	20002e22 	.word	0x20002e22

08010f14 <MIOS32_DOUT_Init>:
s32 MIOS32_DOUT_Init(u32 mode)
{
  int i;

  // currently only mode 0 supported
  if( mode != 0 )
 8010f14:	b938      	cbnz	r0, 8010f26 <MIOS32_DOUT_Init+0x12>
 8010f16:	4603      	mov	r3, r0

  // clear DOUT part of SRIO chain
  // TODO: here we could provide an option to invert the default value
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
#if MIOS32_SRIO_NUM_DOUT_PAGES < 2
    mios32_srio_dout[0][i] = 0;
 8010f18:	4a04      	ldr	r2, [pc, #16]	; (8010f2c <MIOS32_DOUT_Init+0x18>)
 8010f1a:	2000      	movs	r0, #0
 8010f1c:	54d0      	strb	r0, [r2, r3]
  if( mode != 0 )
    return -1; // unsupported mode

  // clear DOUT part of SRIO chain
  // TODO: here we could provide an option to invert the default value
  for(i=0; i<MIOS32_SRIO_NUM_SR; ++i) {
 8010f1e:	3301      	adds	r3, #1
 8010f20:	2b10      	cmp	r3, #16
 8010f22:	d1f9      	bne.n	8010f18 <MIOS32_DOUT_Init+0x4>
 8010f24:	4770      	bx	lr
{
  int i;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8010f26:	f04f 30ff 	mov.w	r0, #4294967295
      mios32_srio_dout[j][i] = 0;
#endif
  }

  return 0;
}
 8010f2a:	4770      	bx	lr
 8010f2c:	20002e02 	.word	0x20002e02

08010f30 <MIOS32_ENC_Init>:
s32 MIOS32_ENC_Init(u32 mode)
{
  u8 i;

  // currently only mode 0 supported
  if( mode != 0 )
 8010f30:	bb60      	cbnz	r0, 8010f8c <MIOS32_ENC_Init+0x5c>
    return -1; // unsupported mode

  // clear encoder variables
  for(i=0; i<MIOS32_ENC_NUM_MAX; ++i) {
    enc_config[i].cfg.type = DISABLED; // disable encoder
 8010f32:	4b18      	ldr	r3, [pc, #96]	; (8010f94 <MIOS32_ENC_Init+0x64>)

    enc_state[i].state = 0xf; // all pins released
 8010f34:	4918      	ldr	r1, [pc, #96]	; (8010f98 <MIOS32_ENC_Init+0x68>)
  if( mode != 0 )
    return -1; // unsupported mode

  // clear encoder variables
  for(i=0; i<MIOS32_ENC_NUM_MAX; ++i) {
    enc_config[i].cfg.type = DISABLED; // disable encoder
 8010f36:	f813 2020 	ldrb.w	r2, [r3, r0, lsl #2]
 8010f3a:	f36f 0207 	bfc	r2, #0, #8
 8010f3e:	f803 2020 	strb.w	r2, [r3, r0, lsl #2]

    enc_state[i].state = 0xf; // all pins released
 8010f42:	f811 3030 	ldrb.w	r3, [r1, r0, lsl #3]
    enc_state[i].decinc = 0;
 8010f46:	f043 020f 	orr.w	r2, r3, #15
 8010f4a:	f36f 1204 	bfc	r2, #4, #1
 8010f4e:	f801 2030 	strb.w	r2, [r1, r0, lsl #3]
    enc_state[i].incrementer = 0;
 8010f52:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010f56:	3001      	adds	r0, #1
 8010f58:	784b      	ldrb	r3, [r1, #1]
    enc_state[i].accelerator = 0;
 8010f5a:	788a      	ldrb	r2, [r1, #2]
  for(i=0; i<MIOS32_ENC_NUM_MAX; ++i) {
    enc_config[i].cfg.type = DISABLED; // disable encoder

    enc_state[i].state = 0xf; // all pins released
    enc_state[i].decinc = 0;
    enc_state[i].incrementer = 0;
 8010f5c:	f36f 0307 	bfc	r3, #0, #8
 8010f60:	704b      	strb	r3, [r1, #1]
    enc_state[i].accelerator = 0;
    enc_state[i].prev_state_dec = 0;
 8010f62:	78cb      	ldrb	r3, [r1, #3]
    enc_config[i].cfg.type = DISABLED; // disable encoder

    enc_state[i].state = 0xf; // all pins released
    enc_state[i].decinc = 0;
    enc_state[i].incrementer = 0;
    enc_state[i].accelerator = 0;
 8010f64:	f36f 0207 	bfc	r2, #0, #8
 8010f68:	708a      	strb	r2, [r1, #2]
    enc_state[i].prev_state_dec = 0;
    enc_state[i].prev_state_inc = 0;
 8010f6a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8010f6e:	f36f 1207 	bfc	r2, #4, #4
    enc_state[i].prev_acc = 0;
 8010f72:	790b      	ldrb	r3, [r1, #4]
    enc_state[i].state = 0xf; // all pins released
    enc_state[i].decinc = 0;
    enc_state[i].incrementer = 0;
    enc_state[i].accelerator = 0;
    enc_state[i].prev_state_dec = 0;
    enc_state[i].prev_state_inc = 0;
 8010f74:	70ca      	strb	r2, [r1, #3]
    enc_state[i].prev_acc = 0;
    enc_state[i].predivider = 0;
 8010f76:	794a      	ldrb	r2, [r1, #5]
    enc_state[i].decinc = 0;
    enc_state[i].incrementer = 0;
    enc_state[i].accelerator = 0;
    enc_state[i].prev_state_dec = 0;
    enc_state[i].prev_state_inc = 0;
    enc_state[i].prev_acc = 0;
 8010f78:	f36f 0307 	bfc	r3, #0, #8
    enc_state[i].predivider = 0;
 8010f7c:	f36f 0203 	bfc	r2, #0, #4
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  // clear encoder variables
  for(i=0; i<MIOS32_ENC_NUM_MAX; ++i) {
 8010f80:	2840      	cmp	r0, #64	; 0x40
    enc_state[i].decinc = 0;
    enc_state[i].incrementer = 0;
    enc_state[i].accelerator = 0;
    enc_state[i].prev_state_dec = 0;
    enc_state[i].prev_state_inc = 0;
    enc_state[i].prev_acc = 0;
 8010f82:	710b      	strb	r3, [r1, #4]
    enc_state[i].predivider = 0;
 8010f84:	714a      	strb	r2, [r1, #5]
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  // clear encoder variables
  for(i=0; i<MIOS32_ENC_NUM_MAX; ++i) {
 8010f86:	d1d4      	bne.n	8010f32 <MIOS32_ENC_Init+0x2>
    enc_state[i].prev_state_inc = 0;
    enc_state[i].prev_acc = 0;
    enc_state[i].predivider = 0;
  }

  return 0; // no error
 8010f88:	2000      	movs	r0, #0
 8010f8a:	4770      	bx	lr
{
  u8 i;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8010f8c:	f04f 30ff 	mov.w	r0, #4294967295
    enc_state[i].prev_acc = 0;
    enc_state[i].predivider = 0;
  }

  return 0; // no error
}
 8010f90:	4770      	bx	lr
 8010f92:	bf00      	nop
 8010f94:	20002e38 	.word	0x20002e38
 8010f98:	20002f38 	.word	0x20002f38

08010f9c <MIOS32_ENC_UpdateStates>:
/////////////////////////////////////////////////////////////////////////////
//! This function has to be called after a SRIO scan to update encoder states
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_ENC_UpdateStates(void)
{
 8010f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fa0:	2700      	movs	r7, #0
  u8 enc;

  // check all encoders
  // Note: scanning of 64 encoders takes ca. 30 uS @ 72 MHz :-)
  for(enc=0; enc<MIOS32_ENC_NUM_MAX; ++enc) {
    mios32_enc_config_t *enc_config_ptr = &enc_config[enc];
 8010fa2:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8011204 <MIOS32_ENC_UpdateStates+0x268>

    // skip if encoder not configured
    if( enc_config_ptr->cfg.type == DISABLED )
 8010fa6:	f819 3027 	ldrb.w	r3, [r9, r7, lsl #2]
  u8 enc;

  // check all encoders
  // Note: scanning of 64 encoders takes ca. 30 uS @ 72 MHz :-)
  for(enc=0; enc<MIOS32_ENC_NUM_MAX; ++enc) {
    mios32_enc_config_t *enc_config_ptr = &enc_config[enc];
 8010faa:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8010fae:	eb0b 0809 	add.w	r8, fp, r9

    // skip if encoder not configured
    if( enc_config_ptr->cfg.type == DISABLED )
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	f000 8118 	beq.w	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
      continue;

    enc_state_t *enc_state_ptr = &enc_state[enc];
 8010fb8:	4d8f      	ldr	r5, [pc, #572]	; (80111f8 <MIOS32_ENC_UpdateStates+0x25c>)
 8010fba:	00fe      	lsls	r6, r7, #3
 8010fbc:	1974      	adds	r4, r6, r5

    // decrement accelerator until it is zero (used to determine rotation speed)
    if( enc_state_ptr->accelerator )
 8010fbe:	78a0      	ldrb	r0, [r4, #2]
 8010fc0:	b108      	cbz	r0, 8010fc6 <MIOS32_ENC_UpdateStates+0x2a>
      --enc_state_ptr->accelerator;
 8010fc2:	1e41      	subs	r1, r0, #1
 8010fc4:	70a1      	strb	r1, [r4, #2]

    // take over encoder state from SRIO handler if SR != 0
    // (if SR configured with 0 we expect that the state is controlled from application, e.g. by scanning GPIOs)
    if( enc_config_ptr->cfg.sr != 0 ) {
 8010fc6:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010fca:	b392      	cbz	r2, 8011032 <MIOS32_ENC_UpdateStates+0x96>
      // check if encoder state has been changed, and clear changed flags, so that the changes won't be propagated to DIN handler
      u8 sr = enc_config_ptr->cfg.sr-1;
      u8 pos = enc_config_ptr->cfg.pos;
 8010fcc:	f898 3001 	ldrb.w	r3, [r8, #1]
      u8 pos_normalized = pos & 6; // (0, 2, 4 or 6)
      u8 changed_mask = 3 << pos_normalized; // note: by checking mios32_srio_din_changed[sr] directly, we speed up the scanning of unmoved encoders by factor 3!
      enc_state_ptr->last12 = enc_state_ptr->act12;
 8010fd0:	f816 c005 	ldrb.w	ip, [r6, r5]

    // take over encoder state from SRIO handler if SR != 0
    // (if SR configured with 0 we expect that the state is controlled from application, e.g. by scanning GPIOs)
    if( enc_config_ptr->cfg.sr != 0 ) {
      // check if encoder state has been changed, and clear changed flags, so that the changes won't be propagated to DIN handler
      u8 sr = enc_config_ptr->cfg.sr-1;
 8010fd4:	f102 3aff 	add.w	sl, r2, #4294967295
      u8 pos = enc_config_ptr->cfg.pos;
 8010fd8:	095a      	lsrs	r2, r3, #5
      u8 pos_normalized = pos & 6; // (0, 2, 4 or 6)
      u8 changed_mask = 3 << pos_normalized; // note: by checking mios32_srio_din_changed[sr] directly, we speed up the scanning of unmoved encoders by factor 3!
 8010fda:	2003      	movs	r0, #3
 8010fdc:	f002 0306 	and.w	r3, r2, #6
 8010fe0:	fa00 f003 	lsl.w	r0, r0, r3
 8010fe4:	b2c1      	uxtb	r1, r0
      enc_state_ptr->last12 = enc_state_ptr->act12;
 8010fe6:	4660      	mov	r0, ip
 8010fe8:	f36c 0083 	bfi	r0, ip, #2, #2
 8010fec:	5570      	strb	r0, [r6, r5]

    // take over encoder state from SRIO handler if SR != 0
    // (if SR configured with 0 we expect that the state is controlled from application, e.g. by scanning GPIOs)
    if( enc_config_ptr->cfg.sr != 0 ) {
      // check if encoder state has been changed, and clear changed flags, so that the changes won't be propagated to DIN handler
      u8 sr = enc_config_ptr->cfg.sr-1;
 8010fee:	fa5f fa8a 	uxtb.w	sl, sl
      u8 pos = enc_config_ptr->cfg.pos;
      u8 pos_normalized = pos & 6; // (0, 2, 4 or 6)
      u8 changed_mask = 3 << pos_normalized; // note: by checking mios32_srio_din_changed[sr] directly, we speed up the scanning of unmoved encoders by factor 3!
      enc_state_ptr->last12 = enc_state_ptr->act12;
      if( (mios32_srio_din_changed[sr] & changed_mask) && MIOS32_DIN_SRChangedGetAndClear(sr, changed_mask) ) {
 8010ff2:	4882      	ldr	r0, [pc, #520]	; (80111fc <MIOS32_ENC_UpdateStates+0x260>)
 8010ff4:	f810 000a 	ldrb.w	r0, [r0, sl]
 8010ff8:	4201      	tst	r1, r0
 8010ffa:	d01a      	beq.n	8011032 <MIOS32_ENC_UpdateStates+0x96>
 8010ffc:	4650      	mov	r0, sl
 8010ffe:	9201      	str	r2, [sp, #4]
 8011000:	9300      	str	r3, [sp, #0]
 8011002:	f7ff ff3d 	bl	8010e80 <MIOS32_DIN_SRChangedGetAndClear>
 8011006:	9a01      	ldr	r2, [sp, #4]
 8011008:	9b00      	ldr	r3, [sp, #0]
 801100a:	b190      	cbz	r0, 8011032 <MIOS32_ENC_UpdateStates+0x96>
	u8 state = (mios32_srio_din[sr] >> pos_normalized) & 3;
 801100c:	497c      	ldr	r1, [pc, #496]	; (8011200 <MIOS32_ENC_UpdateStates+0x264>)
 801100e:	f811 000a 	ldrb.w	r0, [r1, sl]
 8011012:	fa40 f303 	asr.w	r3, r0, r3
 8011016:	f003 0103 	and.w	r1, r3, #3
	if( pos & 1 ) { // swap pins?
 801101a:	07d2      	lsls	r2, r2, #31
      u8 pos = enc_config_ptr->cfg.pos;
      u8 pos_normalized = pos & 6; // (0, 2, 4 or 6)
      u8 changed_mask = 3 << pos_normalized; // note: by checking mios32_srio_din_changed[sr] directly, we speed up the scanning of unmoved encoders by factor 3!
      enc_state_ptr->last12 = enc_state_ptr->act12;
      if( (mios32_srio_din_changed[sr] & changed_mask) && MIOS32_DIN_SRChangedGetAndClear(sr, changed_mask) ) {
	u8 state = (mios32_srio_din[sr] >> pos_normalized) & 3;
 801101c:	b2cb      	uxtb	r3, r1
	if( pos & 1 ) { // swap pins?
 801101e:	d504      	bpl.n	801102a <MIOS32_ENC_UpdateStates+0x8e>
	  state = ((state << 1) & 2) | (state >> 1);
 8011020:	004a      	lsls	r2, r1, #1
 8011022:	f002 0002 	and.w	r0, r2, #2
 8011026:	ea40 0353 	orr.w	r3, r0, r3, lsr #1
	}
	enc_state_ptr->act12 = state;
 801102a:	5da9      	ldrb	r1, [r5, r6]
 801102c:	f363 0101 	bfi	r1, r3, #0, #2
 8011030:	5571      	strb	r1, [r6, r5]
      }
    }

    // new encoder state?
    if( enc_state_ptr->last12 != enc_state_ptr->act12 ) {
 8011032:	5d70      	ldrb	r0, [r6, r5]
 8011034:	f3c0 0281 	ubfx	r2, r0, #2, #2
 8011038:	f000 0303 	and.w	r3, r0, #3
 801103c:	429a      	cmp	r2, r3
 801103e:	f000 80d3 	beq.w	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
      // INC       ->  ->  ->  ->  
      // ENC_STAT  2   B   D   4
      // Bit N     0   1   2   3 
      // This method is based on ideas from Avogra

      if( (enc_state_ptr->state == 0x01 && (enc_type & (1 << 4))) ||
 8011042:	f000 010f 	and.w	r1, r0, #15
 8011046:	2901      	cmp	r1, #1
      }
    }

    // new encoder state?
    if( enc_state_ptr->last12 != enc_state_ptr->act12 ) {
      mios32_enc_type_t enc_type = enc_config_ptr->cfg.type;
 8011048:	f81b 3009 	ldrb.w	r3, [fp, r9]
      // INC       ->  ->  ->  ->  
      // ENC_STAT  2   B   D   4
      // Bit N     0   1   2   3 
      // This method is based on ideas from Avogra

      if( (enc_state_ptr->state == 0x01 && (enc_type & (1 << 4))) ||
 801104c:	d102      	bne.n	8011054 <MIOS32_ENC_UpdateStates+0xb8>
 801104e:	f013 0f10 	tst.w	r3, #16
 8011052:	e00d      	b.n	8011070 <MIOS32_ENC_UpdateStates+0xd4>
 8011054:	2907      	cmp	r1, #7
 8011056:	d102      	bne.n	801105e <MIOS32_ENC_UpdateStates+0xc2>
	  (enc_state_ptr->state == 0x07 && (enc_type & (1 << 5))) ||
 8011058:	f013 0f20 	tst.w	r3, #32
 801105c:	e008      	b.n	8011070 <MIOS32_ENC_UpdateStates+0xd4>
 801105e:	290e      	cmp	r1, #14
 8011060:	d102      	bne.n	8011068 <MIOS32_ENC_UpdateStates+0xcc>
	  (enc_state_ptr->state == 0x0e && (enc_type & (1 << 6))) ||
 8011062:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011066:	e003      	b.n	8011070 <MIOS32_ENC_UpdateStates+0xd4>
 8011068:	2908      	cmp	r1, #8
 801106a:	d158      	bne.n	801111e <MIOS32_ENC_UpdateStates+0x182>
	  (enc_state_ptr->state == 0x08 && (enc_type & (1 << 7))) ) {
 801106c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011070:	f000 80ba 	beq.w	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
	// DEC
	// plausibility check: when accelerator > 0xe0, exit if last event was a INC.
	// if non-detented encoder: only do anything if the state has actually changed
	if( (enc_state_ptr->decinc || enc_state_ptr->accelerator <= 0xe0) && 
 8011074:	f000 0010 	and.w	r0, r0, #16
 8011078:	b2c2      	uxtb	r2, r0
 801107a:	b91a      	cbnz	r2, 8011084 <MIOS32_ENC_UpdateStates+0xe8>
 801107c:	78a1      	ldrb	r1, [r4, #2]
 801107e:	29e0      	cmp	r1, #224	; 0xe0
 8011080:	f200 80b2 	bhi.w	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
 8011084:	2bff      	cmp	r3, #255	; 0xff
 8011086:	d108      	bne.n	801109a <MIOS32_ENC_UpdateStates+0xfe>
	    (enc_type != 0xff || enc_state_ptr->state != enc_state_ptr->prev_state_dec) ) {
 8011088:	5d70      	ldrb	r0, [r6, r5]
 801108a:	78e3      	ldrb	r3, [r4, #3]
 801108c:	f000 020f 	and.w	r2, r0, #15
 8011090:	f003 010f 	and.w	r1, r3, #15
 8011094:	428a      	cmp	r2, r1
 8011096:	f000 80a7 	beq.w	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
	  // memorize DEC
	  enc_state_ptr->decinc = 1;
 801109a:	5d70      	ldrb	r0, [r6, r5]
 801109c:	f040 0310 	orr.w	r3, r0, #16
 80110a0:	5573      	strb	r3, [r6, r5]

	  // limit maximum increase of accelerator
	  if( (int)enc_state_ptr->accelerator - (int)enc_state_ptr->prev_acc > 20) {
 80110a2:	7921      	ldrb	r1, [r4, #4]
 80110a4:	78a2      	ldrb	r2, [r4, #2]
 80110a6:	1a50      	subs	r0, r2, r1
 80110a8:	2814      	cmp	r0, #20
 80110aa:	dd01      	ble.n	80110b0 <MIOS32_ENC_UpdateStates+0x114>
	    enc_state_ptr->accelerator = enc_state_ptr->prev_acc + 20;
 80110ac:	3114      	adds	r1, #20
 80110ae:	70a1      	strb	r1, [r4, #2]
	  }

	  // branch depending on speed mode
	  switch( enc_config_ptr->cfg.speed ) {
 80110b0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80110b4:	f013 0103 	ands.w	r1, r3, #3
 80110b8:	d015      	beq.n	80110e6 <MIOS32_ENC_UpdateStates+0x14a>
 80110ba:	2902      	cmp	r1, #2
 80110bc:	d123      	bne.n	8011106 <MIOS32_ENC_UpdateStates+0x16a>
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
 80110be:	78a1      	ldrb	r1, [r4, #2]
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
 80110c0:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80110c4:	f1c3 0007 	rsb	r0, r3, #7
	  // branch depending on speed mode
	  switch( enc_config_ptr->cfg.speed ) {
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
 80110c8:	f001 02c0 	and.w	r2, r1, #192	; 0xc0
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
	      acc = 1;
 80110cc:	fa32 f100 	lsrs.w	r1, r2, r0
	    int new_incrementer = enc_state_ptr->incrementer - acc;
 80110d0:	f994 2001 	ldrsb.w	r2, [r4, #1]
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
	      acc = 1;
 80110d4:	bf08      	it	eq
 80110d6:	2101      	moveq	r1, #1
	    int new_incrementer = enc_state_ptr->incrementer - acc;
 80110d8:	1a50      	subs	r0, r2, r1
	    if( new_incrementer < -70 ) // avoid overrun
	      new_incrementer = -70;
	    enc_state_ptr->incrementer = new_incrementer;
 80110da:	f06f 0345 	mvn.w	r3, #69	; 0x45
 80110de:	4298      	cmp	r0, r3
 80110e0:	bfb8      	it	lt
 80110e2:	4618      	movlt	r0, r3
 80110e4:	e011      	b.n	801110a <MIOS32_ENC_UpdateStates+0x16e>
	  } break;

	  case SLOW:
	    predivider = enc_state_ptr->predivider - (enc_config_ptr->cfg.speed_par+1);
 80110e6:	7960      	ldrb	r0, [r4, #5]
 80110e8:	f3c3 0282 	ubfx	r2, r3, #2, #3
 80110ec:	f000 010f 	and.w	r1, r0, #15
 80110f0:	43d3      	mvns	r3, r2
	    // increment on 4bit underrun
	    if( predivider < 0 )
 80110f2:	18c8      	adds	r0, r1, r3
 80110f4:	d502      	bpl.n	80110fc <MIOS32_ENC_UpdateStates+0x160>
	      --enc_state_ptr->incrementer;
 80110f6:	7861      	ldrb	r1, [r4, #1]
 80110f8:	1e4a      	subs	r2, r1, #1
 80110fa:	7062      	strb	r2, [r4, #1]
	    enc_state_ptr->predivider = predivider;
 80110fc:	7963      	ldrb	r3, [r4, #5]
 80110fe:	f360 0303 	bfi	r3, r0, #0, #4
 8011102:	7163      	strb	r3, [r4, #5]
	    break;
 8011104:	e002      	b.n	801110c <MIOS32_ENC_UpdateStates+0x170>

	  default: // NORMAL
	    --enc_state_ptr->incrementer;
 8011106:	7862      	ldrb	r2, [r4, #1]
 8011108:	1e50      	subs	r0, r2, #1
 801110a:	7060      	strb	r0, [r4, #1]
	    break;
	  }
	  // save last acceleration value
	  enc_state_ptr->prev_acc = enc_state_ptr->accelerator;
 801110c:	78a0      	ldrb	r0, [r4, #2]

	  // set accelerator to max value (will be decremented on each tick, so that the encoder speed can be determined)
	  enc_state_ptr->accelerator = 0xff;

	  // save last state to compare whether the state changed in the next run
	  enc_state_ptr->prev_state_dec = enc_state_ptr->state;
 801110e:	78e3      	ldrb	r3, [r4, #3]
	  default: // NORMAL
	    --enc_state_ptr->incrementer;
	    break;
	  }
	  // save last acceleration value
	  enc_state_ptr->prev_acc = enc_state_ptr->accelerator;
 8011110:	7120      	strb	r0, [r4, #4]

	  // set accelerator to max value (will be decremented on each tick, so that the encoder speed can be determined)
	  enc_state_ptr->accelerator = 0xff;
 8011112:	21ff      	movs	r1, #255	; 0xff
 8011114:	70a1      	strb	r1, [r4, #2]

	  // save last state to compare whether the state changed in the next run
	  enc_state_ptr->prev_state_dec = enc_state_ptr->state;
 8011116:	5d72      	ldrb	r2, [r6, r5]
 8011118:	f362 0303 	bfi	r3, r2, #0, #4
 801111c:	e063      	b.n	80111e6 <MIOS32_ENC_UpdateStates+0x24a>
	}
      } else if( (enc_state_ptr->state == 0x02 && (enc_type & (1 << 0))) ||
 801111e:	2902      	cmp	r1, #2
 8011120:	d102      	bne.n	8011128 <MIOS32_ENC_UpdateStates+0x18c>
 8011122:	f013 0f01 	tst.w	r3, #1
 8011126:	e00d      	b.n	8011144 <MIOS32_ENC_UpdateStates+0x1a8>
 8011128:	290b      	cmp	r1, #11
 801112a:	d102      	bne.n	8011132 <MIOS32_ENC_UpdateStates+0x196>
		 (enc_state_ptr->state == 0x0b && (enc_type & (1 << 1))) ||
 801112c:	f013 0f02 	tst.w	r3, #2
 8011130:	e008      	b.n	8011144 <MIOS32_ENC_UpdateStates+0x1a8>
 8011132:	290d      	cmp	r1, #13
 8011134:	d102      	bne.n	801113c <MIOS32_ENC_UpdateStates+0x1a0>
		 (enc_state_ptr->state == 0x0d && (enc_type & (1 << 2))) ||
 8011136:	f013 0f04 	tst.w	r3, #4
 801113a:	e003      	b.n	8011144 <MIOS32_ENC_UpdateStates+0x1a8>
 801113c:	2904      	cmp	r1, #4
 801113e:	d153      	bne.n	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
		 (enc_state_ptr->state == 0x04 && (enc_type & (1 << 3))) ) {
 8011140:	f013 0f08 	tst.w	r3, #8
 8011144:	d050      	beq.n	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
	// INC
	// plausibility check: when accelerator > 0xe0, exit if last event was a DEC
	// if non-detented encoder: only do anything if the state has actually changed
	if( (!enc_state_ptr->decinc || enc_state_ptr->accelerator <= 0xe0) &&
 8011146:	f000 0010 	and.w	r0, r0, #16
 801114a:	b2c2      	uxtb	r2, r0
 801114c:	b112      	cbz	r2, 8011154 <MIOS32_ENC_UpdateStates+0x1b8>
 801114e:	78a1      	ldrb	r1, [r4, #2]
 8011150:	29e0      	cmp	r1, #224	; 0xe0
 8011152:	d849      	bhi.n	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
 8011154:	2bff      	cmp	r3, #255	; 0xff
 8011156:	d106      	bne.n	8011166 <MIOS32_ENC_UpdateStates+0x1ca>
	    (enc_type != 0xff || enc_state_ptr->state != enc_state_ptr->prev_state_inc) ) {
 8011158:	5d73      	ldrb	r3, [r6, r5]
 801115a:	78e0      	ldrb	r0, [r4, #3]
 801115c:	f003 020f 	and.w	r2, r3, #15
 8011160:	ebb2 1f10 	cmp.w	r2, r0, lsr #4
 8011164:	d040      	beq.n	80111e8 <MIOS32_ENC_UpdateStates+0x24c>
	  // memorize INC
	  enc_state_ptr->decinc = 0;
 8011166:	5da9      	ldrb	r1, [r5, r6]
 8011168:	f36f 1104 	bfc	r1, #4, #1
 801116c:	5571      	strb	r1, [r6, r5]

	  // limit maximum increase of accelerator
	  if( (int)enc_state_ptr->accelerator - (int)enc_state_ptr->prev_acc > 20) {
 801116e:	7923      	ldrb	r3, [r4, #4]
 8011170:	78a0      	ldrb	r0, [r4, #2]
 8011172:	1ac2      	subs	r2, r0, r3
 8011174:	2a14      	cmp	r2, #20
 8011176:	dd01      	ble.n	801117c <MIOS32_ENC_UpdateStates+0x1e0>
	    enc_state_ptr->accelerator = enc_state_ptr->prev_acc + 20;
 8011178:	3314      	adds	r3, #20
 801117a:	70a3      	strb	r3, [r4, #2]
	  }

	  // branch depending on speed mode
	  switch( enc_config_ptr->cfg.speed ) {
 801117c:	f898 1001 	ldrb.w	r1, [r8, #1]
 8011180:	f011 0303 	ands.w	r3, r1, #3
 8011184:	d013      	beq.n	80111ae <MIOS32_ENC_UpdateStates+0x212>
 8011186:	2b02      	cmp	r3, #2
 8011188:	d122      	bne.n	80111d0 <MIOS32_ENC_UpdateStates+0x234>
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
 801118a:	78a3      	ldrb	r3, [r4, #2]
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
 801118c:	f3c1 0182 	ubfx	r1, r1, #2, #3
	  // branch depending on speed mode
	  switch( enc_config_ptr->cfg.speed ) {
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
 8011190:	f003 00c0 	and.w	r0, r3, #192	; 0xc0
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
 8011194:	f1c1 0207 	rsb	r2, r1, #7
	      acc = 1;
 8011198:	fa30 f302 	lsrs.w	r3, r0, r2
	    int new_incrementer = enc_state_ptr->incrementer + acc;
 801119c:	f994 0001 	ldrsb.w	r0, [r4, #1]
	  case FAST: {
	    // this mask leads to an improved "feeling": we've only 4 speed stages anymore, which especially means that the faster increments won't start so early
	    // see also http://midibox.org/forums/topic/18820-optimizing-encoder-behavior-in-mbsid-firmware/?p=164539
	    u32 speed = enc_state_ptr->accelerator & 0xc0;
	    if( (acc=(speed >> (7-enc_config_ptr->cfg.speed_par))) == 0 )
	      acc = 1;
 80111a0:	bf08      	it	eq
 80111a2:	2301      	moveq	r3, #1
	    int new_incrementer = enc_state_ptr->incrementer + acc;
 80111a4:	18c2      	adds	r2, r0, r3
	    if( new_incrementer > 70 ) // avoid overrun
	      new_incrementer = 70;
	    enc_state_ptr->incrementer = new_incrementer;
 80111a6:	2a46      	cmp	r2, #70	; 0x46
 80111a8:	bfa8      	it	ge
 80111aa:	2246      	movge	r2, #70	; 0x46
 80111ac:	e012      	b.n	80111d4 <MIOS32_ENC_UpdateStates+0x238>
	  } break;

	  case SLOW:
	    predivider = enc_state_ptr->predivider + (enc_config_ptr->cfg.speed_par+1);
 80111ae:	7962      	ldrb	r2, [r4, #5]
 80111b0:	f3c1 0182 	ubfx	r1, r1, #2, #3
 80111b4:	1c4b      	adds	r3, r1, #1
 80111b6:	f002 000f 	and.w	r0, r2, #15
 80111ba:	18c0      	adds	r0, r0, r3
	    // increment on 4bit overrun
	    if( predivider >= 16 )
 80111bc:	280f      	cmp	r0, #15
 80111be:	dd02      	ble.n	80111c6 <MIOS32_ENC_UpdateStates+0x22a>
	      ++enc_state_ptr->incrementer;
 80111c0:	7862      	ldrb	r2, [r4, #1]
 80111c2:	1c51      	adds	r1, r2, #1
 80111c4:	7061      	strb	r1, [r4, #1]
	    enc_state_ptr->predivider = predivider;
 80111c6:	7963      	ldrb	r3, [r4, #5]
 80111c8:	f360 0303 	bfi	r3, r0, #0, #4
 80111cc:	7163      	strb	r3, [r4, #5]
	    break;
 80111ce:	e002      	b.n	80111d6 <MIOS32_ENC_UpdateStates+0x23a>

	  default: // NORMAL
	    ++enc_state_ptr->incrementer;
 80111d0:	7860      	ldrb	r0, [r4, #1]
 80111d2:	1c42      	adds	r2, r0, #1
 80111d4:	7062      	strb	r2, [r4, #1]
	    break;
	  }
	  // save last acceleration value
	  enc_state_ptr->prev_acc = enc_state_ptr->accelerator;
 80111d6:	78a0      	ldrb	r0, [r4, #2]

	  // set accelerator to max value (will be decremented on each tick, so that the encoder speed can be determined)
	  enc_state_ptr->accelerator = 0xff;

	  //save last state to compare whether the state changed in the next run
	  enc_state_ptr->prev_state_inc = enc_state_ptr->state;
 80111d8:	78e3      	ldrb	r3, [r4, #3]
	  default: // NORMAL
	    ++enc_state_ptr->incrementer;
	    break;
	  }
	  // save last acceleration value
	  enc_state_ptr->prev_acc = enc_state_ptr->accelerator;
 80111da:	7120      	strb	r0, [r4, #4]

	  // set accelerator to max value (will be decremented on each tick, so that the encoder speed can be determined)
	  enc_state_ptr->accelerator = 0xff;
 80111dc:	22ff      	movs	r2, #255	; 0xff
 80111de:	70a2      	strb	r2, [r4, #2]

	  //save last state to compare whether the state changed in the next run
	  enc_state_ptr->prev_state_inc = enc_state_ptr->state;
 80111e0:	5d71      	ldrb	r1, [r6, r5]
 80111e2:	f361 1307 	bfi	r3, r1, #4, #4
 80111e6:	70e3      	strb	r3, [r4, #3]
 80111e8:	3701      	adds	r7, #1
{
  u8 enc;

  // check all encoders
  // Note: scanning of 64 encoders takes ca. 30 uS @ 72 MHz :-)
  for(enc=0; enc<MIOS32_ENC_NUM_MAX; ++enc) {
 80111ea:	2f40      	cmp	r7, #64	; 0x40
 80111ec:	f47f aed9 	bne.w	8010fa2 <MIOS32_ENC_UpdateStates+0x6>
	}
      }
    }
  }
  return 0; // no error
}
 80111f0:	2000      	movs	r0, #0
 80111f2:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111f6:	bf00      	nop
 80111f8:	20002f38 	.word	0x20002f38
 80111fc:	20002df2 	.word	0x20002df2
 8011200:	20002e22 	.word	0x20002e22
 8011204:	20002e38 	.word	0x20002e38

08011208 <MIOS32_ENC_Handler>:
//! \endcode
//! \param[in] _callback pointer to callback function
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_ENC_Handler(void *_callback)
{
 8011208:	b570      	push	{r4, r5, r6, lr}
  u8 enc;
  s32 incrementer;
  void (*callback)(u32 pin, u32 value) = _callback;

  // no callback function?
  if( _callback == NULL )
 801120a:	4606      	mov	r6, r0
 801120c:	b1c0      	cbz	r0, 8011240 <MIOS32_ENC_Handler+0x38>
 801120e:	2400      	movs	r4, #0

  // check all encoders
  for(enc=0; enc<MIOS32_ENC_NUM_MAX; ++enc) {

    // following check/modify operation must be atomic
    MIOS32_IRQ_Disable();
 8011210:	f001 fa2c 	bl	801266c <MIOS32_IRQ_Disable>
    if( (incrementer = enc_state[enc].incrementer) ) {
 8011214:	4b0c      	ldr	r3, [pc, #48]	; (8011248 <MIOS32_ENC_Handler+0x40>)
 8011216:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 801121a:	7845      	ldrb	r5, [r0, #1]
 801121c:	b14d      	cbz	r5, 8011232 <MIOS32_ENC_Handler+0x2a>
      enc_state[enc].incrementer = 0;
 801121e:	462a      	mov	r2, r5
 8011220:	f36f 0207 	bfc	r2, #0, #8
 8011224:	7042      	strb	r2, [r0, #1]
      MIOS32_IRQ_Enable();
 8011226:	f001 fa35 	bl	8012694 <MIOS32_IRQ_Enable>

      // call the hook
      callback(enc, incrementer);
 801122a:	4620      	mov	r0, r4
 801122c:	b269      	sxtb	r1, r5
 801122e:	47b0      	blx	r6
 8011230:	e001      	b.n	8011236 <MIOS32_ENC_Handler+0x2e>
    } else {
      MIOS32_IRQ_Enable();
 8011232:	f001 fa2f 	bl	8012694 <MIOS32_IRQ_Enable>
 8011236:	3401      	adds	r4, #1
  // no callback function?
  if( _callback == NULL )
    return -1;

  // check all encoders
  for(enc=0; enc<MIOS32_ENC_NUM_MAX; ++enc) {
 8011238:	2c40      	cmp	r4, #64	; 0x40
 801123a:	d1e9      	bne.n	8011210 <MIOS32_ENC_Handler+0x8>
    } else {
      MIOS32_IRQ_Enable();
    }
  }

  return 0; // no error
 801123c:	2000      	movs	r0, #0
 801123e:	bd70      	pop	{r4, r5, r6, pc}
  s32 incrementer;
  void (*callback)(u32 pin, u32 value) = _callback;

  // no callback function?
  if( _callback == NULL )
    return -1;
 8011240:	f04f 30ff 	mov.w	r0, #4294967295
      MIOS32_IRQ_Enable();
    }
  }

  return 0; // no error
}
 8011244:	bd70      	pop	{r4, r5, r6, pc}
 8011246:	bf00      	nop
 8011248:	20002f38 	.word	0x20002f38

0801124c <MIOS32_LCD_ParametersFetchFromBslInfoRange>:
    .num_y = 1,
    .width = 20, // since most people will (probably) build the SCS
    .height = 2,
    .colour_depth = 1,
  };
  mios32_lcd_parameters = default_parameters;
 801124c:	4a10      	ldr	r2, [pc, #64]	; (8011290 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x44>)
 801124e:	4b11      	ldr	r3, [pc, #68]	; (8011294 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x48>)
 8011250:	6811      	ldr	r1, [r2, #0]
 8011252:	6850      	ldr	r0, [r2, #4]
 8011254:	8912      	ldrh	r2, [r2, #8]
 8011256:	6019      	str	r1, [r3, #0]

#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  // read from bootloader info range
  u8 *lcd_par_confirm = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_CONFIRM;
  if( *lcd_par_confirm == 0x42 ) {
 8011258:	490f      	ldr	r1, [pc, #60]	; (8011298 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x4c>)
    .num_y = 1,
    .width = 20, // since most people will (probably) build the SCS
    .height = 2,
    .colour_depth = 1,
  };
  mios32_lcd_parameters = default_parameters;
 801125a:	6058      	str	r0, [r3, #4]
 801125c:	811a      	strh	r2, [r3, #8]

#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  // read from bootloader info range
  u8 *lcd_par_confirm = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_CONFIRM;
  if( *lcd_par_confirm == 0x42 ) {
 801125e:	7808      	ldrb	r0, [r1, #0]
 8011260:	2842      	cmp	r0, #66	; 0x42
 8011262:	d113      	bne.n	801128c <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x40>
    u8 *lcd_par_type = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_TYPE;
    mios32_lcd_parameters.lcd_type = *lcd_par_type;
 8011264:	4a0d      	ldr	r2, [pc, #52]	; (801129c <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x50>)
    u8 *lcd_par_num_x = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_X;
    mios32_lcd_parameters.num_x = *lcd_par_num_x;
 8011266:	480e      	ldr	r0, [pc, #56]	; (80112a0 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x54>)
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  // read from bootloader info range
  u8 *lcd_par_confirm = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_CONFIRM;
  if( *lcd_par_confirm == 0x42 ) {
    u8 *lcd_par_type = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_TYPE;
    mios32_lcd_parameters.lcd_type = *lcd_par_type;
 8011268:	7811      	ldrb	r1, [r2, #0]
 801126a:	7019      	strb	r1, [r3, #0]
    u8 *lcd_par_num_x = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_X;
    mios32_lcd_parameters.num_x = *lcd_par_num_x;
 801126c:	7802      	ldrb	r2, [r0, #0]
    u8 *lcd_par_num_y = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_Y;
    mios32_lcd_parameters.num_y = *lcd_par_num_y;
 801126e:	490d      	ldr	r1, [pc, #52]	; (80112a4 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x58>)
  u8 *lcd_par_confirm = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_CONFIRM;
  if( *lcd_par_confirm == 0x42 ) {
    u8 *lcd_par_type = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_TYPE;
    mios32_lcd_parameters.lcd_type = *lcd_par_type;
    u8 *lcd_par_num_x = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_X;
    mios32_lcd_parameters.num_x = *lcd_par_num_x;
 8011270:	705a      	strb	r2, [r3, #1]
    u8 *lcd_par_num_y = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_Y;
    mios32_lcd_parameters.num_y = *lcd_par_num_y;
 8011272:	7808      	ldrb	r0, [r1, #0]
    u8 *lcd_par_width = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_WIDTH;
    mios32_lcd_parameters.width = *lcd_par_width;
 8011274:	4a0c      	ldr	r2, [pc, #48]	; (80112a8 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x5c>)
    u8 *lcd_par_type = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_TYPE;
    mios32_lcd_parameters.lcd_type = *lcd_par_type;
    u8 *lcd_par_num_x = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_X;
    mios32_lcd_parameters.num_x = *lcd_par_num_x;
    u8 *lcd_par_num_y = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_Y;
    mios32_lcd_parameters.num_y = *lcd_par_num_y;
 8011276:	7098      	strb	r0, [r3, #2]
    u8 *lcd_par_width = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_WIDTH;
    mios32_lcd_parameters.width = *lcd_par_width;
 8011278:	7811      	ldrb	r1, [r2, #0]
    // extra: if width == 255, increase to 256 (255 is very uncommon, and 256 can't be configured due to byte limitation)
    if( mios32_lcd_parameters.width == 255 )
      mios32_lcd_parameters.width = 256; // in future, we could also provide additional codings for higher widths, e.g. 254 for 320 pixel
    u8 *lcd_par_height = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_HEIGHT;
    mios32_lcd_parameters.height = *lcd_par_height;
 801127a:	4a06      	ldr	r2, [pc, #24]	; (8011294 <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x48>)
    u8 *lcd_par_num_y = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_NUM_Y;
    mios32_lcd_parameters.num_y = *lcd_par_num_y;
    u8 *lcd_par_width = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_WIDTH;
    mios32_lcd_parameters.width = *lcd_par_width;
    // extra: if width == 255, increase to 256 (255 is very uncommon, and 256 can't be configured due to byte limitation)
    if( mios32_lcd_parameters.width == 255 )
 801127c:	29ff      	cmp	r1, #255	; 0xff
      mios32_lcd_parameters.width = 256; // in future, we could also provide additional codings for higher widths, e.g. 254 for 320 pixel
 801127e:	bf08      	it	eq
 8011280:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8011284:	8099      	strh	r1, [r3, #4]
    u8 *lcd_par_height = (u8 *)MIOS32_SYS_ADDR_LCD_PAR_HEIGHT;
    mios32_lcd_parameters.height = *lcd_par_height;
 8011286:	4b09      	ldr	r3, [pc, #36]	; (80112ac <MIOS32_LCD_ParametersFetchFromBslInfoRange+0x60>)
 8011288:	7818      	ldrb	r0, [r3, #0]
 801128a:	80d0      	strh	r0, [r2, #6]
  }
#endif

  return 0; // no error
}
 801128c:	2000      	movs	r0, #0
 801128e:	4770      	bx	lr
 8011290:	0801a692 	.word	0x0801a692
 8011294:	2000313a 	.word	0x2000313a
 8011298:	08003fc0 	.word	0x08003fc0
 801129c:	08003fc1 	.word	0x08003fc1
 80112a0:	08003fc2 	.word	0x08003fc2
 80112a4:	08003fc3 	.word	0x08003fc3
 80112a8:	08003fc4 	.word	0x08003fc4
 80112ac:	08003fc5 	.word	0x08003fc5

080112b0 <MIOS32_LCD_TypeIsGLCD>:
//! setting - if bit #7 is set (>= 0x80), the LCD is a GLCD
//! \return 1 or 0
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_TypeIsGLCD(void)
{
  return mios32_lcd_parameters.lcd_type >= 0x80;
 80112b0:	4b02      	ldr	r3, [pc, #8]	; (80112bc <MIOS32_LCD_TypeIsGLCD+0xc>)
 80112b2:	f993 0000 	ldrsb.w	r0, [r3]
}
 80112b6:	0fc0      	lsrs	r0, r0, #31
 80112b8:	4770      	bx	lr
 80112ba:	bf00      	nop
 80112bc:	2000313a 	.word	0x2000313a

080112c0 <MIOS32_LCD_DeviceSet>:
//! \param[in] device LCD device number
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_DeviceSet(u8 device)
{
  mios32_lcd_device = device;
 80112c0:	4b01      	ldr	r3, [pc, #4]	; (80112c8 <MIOS32_LCD_DeviceSet+0x8>)
 80112c2:	7018      	strb	r0, [r3, #0]

  return 0; // no error
}
 80112c4:	2000      	movs	r0, #0
 80112c6:	4770      	bx	lr
 80112c8:	2000017c 	.word	0x2000017c

080112cc <MIOS32_LCD_CursorSet>:
//! \param[in] column number
//! \param[in] line number
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_CursorSet(u16 column, u16 line)
{
 80112cc:	b510      	push	{r4, lr}
  // set character position
  mios32_lcd_column = column;
 80112ce:	4b0b      	ldr	r3, [pc, #44]	; (80112fc <MIOS32_LCD_CursorSet+0x30>)
  mios32_lcd_line = line;

  // set graphical cursor depending on font width
  u8 font_width = 6;
  u8 font_height = 8;
  if( font_bitmap.width ) {
 80112d0:	4c0b      	ldr	r4, [pc, #44]	; (8011300 <MIOS32_LCD_CursorSet+0x34>)
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_CursorSet(u16 column, u16 line)
{
  // set character position
  mios32_lcd_column = column;
 80112d2:	8018      	strh	r0, [r3, #0]
  mios32_lcd_line = line;
 80112d4:	4a0b      	ldr	r2, [pc, #44]	; (8011304 <MIOS32_LCD_CursorSet+0x38>)

  // set graphical cursor depending on font width
  u8 font_width = 6;
  u8 font_height = 8;
  if( font_bitmap.width ) {
 80112d6:	88a3      	ldrh	r3, [r4, #4]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_CursorSet(u16 column, u16 line)
{
  // set character position
  mios32_lcd_column = column;
  mios32_lcd_line = line;
 80112d8:	8011      	strh	r1, [r2, #0]

  // set graphical cursor depending on font width
  u8 font_width = 6;
  u8 font_height = 8;
  if( font_bitmap.width ) {
 80112da:	b113      	cbz	r3, 80112e2 <MIOS32_LCD_CursorSet+0x16>
    font_width = font_bitmap.width;
 80112dc:	b2da      	uxtb	r2, r3
    font_height = font_bitmap.height;
 80112de:	79a3      	ldrb	r3, [r4, #6]
 80112e0:	e001      	b.n	80112e6 <MIOS32_LCD_CursorSet+0x1a>
  mios32_lcd_column = column;
  mios32_lcd_line = line;

  // set graphical cursor depending on font width
  u8 font_width = 6;
  u8 font_height = 8;
 80112e2:	2308      	movs	r3, #8
  // set character position
  mios32_lcd_column = column;
  mios32_lcd_line = line;

  // set graphical cursor depending on font width
  u8 font_width = 6;
 80112e4:	2206      	movs	r2, #6
  if( font_bitmap.width ) {
    font_width = font_bitmap.width;
    font_height = font_bitmap.height;
  }

  mios32_lcd_x = column * font_width;
 80112e6:	4c08      	ldr	r4, [pc, #32]	; (8011308 <MIOS32_LCD_CursorSet+0x3c>)
 80112e8:	4342      	muls	r2, r0
 80112ea:	8022      	strh	r2, [r4, #0]
  mios32_lcd_y = line * font_height;
 80112ec:	4a07      	ldr	r2, [pc, #28]	; (801130c <MIOS32_LCD_CursorSet+0x40>)
 80112ee:	434b      	muls	r3, r1
 80112f0:	8013      	strh	r3, [r2, #0]

  // forward new cursor position to app driver
  return APP_LCD_CursorSet(column, line);
}
 80112f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  mios32_lcd_x = column * font_width;
  mios32_lcd_y = line * font_height;

  // forward new cursor position to app driver
  return APP_LCD_CursorSet(column, line);
 80112f6:	f008 b9b9 	b.w	801966c <APP_LCD_CursorSet>
 80112fa:	bf00      	nop
 80112fc:	20003144 	.word	0x20003144
 8011300:	20000170 	.word	0x20000170
 8011304:	2000314a 	.word	0x2000314a
 8011308:	2000314c 	.word	0x2000314c
 801130c:	20003138 	.word	0x20003138

08011310 <MIOS32_LCD_GCursorSet>:
//! \param[in] y position
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_GCursorSet(u16 x, u16 y)
{
  mios32_lcd_x = x;
 8011310:	4b02      	ldr	r3, [pc, #8]	; (801131c <MIOS32_LCD_GCursorSet+0xc>)
  mios32_lcd_y = y;
 8011312:	4a03      	ldr	r2, [pc, #12]	; (8011320 <MIOS32_LCD_GCursorSet+0x10>)
//! \param[in] y position
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_GCursorSet(u16 x, u16 y)
{
  mios32_lcd_x = x;
 8011314:	8018      	strh	r0, [r3, #0]
  mios32_lcd_y = y;
 8011316:	8011      	strh	r1, [r2, #0]

  // forward new cursor position to app driver
  return APP_LCD_GCursorSet(x, y);
 8011318:	f008 b93e 	b.w	8019598 <APP_LCD_GCursorSet>
 801131c:	2000314c 	.word	0x2000314c
 8011320:	20003138 	.word	0x20003138

08011324 <MIOS32_LCD_CursorMapSet>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_CursorMapSet(u8 map_table[])
{
  s32 i;

  for(i=0; i<MIOS32_LCD_MAX_MAP_LINES; ++i)
 8011324:	2300      	movs	r3, #0
    mios32_lcd_cursor_map[i] = map_table[i];
 8011326:	5cc1      	ldrb	r1, [r0, r3]
 8011328:	4a03      	ldr	r2, [pc, #12]	; (8011338 <MIOS32_LCD_CursorMapSet+0x14>)
 801132a:	5499      	strb	r1, [r3, r2]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_CursorMapSet(u8 map_table[])
{
  s32 i;

  for(i=0; i<MIOS32_LCD_MAX_MAP_LINES; ++i)
 801132c:	3301      	adds	r3, #1
 801132e:	2b04      	cmp	r3, #4
 8011330:	d1f9      	bne.n	8011326 <MIOS32_LCD_CursorMapSet+0x2>
    mios32_lcd_cursor_map[i] = map_table[i];

  return 0; // no error
}
 8011332:	2000      	movs	r0, #0
 8011334:	4770      	bx	lr
 8011336:	bf00      	nop
 8011338:	20003146 	.word	0x20003146

0801133c <MIOS32_LCD_FontInit>:
//! \param[in] *font pointer to font
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_FontInit(u8 *font)
{
  font_bitmap.memory = (u8 *)&font[MIOS32_LCD_FONT_BITMAP_IX] + (size_t)font[MIOS32_LCD_FONT_X0_IX];
 801133c:	7882      	ldrb	r2, [r0, #2]
 801133e:	4b07      	ldr	r3, [pc, #28]	; (801135c <MIOS32_LCD_FontInit+0x20>)
 8011340:	1d11      	adds	r1, r2, #4
 8011342:	1842      	adds	r2, r0, r1
  font_bitmap.width = font[MIOS32_LCD_FONT_WIDTH_IX];
 8011344:	7801      	ldrb	r1, [r0, #0]
//! \param[in] *font pointer to font
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_FontInit(u8 *font)
{
  font_bitmap.memory = (u8 *)&font[MIOS32_LCD_FONT_BITMAP_IX] + (size_t)font[MIOS32_LCD_FONT_X0_IX];
 8011346:	601a      	str	r2, [r3, #0]
  font_bitmap.width = font[MIOS32_LCD_FONT_WIDTH_IX];
  font_bitmap.height = font[MIOS32_LCD_FONT_HEIGHT_IX];
 8011348:	7842      	ldrb	r2, [r0, #1]
  font_bitmap.line_offset = font[MIOS32_LCD_FONT_OFFSET_IX];
 801134a:	78c0      	ldrb	r0, [r0, #3]
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_FontInit(u8 *font)
{
  font_bitmap.memory = (u8 *)&font[MIOS32_LCD_FONT_BITMAP_IX] + (size_t)font[MIOS32_LCD_FONT_X0_IX];
  font_bitmap.width = font[MIOS32_LCD_FONT_WIDTH_IX];
 801134c:	8099      	strh	r1, [r3, #4]
  font_bitmap.height = font[MIOS32_LCD_FONT_HEIGHT_IX];
  font_bitmap.line_offset = font[MIOS32_LCD_FONT_OFFSET_IX];
  font_bitmap.colour_depth = 1;
 801134e:	2101      	movs	r1, #1
s32 MIOS32_LCD_FontInit(u8 *font)
{
  font_bitmap.memory = (u8 *)&font[MIOS32_LCD_FONT_BITMAP_IX] + (size_t)font[MIOS32_LCD_FONT_X0_IX];
  font_bitmap.width = font[MIOS32_LCD_FONT_WIDTH_IX];
  font_bitmap.height = font[MIOS32_LCD_FONT_HEIGHT_IX];
  font_bitmap.line_offset = font[MIOS32_LCD_FONT_OFFSET_IX];
 8011350:	8118      	strh	r0, [r3, #8]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_FontInit(u8 *font)
{
  font_bitmap.memory = (u8 *)&font[MIOS32_LCD_FONT_BITMAP_IX] + (size_t)font[MIOS32_LCD_FONT_X0_IX];
  font_bitmap.width = font[MIOS32_LCD_FONT_WIDTH_IX];
  font_bitmap.height = font[MIOS32_LCD_FONT_HEIGHT_IX];
 8011352:	80da      	strh	r2, [r3, #6]
  font_bitmap.line_offset = font[MIOS32_LCD_FONT_OFFSET_IX];
  font_bitmap.colour_depth = 1;
 8011354:	7299      	strb	r1, [r3, #10]

  return 0; // no error
}
 8011356:	2000      	movs	r0, #0
 8011358:	4770      	bx	lr
 801135a:	bf00      	nop
 801135c:	20000170 	.word	0x20000170

08011360 <MIOS32_LCD_Clear>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_Clear(void)
{
  // -> forward to app_lcd
  return APP_LCD_Clear();
 8011360:	f008 b876 	b.w	8019450 <APP_LCD_Clear>

08011364 <MIOS32_LCD_Init>:
//! Initializes LCD driver
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_Init(u32 mode)
{
 8011364:	b513      	push	{r0, r1, r4, lr}
  s32 ret;

  // currently only mode 0 supported
  if( mode != 0 )
 8011366:	4604      	mov	r4, r0
 8011368:	b9f0      	cbnz	r0, 80113a8 <MIOS32_LCD_Init+0x44>
    return -1; // unsupported mode

  // fetch config from BSL info range
  MIOS32_LCD_ParametersFetchFromBslInfoRange();
 801136a:	f7ff ff6f 	bl	801124c <MIOS32_LCD_ParametersFetchFromBslInfoRange>

  // disable font bitmap
  font_bitmap.width = 0;

  // set initial cursor map for character LCDs
  u8 cursor_map[] = {0x00, 0x40, 0x14, 0x54}; // offset line 0/1/2/3
 801136e:	4810      	ldr	r0, [pc, #64]	; (80113b0 <MIOS32_LCD_Init+0x4c>)

  // fetch config from BSL info range
  MIOS32_LCD_ParametersFetchFromBslInfoRange();

  // disable font bitmap
  font_bitmap.width = 0;
 8011370:	4b10      	ldr	r3, [pc, #64]	; (80113b4 <MIOS32_LCD_Init+0x50>)

  // set initial cursor map for character LCDs
  u8 cursor_map[] = {0x00, 0x40, 0x14, 0x54}; // offset line 0/1/2/3
 8011372:	6801      	ldr	r1, [r0, #0]

  // fetch config from BSL info range
  MIOS32_LCD_ParametersFetchFromBslInfoRange();

  // disable font bitmap
  font_bitmap.width = 0;
 8011374:	809c      	strh	r4, [r3, #4]

  // set initial cursor map for character LCDs
  u8 cursor_map[] = {0x00, 0x40, 0x14, 0x54}; // offset line 0/1/2/3
  MIOS32_LCD_CursorMapSet(cursor_map);
 8011376:	a801      	add	r0, sp, #4

  // disable font bitmap
  font_bitmap.width = 0;

  // set initial cursor map for character LCDs
  u8 cursor_map[] = {0x00, 0x40, 0x14, 0x54}; // offset line 0/1/2/3
 8011378:	9101      	str	r1, [sp, #4]
  MIOS32_LCD_CursorMapSet(cursor_map);
 801137a:	f7ff ffd3 	bl	8011324 <MIOS32_LCD_CursorMapSet>
  // the driver is able to modify the default cursor mapping
  // usage example: "dog" LCDs

#if !defined(MIOS32_FAMILY_EMULATION)
  // initial delay - some LCDs need this!
  MIOS32_DELAY_Wait_uS(50000);
 801137e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011382:	f002 f863 	bl	801344c <MIOS32_DELAY_Wait_uS>
#endif

  // call application specific init function
  if( (ret=APP_LCD_Init(mode)) < 0 )
 8011386:	4620      	mov	r0, r4
 8011388:	f007 feb6 	bl	80190f8 <APP_LCD_Init>
 801138c:	2800      	cmp	r0, #0
 801138e:	db0d      	blt.n	80113ac <MIOS32_LCD_Init+0x48>
    return ret;

  // clear screen
  MIOS32_LCD_Clear();
 8011390:	f7ff ffe6 	bl	8011360 <MIOS32_LCD_Clear>

  // set character and graphical cursor to initial position
  MIOS32_LCD_CursorSet(0, 0);
 8011394:	4621      	mov	r1, r4
 8011396:	4620      	mov	r0, r4
 8011398:	f7ff ff98 	bl	80112cc <MIOS32_LCD_CursorSet>
  MIOS32_LCD_GCursorSet(0, 0);
 801139c:	4620      	mov	r0, r4
 801139e:	4621      	mov	r1, r4
 80113a0:	f7ff ffb6 	bl	8011310 <MIOS32_LCD_GCursorSet>

  return 0; // no error
 80113a4:	4620      	mov	r0, r4
 80113a6:	e001      	b.n	80113ac <MIOS32_LCD_Init+0x48>
{
  s32 ret;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 80113a8:	f04f 30ff 	mov.w	r0, #4294967295
  // set character and graphical cursor to initial position
  MIOS32_LCD_CursorSet(0, 0);
  MIOS32_LCD_GCursorSet(0, 0);

  return 0; // no error
}
 80113ac:	bd1c      	pop	{r2, r3, r4, pc}
 80113ae:	bf00      	nop
 80113b0:	0801a68d 	.word	0x0801a68d
 80113b4:	20000170 	.word	0x20000170

080113b8 <MIOS32_LCD_PrintChar>:
//! Prints a single character
//! \param[in] c character to be print
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintChar(char c)
{
 80113b8:	b530      	push	{r4, r5, lr}
//! setting - if bit #7 is set (>= 0x80), the LCD is a GLCD
//! \return 1 or 0
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_TypeIsGLCD(void)
{
  return mios32_lcd_parameters.lcd_type >= 0x80;
 80113ba:	4b15      	ldr	r3, [pc, #84]	; (8011410 <MIOS32_LCD_PrintChar+0x58>)
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintChar(char c)
{
  s32 status;

  if( MIOS32_LCD_TypeIsGLCD() ) { // GLCD
 80113bc:	f993 1000 	ldrsb.w	r1, [r3]
 80113c0:	2900      	cmp	r1, #0
//! Prints a single character
//! \param[in] c character to be print
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintChar(char c)
{
 80113c2:	b085      	sub	sp, #20
 80113c4:	4605      	mov	r5, r0
  s32 status;

  if( MIOS32_LCD_TypeIsGLCD() ) { // GLCD
 80113c6:	da19      	bge.n	80113fc <MIOS32_LCD_PrintChar+0x44>
    if( !font_bitmap.width )
 80113c8:	4b12      	ldr	r3, [pc, #72]	; (8011414 <MIOS32_LCD_PrintChar+0x5c>)
 80113ca:	889a      	ldrh	r2, [r3, #4]
      return -1;    // font not initialized yet!
 80113cc:	f04f 30ff 	mov.w	r0, #4294967295
s32 MIOS32_LCD_PrintChar(char c)
{
  s32 status;

  if( MIOS32_LCD_TypeIsGLCD() ) { // GLCD
    if( !font_bitmap.width )
 80113d0:	b1e2      	cbz	r2, 801140c <MIOS32_LCD_PrintChar+0x54>
      return -1;    // font not initialized yet!

    mios32_lcd_bitmap_t bitmap = font_bitmap;
 80113d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113d6:	ac01      	add	r4, sp, #4
 80113d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80113dc:	88da      	ldrh	r2, [r3, #6]
 80113de:	891b      	ldrh	r3, [r3, #8]
    bitmap.memory += (bitmap.height>>3) * bitmap.line_offset * (size_t)c;
    status = APP_LCD_BitmapPrint(bitmap);
 80113e0:	f8ad 200a 	strh.w	r2, [sp, #10]
  if( MIOS32_LCD_TypeIsGLCD() ) { // GLCD
    if( !font_bitmap.width )
      return -1;    // font not initialized yet!

    mios32_lcd_bitmap_t bitmap = font_bitmap;
    bitmap.memory += (bitmap.height>>3) * bitmap.line_offset * (size_t)c;
 80113e4:	08d1      	lsrs	r1, r2, #3
 80113e6:	4359      	muls	r1, r3
 80113e8:	fb05 0001 	mla	r0, r5, r1, r0
    status = APP_LCD_BitmapPrint(bitmap);
 80113ec:	9001      	str	r0, [sp, #4]
 80113ee:	f8ad 300c 	strh.w	r3, [sp, #12]
 80113f2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80113f6:	f008 f965 	bl	80196c4 <APP_LCD_BitmapPrint>
 80113fa:	e001      	b.n	8011400 <MIOS32_LCD_PrintChar+0x48>
  } else {
    status = APP_LCD_Data(c);
 80113fc:	f007 fd82 	bl	8018f04 <APP_LCD_Data>
  }

  if( status >= 0 ) {
 8011400:	2800      	cmp	r0, #0
 8011402:	db03      	blt.n	801140c <MIOS32_LCD_PrintChar+0x54>
    // increment cursor
    ++mios32_lcd_column;
 8011404:	4b04      	ldr	r3, [pc, #16]	; (8011418 <MIOS32_LCD_PrintChar+0x60>)
 8011406:	881a      	ldrh	r2, [r3, #0]
 8011408:	1c51      	adds	r1, r2, #1
 801140a:	8019      	strh	r1, [r3, #0]
  }

  return status;
}
 801140c:	b005      	add	sp, #20
 801140e:	bd30      	pop	{r4, r5, pc}
 8011410:	2000313a 	.word	0x2000313a
 8011414:	20000170 	.word	0x20000170
 8011418:	20003144 	.word	0x20003144

0801141c <MIOS32_LCD_PrintString>:
//! Prints a \\0 (zero) terminated string
//! \param[in] str pointer to string
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintString(const char *str)
{
 801141c:	b538      	push	{r3, r4, r5, lr}
/////////////////////////////////////////////////////////////////////////////
//! Prints a \\0 (zero) terminated string
//! \param[in] str pointer to string
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintString(const char *str)
 801141e:	1e45      	subs	r5, r0, #1
{
  s32 status = 0;
 8011420:	2400      	movs	r4, #0

  while( *str != '\0' )
 8011422:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8011426:	b118      	cbz	r0, 8011430 <MIOS32_LCD_PrintString+0x14>
    status |= MIOS32_LCD_PrintChar(*str++);
 8011428:	f7ff ffc6 	bl	80113b8 <MIOS32_LCD_PrintChar>
 801142c:	4304      	orrs	r4, r0
 801142e:	e7f8      	b.n	8011422 <MIOS32_LCD_PrintString+0x6>

  return status;
}
 8011430:	4620      	mov	r0, r4
 8011432:	bd38      	pop	{r3, r4, r5, pc}

08011434 <MIOS32_LCD_PrintBootMessage>:
//! The message is automatically print by the programming model after each reset.<BR>
//! It will also be returned on a SysEx query.
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintBootMessage(void)
{
 8011434:	b538      	push	{r3, r4, r5, lr}
//! \param[in] device LCD device number
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_DeviceSet(u8 device)
{
  mios32_lcd_device = device;
 8011436:	4b0b      	ldr	r3, [pc, #44]	; (8011464 <MIOS32_LCD_PrintBootMessage+0x30>)
 8011438:	2400      	movs	r4, #0
s32 MIOS32_LCD_PrintBootMessage(void)
{
  s32 status = 0;

  status |= MIOS32_LCD_DeviceSet(0);
  status |= MIOS32_LCD_CursorSet(0, 0);
 801143a:	4621      	mov	r1, r4
 801143c:	4620      	mov	r0, r4
//! \param[in] device LCD device number
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_DeviceSet(u8 device)
{
  mios32_lcd_device = device;
 801143e:	701c      	strb	r4, [r3, #0]
s32 MIOS32_LCD_PrintBootMessage(void)
{
  s32 status = 0;

  status |= MIOS32_LCD_DeviceSet(0);
  status |= MIOS32_LCD_CursorSet(0, 0);
 8011440:	f7ff ff44 	bl	80112cc <MIOS32_LCD_CursorSet>
 8011444:	4605      	mov	r5, r0
  status |= MIOS32_LCD_PrintString(MIOS32_LCD_BOOT_MSG_LINE1);
 8011446:	4808      	ldr	r0, [pc, #32]	; (8011468 <MIOS32_LCD_PrintBootMessage+0x34>)
 8011448:	f7ff ffe8 	bl	801141c <MIOS32_LCD_PrintString>
  status |= MIOS32_LCD_CursorSet(0, 1);
 801144c:	2101      	movs	r1, #1
{
  s32 status = 0;

  status |= MIOS32_LCD_DeviceSet(0);
  status |= MIOS32_LCD_CursorSet(0, 0);
  status |= MIOS32_LCD_PrintString(MIOS32_LCD_BOOT_MSG_LINE1);
 801144e:	4305      	orrs	r5, r0
  status |= MIOS32_LCD_CursorSet(0, 1);
 8011450:	4620      	mov	r0, r4
 8011452:	f7ff ff3b 	bl	80112cc <MIOS32_LCD_CursorSet>
 8011456:	4305      	orrs	r5, r0
  status |= MIOS32_LCD_PrintString(MIOS32_LCD_BOOT_MSG_LINE2);
 8011458:	4804      	ldr	r0, [pc, #16]	; (801146c <MIOS32_LCD_PrintBootMessage+0x38>)
 801145a:	f7ff ffdf 	bl	801141c <MIOS32_LCD_PrintString>

  return status;
}
 801145e:	4328      	orrs	r0, r5
 8011460:	bd38      	pop	{r3, r4, r5, pc}
 8011462:	bf00      	nop
 8011464:	2000017c 	.word	0x2000017c
 8011468:	0801a714 	.word	0x0801a714
 801146c:	0801a72c 	.word	0x0801a72c

08011470 <MIOS32_LCD_PrintFormattedString>:
//! \param[in] *format zero-terminated format string - 64 characters supported maximum!
//! \param ... additional arguments
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintFormattedString(const char *format, ...)
{
 8011470:	b40f      	push	{r0, r1, r2, r3}
 8011472:	b500      	push	{lr}
 8011474:	b093      	sub	sp, #76	; 0x4c
 8011476:	aa14      	add	r2, sp, #80	; 0x50
  char buffer[64]; // TODO: tmp!!! Provide a streamed COM method later!
  va_list args;

  va_start(args, format);
  vsprintf((char *)buffer, format, args);
 8011478:	a802      	add	r0, sp, #8
//! \param[in] *format zero-terminated format string - 64 characters supported maximum!
//! \param ... additional arguments
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_PrintFormattedString(const char *format, ...)
{
 801147a:	f852 1b04 	ldr.w	r1, [r2], #4
  char buffer[64]; // TODO: tmp!!! Provide a streamed COM method later!
  va_list args;

  va_start(args, format);
 801147e:	9201      	str	r2, [sp, #4]
  vsprintf((char *)buffer, format, args);
 8011480:	f003 f97f 	bl	8014782 <vsprintf>
  return MIOS32_LCD_PrintString(buffer);
 8011484:	a802      	add	r0, sp, #8
 8011486:	f7ff ffc9 	bl	801141c <MIOS32_LCD_PrintString>
}
 801148a:	b013      	add	sp, #76	; 0x4c
 801148c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011490:	b004      	add	sp, #16
 8011492:	4770      	bx	lr

08011494 <MIOS32_LCD_BColourSet>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_BColourSet(u32 rgb)
{
  // -> forward to app_lcd
  return APP_LCD_BColourSet(rgb);
 8011494:	f008 b910 	b.w	80196b8 <APP_LCD_BColourSet>

08011498 <MIOS32_LCD_FColourSet>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_LCD_FColourSet(u32 rgb)
{
  // -> forward to app_lcd
  return APP_LCD_FColourSet(rgb);
 8011498:	f008 b911 	b.w	80196be <APP_LCD_FColourSet>

0801149c <MIOS32_MIDI_Init>:
//! Initializes MIDI layer
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Init(u32 mode)
{
 801149c:	b538      	push	{r3, r4, r5, lr}
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
 801149e:	4605      	mov	r5, r0
 80114a0:	2800      	cmp	r0, #0
 80114a2:	d145      	bne.n	8011530 <MIOS32_MIDI_Init+0x94>
    return -1; // unsupported mode

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
 80114a4:	4a24      	ldr	r2, [pc, #144]	; (8011538 <MIOS32_MIDI_Init+0x9c>)
  debug_port = MIOS32_MIDI_DEBUG_PORT;
 80114a6:	4925      	ldr	r1, [pc, #148]	; (801153c <MIOS32_MIDI_Init+0xa0>)

  // disable callback functions
  direct_rx_callback_func = NULL;
 80114a8:	4c25      	ldr	r4, [pc, #148]	; (8011540 <MIOS32_MIDI_Init+0xa4>)
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
 80114aa:	2310      	movs	r3, #16
 80114ac:	7013      	strb	r3, [r2, #0]
  debug_port = MIOS32_MIDI_DEBUG_PORT;
 80114ae:	700b      	strb	r3, [r1, #0]

  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
 80114b0:	4b24      	ldr	r3, [pc, #144]	; (8011544 <MIOS32_MIDI_Init+0xa8>)
  sysex_callback_func = NULL;
 80114b2:	4a25      	ldr	r2, [pc, #148]	; (8011548 <MIOS32_MIDI_Init+0xac>)
  timeout_callback_func = NULL;
 80114b4:	4925      	ldr	r1, [pc, #148]	; (801154c <MIOS32_MIDI_Init+0xb0>)
  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
  debug_port = MIOS32_MIDI_DEBUG_PORT;

  // disable callback functions
  direct_rx_callback_func = NULL;
 80114b6:	6020      	str	r0, [r4, #0]
  direct_tx_callback_func = NULL;
 80114b8:	6018      	str	r0, [r3, #0]
  sysex_callback_func = NULL;
  timeout_callback_func = NULL;
  debug_command_callback_func = NULL;
 80114ba:	4c25      	ldr	r4, [pc, #148]	; (8011550 <MIOS32_MIDI_Init+0xb4>)
  filebrowser_command_callback_func = NULL;
 80114bc:	4b25      	ldr	r3, [pc, #148]	; (8011554 <MIOS32_MIDI_Init+0xb8>)
  debug_port = MIOS32_MIDI_DEBUG_PORT;

  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
  sysex_callback_func = NULL;
 80114be:	6010      	str	r0, [r2, #0]
  timeout_callback_func = NULL;
 80114c0:	6008      	str	r0, [r1, #0]
  debug_command_callback_func = NULL;
  filebrowser_command_callback_func = NULL;
 80114c2:	6018      	str	r0, [r3, #0]
  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
  sysex_callback_func = NULL;
  timeout_callback_func = NULL;
  debug_command_callback_func = NULL;
 80114c4:	6020      	str	r0, [r4, #0]
  filebrowser_command_callback_func = NULL;

  // initialize interfaces
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
  if( MIOS32_USB_MIDI_Init(0) < 0 )
 80114c6:	f002 fbad 	bl	8013c24 <MIOS32_USB_MIDI_Init>
 80114ca:	0fc4      	lsrs	r4, r0, #31
    ret |= (1 << 0);
#endif

#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
  if( MIOS32_UART_MIDI_Init(0) < 0 )
 80114cc:	4628      	mov	r0, r5
 80114ce:	f000 fdbd 	bl	801204c <MIOS32_UART_MIDI_Init>
 80114d2:	2800      	cmp	r0, #0
    ret |= (1 << 1);
 80114d4:	bfb8      	it	lt
 80114d6:	f044 0402 	orrlt.w	r4, r4, #2
#endif

#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
  if( MIOS32_IIC_MIDI_Init(0) < 0 )
 80114da:	2000      	movs	r0, #0
 80114dc:	f000 ff4d 	bl	801237a <MIOS32_IIC_MIDI_Init>
 80114e0:	2800      	cmp	r0, #0
    ret |= (1 << 2);
 80114e2:	bfb8      	it	lt
 80114e4:	f044 0404 	orrlt.w	r4, r4, #4
#endif

#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
 80114e8:	2000      	movs	r0, #0
 80114ea:	f000 ff3b 	bl	8012364 <MIOS32_SPI_MIDI_Init>
    ret |= (1 << 3);
#endif

  last_sysex_port = DEFAULT;
 80114ee:	4a1a      	ldr	r2, [pc, #104]	; (8011558 <MIOS32_MIDI_Init+0xbc>)
  sysex_state.ALL = 0;
 80114f0:	4b1a      	ldr	r3, [pc, #104]	; (801155c <MIOS32_MIDI_Init+0xc0>)
  if( MIOS32_IIC_MIDI_Init(0) < 0 )
    ret |= (1 << 2);
#endif

#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
 80114f2:	2800      	cmp	r0, #0
    ret |= (1 << 3);
 80114f4:	bfb8      	it	lt
 80114f6:	f044 0408 	orrlt.w	r4, r4, #8
#endif

  last_sysex_port = DEFAULT;
 80114fa:	2000      	movs	r0, #0
 80114fc:	7010      	strb	r0, [r2, #0]
  sysex_state.ALL = 0;
 80114fe:	7819      	ldrb	r1, [r3, #0]

  sysex_device_id = 0x00;
 8011500:	4a17      	ldr	r2, [pc, #92]	; (8011560 <MIOS32_MIDI_Init+0xc4>)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
    ret |= (1 << 3);
#endif

  last_sysex_port = DEFAULT;
  sysex_state.ALL = 0;
 8011502:	f360 0107 	bfi	r1, r0, #0, #8
 8011506:	7019      	strb	r1, [r3, #0]

  sysex_device_id = 0x00;
 8011508:	7010      	strb	r0, [r2, #0]
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  // read from bootloader info range
  u8 *device_id_confirm = (u8 *)MIOS32_SYS_ADDR_DEVICE_ID_CONFIRM;
  u8 *device_id = (u8 *)MIOS32_SYS_ADDR_DEVICE_ID;
  if( *device_id_confirm == 0x42 && *device_id < 0x80 )
 801150a:	4816      	ldr	r0, [pc, #88]	; (8011564 <MIOS32_MIDI_Init+0xc8>)
 801150c:	7803      	ldrb	r3, [r0, #0]
 801150e:	2b42      	cmp	r3, #66	; 0x42
 8011510:	d104      	bne.n	801151c <MIOS32_MIDI_Init+0x80>
 8011512:	4915      	ldr	r1, [pc, #84]	; (8011568 <MIOS32_MIDI_Init+0xcc>)
 8011514:	7808      	ldrb	r0, [r1, #0]
 8011516:	0601      	lsls	r1, r0, #24
    sysex_device_id = *device_id;
 8011518:	bf58      	it	pl
 801151a:	7010      	strbpl	r0, [r2, #0]
#endif

  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
 801151c:	4b13      	ldr	r3, [pc, #76]	; (801156c <MIOS32_MIDI_Init+0xd0>)
  sysex_timeout_ctr_flags.ALL = 0;
 801151e:	4914      	ldr	r1, [pc, #80]	; (8011570 <MIOS32_MIDI_Init+0xd4>)
  if( *device_id_confirm == 0x42 && *device_id < 0x80 )
    sysex_device_id = *device_id;
#endif

  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
 8011520:	2200      	movs	r2, #0
 8011522:	801a      	strh	r2, [r3, #0]
  sysex_timeout_ctr_flags.ALL = 0;
 8011524:	2200      	movs	r2, #0
 8011526:	2300      	movs	r3, #0
 8011528:	e9c1 2300 	strd	r2, r3, [r1]

  return -ret;
 801152c:	4260      	negs	r0, r4
 801152e:	bd38      	pop	{r3, r4, r5, pc}
{
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8011530:	f04f 30ff 	mov.w	r0, #4294967295
  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
  sysex_timeout_ctr_flags.ALL = 0;

  return -ret;
}
 8011534:	bd38      	pop	{r3, r4, r5, pc}
 8011536:	bf00      	nop
 8011538:	20000008 	.word	0x20000008
 801153c:	2000000a 	.word	0x2000000a
 8011540:	20000188 	.word	0x20000188
 8011544:	20000180 	.word	0x20000180
 8011548:	200001b0 	.word	0x200001b0
 801154c:	200001b4 	.word	0x200001b4
 8011550:	200001a0 	.word	0x200001a0
 8011554:	2000018c 	.word	0x2000018c
 8011558:	20000190 	.word	0x20000190
 801155c:	20000198 	.word	0x20000198
 8011560:	20000192 	.word	0x20000192
 8011564:	08003fd0 	.word	0x08003fd0
 8011568:	08003fd1 	.word	0x08003fd1
 801156c:	20000194 	.word	0x20000194
 8011570:	200001a8 	.word	0x200001a8

08011574 <MIOS32_MIDI_SendPackage>:
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackage(mios32_midi_port_t port, mios32_midi_package_t package)
{
  // if default/debug port: select mapped port
  if( !(port & 0xf0) ) {
 8011574:	f010 0ff0 	tst.w	r0, #240	; 0xf0
//! \param[in] package MIDI package
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackage(mios32_midi_port_t port, mios32_midi_package_t package)
{
 8011578:	b570      	push	{r4, r5, r6, lr}
 801157a:	4605      	mov	r5, r0
 801157c:	460c      	mov	r4, r1
  // if default/debug port: select mapped port
  if( !(port & 0xf0) ) {
 801157e:	d104      	bne.n	801158a <MIOS32_MIDI_SendPackage+0x16>
    port = (port == MIDI_DEBUG) ? debug_port : default_port;
 8011580:	2801      	cmp	r0, #1
 8011582:	bf0c      	ite	eq
 8011584:	4b1f      	ldreq	r3, [pc, #124]	; (8011604 <MIOS32_MIDI_SendPackage+0x90>)
 8011586:	4b20      	ldrne	r3, [pc, #128]	; (8011608 <MIOS32_MIDI_SendPackage+0x94>)
 8011588:	781d      	ldrb	r5, [r3, #0]

  // insert subport number into package
  package.cable = port & 0xf;

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
 801158a:	4b20      	ldr	r3, [pc, #128]	; (801160c <MIOS32_MIDI_SendPackage+0x98>)
 801158c:	681a      	ldr	r2, [r3, #0]
  if( !(port & 0xf0) ) {
    port = (port == MIDI_DEBUG) ? debug_port : default_port;
  }

  // insert subport number into package
  package.cable = port & 0xf;
 801158e:	f005 060f 	and.w	r6, r5, #15

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
 8011592:	2a00      	cmp	r2, #0
 8011594:	d118      	bne.n	80115c8 <MIOS32_MIDI_SendPackage+0x54>
    if( (status=direct_tx_callback_func(port, package)) )
      return status;
  }

  // branch depending on selected port
  switch( port & 0xf0 ) {
 8011596:	f005 00f0 	and.w	r0, r5, #240	; 0xf0
 801159a:	2820      	cmp	r0, #32
 801159c:	d01c      	beq.n	80115d8 <MIOS32_MIDI_SendPackage+0x64>
 801159e:	d808      	bhi.n	80115b2 <MIOS32_MIDI_SendPackage+0x3e>
 80115a0:	2810      	cmp	r0, #16
 80115a2:	d12b      	bne.n	80115fc <MIOS32_MIDI_SendPackage+0x88>
    case USB0://..15
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
      return MIOS32_USB_MIDI_PackageSend(package);
 80115a4:	f366 1407 	bfi	r4, r6, #4, #4
 80115a8:	4620      	mov	r0, r4
      
    default:
      // invalid port
      return -1;
  }
}
 80115aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  // branch depending on selected port
  switch( port & 0xf0 ) {
    case USB0://..15
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
      return MIOS32_USB_MIDI_PackageSend(package);
 80115ae:	f002 bc3b 	b.w	8013e28 <MIOS32_USB_MIDI_PackageSend>
    if( (status=direct_tx_callback_func(port, package)) )
      return status;
  }

  // branch depending on selected port
  switch( port & 0xf0 ) {
 80115b2:	2830      	cmp	r0, #48	; 0x30
 80115b4:	d019      	beq.n	80115ea <MIOS32_MIDI_SendPackage+0x76>
 80115b6:	2850      	cmp	r0, #80	; 0x50
 80115b8:	d120      	bne.n	80115fc <MIOS32_MIDI_SendPackage+0x88>
      return -1; // IIC_MIDI has been disabled
#endif
      
    case SPIM0://..15
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
      return MIOS32_SPI_MIDI_PackageSend(package);
 80115ba:	f366 1407 	bfi	r4, r6, #4, #4
 80115be:	4620      	mov	r0, r4
      
    default:
      // invalid port
      return -1;
  }
}
 80115c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      return -1; // IIC_MIDI has been disabled
#endif
      
    case SPIM0://..15
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
      return MIOS32_SPI_MIDI_PackageSend(package);
 80115c4:	f000 bed3 	b.w	801236e <MIOS32_SPI_MIDI_PackageSend>
  package.cable = port & 0xf;

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
    s32 status;
    if( (status=direct_tx_callback_func(port, package)) )
 80115c8:	f366 1407 	bfi	r4, r6, #4, #4
 80115cc:	4628      	mov	r0, r5
 80115ce:	4621      	mov	r1, r4
 80115d0:	4790      	blx	r2
 80115d2:	2800      	cmp	r0, #0
 80115d4:	d0df      	beq.n	8011596 <MIOS32_MIDI_SendPackage+0x22>
 80115d6:	bd70      	pop	{r4, r5, r6, pc}
      return -1; // USB has been disabled
#endif

    case UART0://..15
#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
      return MIOS32_UART_MIDI_PackageSend(package.cable, package);
 80115d8:	f366 1407 	bfi	r4, r6, #4, #4
 80115dc:	f005 000f 	and.w	r0, r5, #15
 80115e0:	4621      	mov	r1, r4
      
    default:
      // invalid port
      return -1;
  }
}
 80115e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      return -1; // USB has been disabled
#endif

    case UART0://..15
#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
      return MIOS32_UART_MIDI_PackageSend(package.cable, package);
 80115e6:	f000 bddb 	b.w	80121a0 <MIOS32_UART_MIDI_PackageSend>
      return -1; // UART_MIDI has been disabled
#endif

    case IIC0://..15
#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
      return MIOS32_IIC_MIDI_PackageSend(package.cable, package);
 80115ea:	f366 1407 	bfi	r4, r6, #4, #4
 80115ee:	f005 000f 	and.w	r0, r5, #15
 80115f2:	4621      	mov	r1, r4
      
    default:
      // invalid port
      return -1;
  }
}
 80115f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      return -1; // UART_MIDI has been disabled
#endif

    case IIC0://..15
#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
      return MIOS32_IIC_MIDI_PackageSend(package.cable, package);
 80115f8:	f000 bec4 	b.w	8012384 <MIOS32_IIC_MIDI_PackageSend>
      return -1; // SPI_MIDI has been disabled
#endif
      
    default:
      // invalid port
      return -1;
 80115fc:	f04f 30ff 	mov.w	r0, #4294967295
  }
}
 8011600:	bd70      	pop	{r4, r5, r6, pc}
 8011602:	bf00      	nop
 8011604:	2000000a 	.word	0x2000000a
 8011608:	20000008 	.word	0x20000008
 801160c:	20000180 	.word	0x20000180

08011610 <MIOS32_MIDI_SendSysEx>:
//! \param[in] count number of bytes
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendSysEx(mios32_midi_port_t port, u8 *stream, u32 count)
{
 8011610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011614:	4680      	mov	r8, r0
 8011616:	460e      	mov	r6, r1
 8011618:	4617      	mov	r7, r2
  u32 offset;
  mios32_midi_package_t package;

  // MEMO: have a look into the project.lss file - gcc optimizes this code pretty well :)

  for(offset=0; offset<count;) {
 801161a:	2400      	movs	r4, #0
 801161c:	42bc      	cmp	r4, r7
 801161e:	d235      	bcs.n	801168c <MIOS32_MIDI_SendSysEx+0x7c>
    // package type depends on number of remaining bytes
    switch( count-offset ) {
 8011620:	1b3b      	subs	r3, r7, r4
 8011622:	2b02      	cmp	r3, #2
 8011624:	d00d      	beq.n	8011642 <MIOS32_MIDI_SendSysEx+0x32>
 8011626:	2b03      	cmp	r3, #3
 8011628:	d019      	beq.n	801165e <MIOS32_MIDI_SendSysEx+0x4e>
 801162a:	2b01      	cmp	r3, #1
 801162c:	d119      	bne.n	8011662 <MIOS32_MIDI_SendSysEx+0x52>
      case 1: 
	package.type = 0x5; // SysEx ends with following single byte. 
	package.evnt0 = stream[offset++];
 801162e:	5d32      	ldrb	r2, [r6, r4]

  for(offset=0; offset<count;) {
    // package type depends on number of remaining bytes
    switch( count-offset ) {
      case 1: 
	package.type = 0x5; // SysEx ends with following single byte. 
 8011630:	2105      	movs	r1, #5
 8011632:	f361 0503 	bfi	r5, r1, #0, #4
	package.evnt0 = stream[offset++];
 8011636:	f362 250f 	bfi	r5, r2, #8, #8
 801163a:	3401      	adds	r4, #1
	package.evnt1 = 0x00;
 801163c:	f36f 4517 	bfc	r5, #16, #8
 8011640:	e00a      	b.n	8011658 <MIOS32_MIDI_SendSysEx+0x48>
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
 8011642:	1931      	adds	r1, r6, r4
	package.evnt1 = 0x00;
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
	package.evnt0 = stream[offset++];
 8011644:	5d30      	ldrb	r0, [r6, r4]
	package.evnt1 = stream[offset++];
 8011646:	784a      	ldrb	r2, [r1, #1]
	package.evnt0 = stream[offset++];
	package.evnt1 = 0x00;
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
 8011648:	2306      	movs	r3, #6
 801164a:	f363 0503 	bfi	r5, r3, #0, #4
	package.evnt0 = stream[offset++];
 801164e:	f360 250f 	bfi	r5, r0, #8, #8
	package.evnt1 = stream[offset++];
 8011652:	f362 4517 	bfi	r5, r2, #16, #8
 8011656:	3402      	adds	r4, #2
	package.evnt2 = 0x00;
 8011658:	f36f 651f 	bfc	r5, #24, #8
	break;
 801165c:	e00f      	b.n	801167e <MIOS32_MIDI_SendSysEx+0x6e>
      case 3:
	package.type = 0x7; // SysEx ends with following three bytes. 
 801165e:	2007      	movs	r0, #7
 8011660:	e000      	b.n	8011664 <MIOS32_MIDI_SendSysEx+0x54>
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
 8011662:	2004      	movs	r0, #4
 8011664:	f360 0503 	bfi	r5, r0, #0, #4
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
 8011668:	1930      	adds	r0, r6, r4
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
	package.evnt0 = stream[offset++];
 801166a:	5d33      	ldrb	r3, [r6, r4]
	package.evnt1 = stream[offset++];
 801166c:	7841      	ldrb	r1, [r0, #1]
	package.evnt2 = stream[offset++];
 801166e:	7882      	ldrb	r2, [r0, #2]
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
	package.evnt0 = stream[offset++];
 8011670:	f363 250f 	bfi	r5, r3, #8, #8
	package.evnt1 = stream[offset++];
 8011674:	f361 4517 	bfi	r5, r1, #16, #8
	package.evnt2 = stream[offset++];
 8011678:	f362 651f 	bfi	r5, r2, #24, #8
 801167c:	3403      	adds	r4, #3
    }

    res=MIOS32_MIDI_SendPackage(port, package);
 801167e:	4640      	mov	r0, r8
 8011680:	4629      	mov	r1, r5
 8011682:	f7ff ff77 	bl	8011574 <MIOS32_MIDI_SendPackage>

    // expection? (e.g., port not available)
    if( res < 0 )
 8011686:	2800      	cmp	r0, #0
 8011688:	dac8      	bge.n	801161c <MIOS32_MIDI_SendSysEx+0xc>
 801168a:	e000      	b.n	801168e <MIOS32_MIDI_SendSysEx+0x7e>
      return res;
  }

  return 0;
 801168c:	2000      	movs	r0, #0
}
 801168e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08011694 <MIOS32_MIDI_SYSEX_SendAckStr>:

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
{
 8011694:	b530      	push	{r4, r5, lr}
 8011696:	b0a1      	sub	sp, #132	; 0x84
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 8011698:	23f0      	movs	r3, #240	; 0xf0
 801169a:	f88d 3000 	strb.w	r3, [sp]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 801169e:	4b13      	ldr	r3, [pc, #76]	; (80116ec <MIOS32_MIDI_SYSEX_SendAckStr+0x58>)
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 80116a0:	227e      	movs	r2, #126	; 0x7e
 80116a2:	2532      	movs	r5, #50	; 0x32
 80116a4:	f88d 2003 	strb.w	r2, [sp, #3]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 80116a8:	781a      	ldrb	r2, [r3, #0]
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 80116aa:	f88d 5004 	strb.w	r5, [sp, #4]
 80116ae:	2400      	movs	r4, #0

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;
 80116b0:	250f      	movs	r5, #15
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 80116b2:	f88d 4001 	strb.w	r4, [sp, #1]
 80116b6:	f88d 4002 	strb.w	r4, [sp, #2]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 80116ba:	f88d 2005 	strb.w	r2, [sp, #5]

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;
 80116be:	f88d 5006 	strb.w	r5, [sp, #6]
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80116c2:	ab02      	add	r3, sp, #8

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80116c4:	5d0d      	ldrb	r5, [r1, r4]
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80116c6:	1e5a      	subs	r2, r3, #1

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80116c8:	b135      	cbz	r5, 80116d8 <MIOS32_MIDI_SYSEX_SendAckStr+0x44>
 80116ca:	3401      	adds	r4, #1
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80116cc:	461a      	mov	r2, r3
  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
    *sysex_buffer_ptr++ = str[i];
 80116ce:	f803 5c01 	strb.w	r5, [r3, #-1]
 80116d2:	3301      	adds	r3, #1

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80116d4:	2c64      	cmp	r4, #100	; 0x64
 80116d6:	d1f5      	bne.n	80116c4 <MIOS32_MIDI_SYSEX_SendAckStr+0x30>
    *sysex_buffer_ptr++ = str[i];

  // send footer
  *sysex_buffer_ptr++ = 0xf7;
 80116d8:	21f7      	movs	r1, #247	; 0xf7
 80116da:	f802 1b01 	strb.w	r1, [r2], #1

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 80116de:	4669      	mov	r1, sp
 80116e0:	1a52      	subs	r2, r2, r1
 80116e2:	f7ff ff95 	bl	8011610 <MIOS32_MIDI_SendSysEx>
}
 80116e6:	b021      	add	sp, #132	; 0x84
 80116e8:	bd30      	pop	{r4, r5, pc}
 80116ea:	bf00      	nop
 80116ec:	20000192 	.word	0x20000192

080116f0 <MIOS32_MIDI_SYSEX_SendAck>:
/////////////////////////////////////////////////////////////////////////////
// This function sends a SysEx acknowledge to notify the user about the received command
// expects acknowledge code (e.g. 0x0f for good, 0x0e for error) and additional argument
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAck(mios32_midi_port_t port, u8 ack_code, u8 ack_arg)
{
 80116f0:	b500      	push	{lr}
 80116f2:	b089      	sub	sp, #36	; 0x24
  u8 sysex_buffer[32]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 80116f4:	23f0      	movs	r3, #240	; 0xf0
 80116f6:	f88d 3000 	strb.w	r3, [sp]
 80116fa:	2300      	movs	r3, #0
 80116fc:	f88d 3001 	strb.w	r3, [sp, #1]
 8011700:	f88d 3002 	strb.w	r3, [sp, #2]
 8011704:	237e      	movs	r3, #126	; 0x7e
 8011706:	f88d 3003 	strb.w	r3, [sp, #3]
 801170a:	2332      	movs	r3, #50	; 0x32
 801170c:	f88d 3004 	strb.w	r3, [sp, #4]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 8011710:	4b08      	ldr	r3, [pc, #32]	; (8011734 <MIOS32_MIDI_SYSEX_SendAck+0x44>)

  // send ack code and argument
  *sysex_buffer_ptr++ = ack_code;
 8011712:	f88d 1006 	strb.w	r1, [sp, #6]

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 8011716:	781b      	ldrb	r3, [r3, #0]

  // send ack code and argument
  *sysex_buffer_ptr++ = ack_code;
  *sysex_buffer_ptr++ = ack_arg;
 8011718:	f88d 2007 	strb.w	r2, [sp, #7]

  // send footer
  *sysex_buffer_ptr++ = 0xf7;
 801171c:	21f7      	movs	r1, #247	; 0xf7
 801171e:	f88d 1008 	strb.w	r1, [sp, #8]

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 8011722:	2209      	movs	r2, #9
 8011724:	4669      	mov	r1, sp

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 8011726:	f88d 3005 	strb.w	r3, [sp, #5]

  // send footer
  *sysex_buffer_ptr++ = 0xf7;

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 801172a:	f7ff ff71 	bl	8011610 <MIOS32_MIDI_SendSysEx>
}
 801172e:	b009      	add	sp, #36	; 0x24
 8011730:	bd00      	pop	{pc}
 8011732:	bf00      	nop
 8011734:	20000192 	.word	0x20000192

08011738 <MIOS32_MIDI_SendDebugStringHeader>:
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
// unfortunately doesn't work, and runtime check would be unnecessary costly
//#if sizeof(mios32_midi_sysex_header) != 5
//# error "Please adapt MIOS32_MIDI_SendDebugString"
//#endif

  package.type = 0x4; // SysEx starts or continues
 801173c:	2304      	movs	r3, #4
 801173e:	2400      	movs	r4, #0
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011740:	460e      	mov	r6, r1
// unfortunately doesn't work, and runtime check would be unnecessary costly
//#if sizeof(mios32_midi_sysex_header) != 5
//# error "Please adapt MIOS32_MIDI_SendDebugString"
//#endif

  package.type = 0x4; // SysEx starts or continues
 8011742:	f363 0403 	bfi	r4, r3, #0, #4
  package.evnt0 = mios32_midi_sysex_header[0];
 8011746:	f06f 010f 	mvn.w	r1, #15
 801174a:	f361 240f 	bfi	r4, r1, #8, #8
  package.evnt1 = mios32_midi_sysex_header[1];
 801174e:	f36f 4417 	bfc	r4, #16, #8
  package.evnt2 = mios32_midi_sysex_header[2];
 8011752:	f36f 641f 	bfc	r4, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011756:	4621      	mov	r1, r4
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011758:	4605      	mov	r5, r0
 801175a:	4690      	mov	r8, r2

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[0];
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);
 801175c:	f7ff ff0a 	bl	8011574 <MIOS32_MIDI_SendPackage>

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
  package.evnt1 = mios32_midi_sysex_header[4];
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 8011760:	4b0e      	ldr	r3, [pc, #56]	; (801179c <MIOS32_MIDI_SendDebugStringHeader+0x64>)

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[0];
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011762:	4607      	mov	r7, r0

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
 8011764:	207e      	movs	r0, #126	; 0x7e
  package.evnt1 = mios32_midi_sysex_header[4];
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 8011766:	7819      	ldrb	r1, [r3, #0]
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
  package.evnt1 = mios32_midi_sysex_header[4];
 8011768:	2232      	movs	r2, #50	; 0x32
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
 801176a:	f360 240f 	bfi	r4, r0, #8, #8
  package.evnt1 = mios32_midi_sysex_header[4];
 801176e:	f362 4417 	bfi	r4, r2, #16, #8
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 8011772:	f361 641f 	bfi	r4, r1, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011776:	4621      	mov	r1, r4
 8011778:	4628      	mov	r0, r5
 801177a:	f7ff fefb 	bl	8011574 <MIOS32_MIDI_SendPackage>
 801177e:	4307      	orrs	r7, r0

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = MIOS32_MIDI_SYSEX_DEBUG;
 8011780:	200d      	movs	r0, #13
 8011782:	f360 240f 	bfi	r4, r0, #8, #8
  package.evnt1 = command; // output string, usually 0x40
 8011786:	f366 4417 	bfi	r4, r6, #16, #8
  package.evnt2 = first_byte; // will be 0x00 if string already ends (""), thats ok, MIOS Studio can handle this
 801178a:	f368 641f 	bfi	r4, r8, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 801178e:	4628      	mov	r0, r5
 8011790:	4621      	mov	r1, r4
 8011792:	f7ff feef 	bl	8011574 <MIOS32_MIDI_SendPackage>

  return status;
#endif
}
 8011796:	4338      	orrs	r0, r7
 8011798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801179c:	20000192 	.word	0x20000192

080117a0 <MIOS32_MIDI_SendDebugStringBody>:
//! The string size isn't limited.
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringBody(mios32_midi_port_t port, char *str, u32 len)
{
 80117a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117a4:	4681      	mov	r9, r0
 80117a6:	4688      	mov	r8, r1
  return -1;
#else
  s32 status = 0;
  mios32_midi_package_t package;

  if( len > 0 ) {
 80117a8:	4617      	mov	r7, r2
 80117aa:	b352      	cbz	r2, 8011802 <MIOS32_MIDI_SendDebugStringBody+0x62>
 80117ac:	460d      	mov	r5, r1
 80117ae:	2600      	movs	r6, #0
    int i = 0;
    for(i=0; i<len; i+=3) {
 80117b0:	ebc8 0305 	rsb	r3, r8, r5
 80117b4:	42bb      	cmp	r3, r7
 80117b6:	d225      	bcs.n	8011804 <MIOS32_MIDI_SendDebugStringBody+0x64>
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
 80117b8:	7829      	ldrb	r1, [r5, #0]
    int i = 0;
    for(i=0; i<len; i+=3) {
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
 80117ba:	2004      	movs	r0, #4
 80117bc:	f360 0403 	bfi	r4, r0, #0, #4
      if( (b=str[i+0]) ) {
 80117c0:	b131      	cbz	r1, 80117d0 <MIOS32_MIDI_SendDebugStringBody+0x30>
      } else {
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
 80117c2:	786b      	ldrb	r3, [r5, #1]
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
	package.evnt0 = b & 0x7f;
 80117c4:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 80117c8:	f362 240f 	bfi	r4, r2, #8, #8
      } else {
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
 80117cc:	b91b      	cbnz	r3, 80117d6 <MIOS32_MIDI_SendDebugStringBody+0x36>
 80117ce:	e00d      	b.n	80117ec <MIOS32_MIDI_SendDebugStringBody+0x4c>

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
	package.evnt0 = b & 0x7f;
      } else {
	package.evnt0 = 0x00;
 80117d0:	f361 240f 	bfi	r4, r1, #8, #8
 80117d4:	e00a      	b.n	80117ec <MIOS32_MIDI_SendDebugStringBody+0x4c>
      } else {
	package.evnt1 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+2]) ) {
 80117d6:	78a9      	ldrb	r1, [r5, #2]
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
	package.evnt1 = b & 0x7f;
 80117d8:	f003 007f 	and.w	r0, r3, #127	; 0x7f
 80117dc:	f360 4417 	bfi	r4, r0, #16, #8
      } else {
	package.evnt1 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+2]) ) {
 80117e0:	b131      	cbz	r1, 80117f0 <MIOS32_MIDI_SendDebugStringBody+0x50>
	package.evnt2 = b & 0x7f;
 80117e2:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 80117e6:	f362 641f 	bfi	r4, r2, #24, #8
 80117ea:	e003      	b.n	80117f4 <MIOS32_MIDI_SendDebugStringBody+0x54>
      }

      if( !terminated && (b=str[i+1]) ) {
	package.evnt1 = b & 0x7f;
      } else {
	package.evnt1 = 0x00;
 80117ec:	f36f 4417 	bfc	r4, #16, #8
      }

      if( !terminated && (b=str[i+2]) ) {
	package.evnt2 = b & 0x7f;
      } else {
	package.evnt2 = 0x00;
 80117f0:	f36f 641f 	bfc	r4, #24, #8
	terminated = 1;
      }

      status |= MIOS32_MIDI_SendPackage(port, package);
 80117f4:	4648      	mov	r0, r9
 80117f6:	4621      	mov	r1, r4
 80117f8:	f7ff febc 	bl	8011574 <MIOS32_MIDI_SendPackage>
 80117fc:	3503      	adds	r5, #3
 80117fe:	4306      	orrs	r6, r0
 8011800:	e7d6      	b.n	80117b0 <MIOS32_MIDI_SendDebugStringBody+0x10>
{
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
 8011802:	4616      	mov	r6, r2
    }
  }

  return status;
#endif
}
 8011804:	4630      	mov	r0, r6
 8011806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801180a <MIOS32_MIDI_SendDebugStringFooter>:
//! Example: see MIOS32_MIDI_SendDebugStringHeader
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringFooter(mios32_midi_port_t port)
{
 801180a:	b508      	push	{r3, lr}
  return -1;
#else
  s32 status = 0;
  mios32_midi_package_t package;

  package.type = 0x5; // SysEx ends with following single byte. 
 801180c:	2100      	movs	r1, #0
 801180e:	2305      	movs	r3, #5
 8011810:	f363 0103 	bfi	r1, r3, #0, #4
  package.evnt0 = 0xf7;
 8011814:	f06f 0208 	mvn.w	r2, #8
 8011818:	f362 210f 	bfi	r1, r2, #8, #8
  package.evnt1 = 0x00;
  package.evnt2 = 0x00;
  status |= MIOS32_MIDI_SendPackage(port, package);
 801181c:	b289      	uxth	r1, r1
 801181e:	f7ff fea9 	bl	8011574 <MIOS32_MIDI_SendPackage>

  return status;
#endif
}
 8011822:	bd08      	pop	{r3, pc}

08011824 <MIOS32_MIDI_SendDebugString>:
//! The string size isn't limited.
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugString(const char *str)
{
 8011824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011826:	4605      	mov	r5, r0
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);
 8011828:	f008 fdc7 	bl	801a3ba <strlen>

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 801182c:	4f0a      	ldr	r7, [pc, #40]	; (8011858 <MIOS32_MIDI_SendDebugString+0x34>)
 801182e:	782a      	ldrb	r2, [r5, #0]
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);
 8011830:	4606      	mov	r6, r0

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 8011832:	2140      	movs	r1, #64	; 0x40
 8011834:	7838      	ldrb	r0, [r7, #0]
 8011836:	f7ff ff7f 	bl	8011738 <MIOS32_MIDI_SendDebugStringHeader>
  if( len >= 2 )
 801183a:	2e01      	cmp	r6, #1
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 801183c:	4604      	mov	r4, r0
  if( len >= 2 )
 801183e:	d905      	bls.n	801184c <MIOS32_MIDI_SendDebugString+0x28>
    status |= MIOS32_MIDI_SendDebugStringBody(debug_port, (char *)&str[1], len-1);
 8011840:	7838      	ldrb	r0, [r7, #0]
 8011842:	1c69      	adds	r1, r5, #1
 8011844:	1e72      	subs	r2, r6, #1
 8011846:	f7ff ffab 	bl	80117a0 <MIOS32_MIDI_SendDebugStringBody>
 801184a:	4304      	orrs	r4, r0
  status |= MIOS32_MIDI_SendDebugStringFooter(debug_port);
 801184c:	4b02      	ldr	r3, [pc, #8]	; (8011858 <MIOS32_MIDI_SendDebugString+0x34>)
 801184e:	7818      	ldrb	r0, [r3, #0]
 8011850:	f7ff ffdb 	bl	801180a <MIOS32_MIDI_SendDebugStringFooter>

  return status;
#endif
}
 8011854:	4320      	orrs	r0, r4
 8011856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011858:	2000000a 	.word	0x2000000a

0801185c <MIOS32_MIDI_SendDebugMessage>:
//! \param[in] *format zero-terminated format string - 128 characters supported maximum!
//! \param ... additional arguments
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugMessage(const char *format, ...)
{
 801185c:	b40f      	push	{r0, r1, r2, r3}
 801185e:	b530      	push	{r4, r5, lr}
 8011860:	b0a3      	sub	sp, #140	; 0x8c
 8011862:	9d26      	ldr	r5, [sp, #152]	; 0x98

  // failsave: if format string is longer than 100 chars, break here
  // note that this is a weak protection: if %s is used, or a lot of other format tokens,
  // the resulting string could still lead to a buffer overflow
  // other the other hand we don't want to allocate too many byte for buffer[] to save stack
  if( strlen(format) > 100 ) {
 8011864:	4628      	mov	r0, r5
 8011866:	f008 fda8 	bl	801a3ba <strlen>
 801186a:	2864      	cmp	r0, #100	; 0x64
 801186c:	d901      	bls.n	8011872 <MIOS32_MIDI_SendDebugMessage+0x16>
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
 801186e:	480e      	ldr	r0, [pc, #56]	; (80118a8 <MIOS32_MIDI_SendDebugMessage+0x4c>)
 8011870:	e013      	b.n	801189a <MIOS32_MIDI_SendDebugMessage+0x3e>
  } else {
    // transform formatted string into string
    va_start(args, format);
    vsprintf(str, format, args);
 8011872:	ac02      	add	r4, sp, #8
  if( strlen(format) > 100 ) {
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
  } else {
    // transform formatted string into string
    va_start(args, format);
 8011874:	aa27      	add	r2, sp, #156	; 0x9c
    vsprintf(str, format, args);
 8011876:	4629      	mov	r1, r5
 8011878:	4620      	mov	r0, r4
  if( strlen(format) > 100 ) {
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
  } else {
    // transform formatted string into string
    va_start(args, format);
 801187a:	9201      	str	r2, [sp, #4]
    vsprintf(str, format, args);
 801187c:	f002 ff81 	bl	8014782 <vsprintf>
  }

  u32 len = strlen(str);
 8011880:	4620      	mov	r0, r4
 8011882:	f008 fd9a 	bl	801a3ba <strlen>
  u8 *str_ptr = (u8 *)str;
  int i;
  for(i=0; i<len; ++i) {
 8011886:	2300      	movs	r3, #0
 8011888:	4283      	cmp	r3, r0
 801188a:	d005      	beq.n	8011898 <MIOS32_MIDI_SendDebugMessage+0x3c>
    *str_ptr++ &= 0x7f; // ensure that MIDI protocol won't be violated
 801188c:	5ce2      	ldrb	r2, [r4, r3]
 801188e:	f002 017f 	and.w	r1, r2, #127	; 0x7f
 8011892:	54e1      	strb	r1, [r4, r3]
  }

  u32 len = strlen(str);
  u8 *str_ptr = (u8 *)str;
  int i;
  for(i=0; i<len; ++i) {
 8011894:	3301      	adds	r3, #1
 8011896:	e7f7      	b.n	8011888 <MIOS32_MIDI_SendDebugMessage+0x2c>
    *str_ptr++ &= 0x7f; // ensure that MIDI protocol won't be violated
  }

  return MIOS32_MIDI_SendDebugString(str);
 8011898:	4620      	mov	r0, r4
 801189a:	f7ff ffc3 	bl	8011824 <MIOS32_MIDI_SendDebugString>
#endif
}
 801189e:	b023      	add	sp, #140	; 0x8c
 80118a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80118a4:	b004      	add	sp, #16
 80118a6:	4770      	bx	lr
 80118a8:	0801a788 	.word	0x0801a788

080118ac <MIOS32_MIDI_TimeOut>:

/////////////////////////////////////////////////////////////////////////////
// This function is called if a MIDI parser runs into timeout
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_TimeOut(mios32_midi_port_t port)
{
 80118ac:	b510      	push	{r4, lr}
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
 80118ae:	4b0e      	ldr	r3, [pc, #56]	; (80118e8 <MIOS32_MIDI_TimeOut+0x3c>)
 80118b0:	781a      	ldrb	r2, [r3, #0]
 80118b2:	f002 0108 	and.w	r1, r2, #8

/////////////////////////////////////////////////////////////////////////////
// This function is called if a MIDI parser runs into timeout
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_TimeOut(mios32_midi_port_t port)
{
 80118b6:	4604      	mov	r4, r0
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
 80118b8:	b2c8      	uxtb	r0, r1
 80118ba:	b148      	cbz	r0, 80118d0 <MIOS32_MIDI_TimeOut+0x24>
 80118bc:	490b      	ldr	r1, [pc, #44]	; (80118ec <MIOS32_MIDI_TimeOut+0x40>)
 80118be:	7808      	ldrb	r0, [r1, #0]
 80118c0:	42a0      	cmp	r0, r4
 80118c2:	d105      	bne.n	80118d0 <MIOS32_MIDI_TimeOut+0x24>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80118c4:	f36f 0207 	bfc	r2, #0, #8
 80118c8:	701a      	strb	r2, [r3, #0]
  sysex_cmd = 0;
 80118ca:	4b09      	ldr	r3, [pc, #36]	; (80118f0 <MIOS32_MIDI_TimeOut+0x44>)
 80118cc:	2200      	movs	r2, #0
 80118ce:	701a      	strb	r2, [r3, #0]
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
    MIOS32_MIDI_SYSEX_CmdFinished();

  // optional hook to application
  if( timeout_callback_func != NULL )
 80118d0:	4908      	ldr	r1, [pc, #32]	; (80118f4 <MIOS32_MIDI_TimeOut+0x48>)
 80118d2:	680a      	ldr	r2, [r1, #0]
 80118d4:	b10a      	cbz	r2, 80118da <MIOS32_MIDI_TimeOut+0x2e>
    timeout_callback_func(port);
 80118d6:	4620      	mov	r0, r4
 80118d8:	4790      	blx	r2

#ifndef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // this debug message should always be active, so that common users are informed about the exception
  MIOS32_MIDI_SendDebugMessage("[MIOS32_MIDI_Receive_Handler] Timeout on port 0x%02x\n", port);
 80118da:	4621      	mov	r1, r4
 80118dc:	4806      	ldr	r0, [pc, #24]	; (80118f8 <MIOS32_MIDI_TimeOut+0x4c>)
 80118de:	f7ff ffbd 	bl	801185c <MIOS32_MIDI_SendDebugMessage>
#endif

  return 0; // no error
}
 80118e2:	2000      	movs	r0, #0
 80118e4:	bd10      	pop	{r4, pc}
 80118e6:	bf00      	nop
 80118e8:	20000198 	.word	0x20000198
 80118ec:	20000190 	.word	0x20000190
 80118f0:	20000184 	.word	0x20000184
 80118f4:	200001b4 	.word	0x200001b4
 80118f8:	0801a7db 	.word	0x0801a7db

080118fc <MIOS32_MIDI_Periodic_mS>:
//! by a task in the programming model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Periodic_mS(void)
{
 80118fc:	b510      	push	{r4, lr}
  s32 status = 0;

#ifndef MIOS32_DONT_USE_USB_MIDI
  status |= MIOS32_USB_MIDI_Periodic_mS();
 80118fe:	f002 fad5 	bl	8013eac <MIOS32_USB_MIDI_Periodic_mS>
 8011902:	4604      	mov	r4, r0
#endif

#ifndef MIOS32_DONT_USE_UART_MIDI
  status |= MIOS32_UART_MIDI_Periodic_mS();
 8011904:	f000 fbc8 	bl	8012098 <MIOS32_UART_MIDI_Periodic_mS>
 8011908:	4304      	orrs	r4, r0
#endif

#ifndef MIOS32_DONT_USE_IIC_MIDI
  status |= MIOS32_IIC_MIDI_Periodic_mS();
 801190a:	f000 fd39 	bl	8012380 <MIOS32_IIC_MIDI_Periodic_mS>
 801190e:	4304      	orrs	r4, r0
#endif

#ifndef MIOS32_DONT_USE_SPI_MIDI
  status |= MIOS32_SPI_MIDI_Periodic_mS();
 8011910:	f000 fd2b 	bl	801236a <MIOS32_SPI_MIDI_Periodic_mS>
#endif

  // increment timeout counter for incoming packages
  // an incomplete event will be timed out after 1000 ticks (1 second)
  if( sysex_timeout_ctr < 65535 )
 8011914:	4b05      	ldr	r3, [pc, #20]	; (801192c <MIOS32_MIDI_Periodic_mS+0x30>)
 8011916:	881a      	ldrh	r2, [r3, #0]
 8011918:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801191c:	428a      	cmp	r2, r1
#ifndef MIOS32_DONT_USE_IIC_MIDI
  status |= MIOS32_IIC_MIDI_Periodic_mS();
#endif

#ifndef MIOS32_DONT_USE_SPI_MIDI
  status |= MIOS32_SPI_MIDI_Periodic_mS();
 801191e:	ea44 0000 	orr.w	r0, r4, r0
#endif

  // increment timeout counter for incoming packages
  // an incomplete event will be timed out after 1000 ticks (1 second)
  if( sysex_timeout_ctr < 65535 )
 8011922:	d001      	beq.n	8011928 <MIOS32_MIDI_Periodic_mS+0x2c>
    ++sysex_timeout_ctr;
 8011924:	3201      	adds	r2, #1
 8011926:	801a      	strh	r2, [r3, #0]

  return status;
}
 8011928:	bd10      	pop	{r4, pc}
 801192a:	bf00      	nop
 801192c:	20000194 	.word	0x20000194

08011930 <MIOS32_MIDI_SendByteToRxCallback>:
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_byte received MIDI byte
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendByteToRxCallback(mios32_midi_port_t port, u8 midi_byte)
{
 8011930:	b508      	push	{r3, lr}
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL )
 8011932:	4b03      	ldr	r3, [pc, #12]	; (8011940 <MIOS32_MIDI_SendByteToRxCallback+0x10>)
 8011934:	681a      	ldr	r2, [r3, #0]
 8011936:	b10a      	cbz	r2, 801193c <MIOS32_MIDI_SendByteToRxCallback+0xc>
    return direct_rx_callback_func(port, midi_byte);
 8011938:	4790      	blx	r2
 801193a:	bd08      	pop	{r3, pc}
  return 0; // no error
 801193c:	4610      	mov	r0, r2
}
 801193e:	bd08      	pop	{r3, pc}
 8011940:	20000188 	.word	0x20000188

08011944 <MIOS32_MIDI_SendPackageToRxCallback>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 8011944:	4b11      	ldr	r3, [pc, #68]	; (801198c <MIOS32_MIDI_SendPackageToRxCallback+0x48>)
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_package received MIDI package
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 8011946:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 8011948:	681c      	ldr	r4, [r3, #0]
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_package received MIDI package
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 801194a:	4607      	mov	r7, r0
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 801194c:	b1e4      	cbz	r4, 8011988 <MIOS32_MIDI_SendPackageToRxCallback+0x44>
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 801194e:	f3c1 6407 	ubfx	r4, r1, #24, #8
 8011952:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8011956:	f3c1 4207 	ubfx	r2, r1, #16, #8
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 801195a:	4d0d      	ldr	r5, [pc, #52]	; (8011990 <MIOS32_MIDI_SendPackageToRxCallback+0x4c>)
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 801195c:	f88d 4006 	strb.w	r4, [sp, #6]
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 8011960:	f001 010f 	and.w	r1, r1, #15
    int i;
    s32 status = 0;
 8011964:	2400      	movs	r4, #0
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 8011966:	5c6e      	ldrb	r6, [r5, r1]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 8011968:	f88d 0004 	strb.w	r0, [sp, #4]
 801196c:	f88d 2005 	strb.w	r2, [sp, #5]
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
    int i;
    s32 status = 0;
    for(i=0; i<len; ++i)
 8011970:	4625      	mov	r5, r4
 8011972:	42b5      	cmp	r5, r6
 8011974:	da08      	bge.n	8011988 <MIOS32_MIDI_SendPackageToRxCallback+0x44>
      status |= direct_rx_callback_func(port, buffer[i]);
 8011976:	aa01      	add	r2, sp, #4
 8011978:	4b04      	ldr	r3, [pc, #16]	; (801198c <MIOS32_MIDI_SendPackageToRxCallback+0x48>)
 801197a:	5d51      	ldrb	r1, [r2, r5]
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	4638      	mov	r0, r7
 8011980:	4798      	blx	r3
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
    int i;
    s32 status = 0;
    for(i=0; i<len; ++i)
 8011982:	3501      	adds	r5, #1
      status |= direct_rx_callback_func(port, buffer[i]);
 8011984:	4304      	orrs	r4, r0
 8011986:	e7f4      	b.n	8011972 <MIOS32_MIDI_SendPackageToRxCallback+0x2e>
    return status;
  }
  return 0; // no error
}
 8011988:	4620      	mov	r0, r4
 801198a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801198c:	20000188 	.word	0x20000188
 8011990:	0801a778 	.word	0x0801a778

08011994 <MIOS32_MIDI_DebugPortSet>:
//! \param[in] port MIDI port (USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_DebugPortSet(mios32_midi_port_t port)
{
  if( port == MIDI_DEBUG ) // avoid recursion
 8011994:	2801      	cmp	r0, #1
 8011996:	d003      	beq.n	80119a0 <MIOS32_MIDI_DebugPortSet+0xc>
    return -1;

  debug_port = port;
 8011998:	4b03      	ldr	r3, [pc, #12]	; (80119a8 <MIOS32_MIDI_DebugPortSet+0x14>)
 801199a:	7018      	strb	r0, [r3, #0]
 
  return 0; // no error
 801199c:	2000      	movs	r0, #0
 801199e:	4770      	bx	lr
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_DebugPortSet(mios32_midi_port_t port)
{
  if( port == MIDI_DEBUG ) // avoid recursion
    return -1;
 80119a0:	f04f 30ff 	mov.w	r0, #4294967295

  debug_port = port;
 
  return 0; // no error
}
 80119a4:	4770      	bx	lr
 80119a6:	bf00      	nop
 80119a8:	2000000a 	.word	0x2000000a

080119ac <MIOS32_MIDI_SYSEX_Cmd>:

/////////////////////////////////////////////////////////////////////////////
// This function handles the sysex commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
 80119ac:	b530      	push	{r4, r5, lr}
 80119ae:	460b      	mov	r3, r1
 80119b0:	4611      	mov	r1, r2
#if MIOS32_MIDI_BSL_ENHANCEMENTS
  // this compile switch should only be activated for the bootloader!
  if( BSL_SYSEX_Cmd(port, cmd_state, midi_in, sysex_cmd) >= 0 )
    return 0; // BSL has serviced this command - no error
#endif
  switch( sysex_cmd ) {
 80119b2:	4a5a      	ldr	r2, [pc, #360]	; (8011b1c <MIOS32_MIDI_SYSEX_Cmd+0x170>)
 80119b4:	7815      	ldrb	r5, [r2, #0]
 80119b6:	2d0d      	cmp	r5, #13

/////////////////////////////////////////////////////////////////////////////
// This function handles the sysex commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
 80119b8:	b08b      	sub	sp, #44	; 0x2c
 80119ba:	4604      	mov	r4, r0
#if MIOS32_MIDI_BSL_ENHANCEMENTS
  // this compile switch should only be activated for the bootloader!
  if( BSL_SYSEX_Cmd(port, cmd_state, midi_in, sysex_cmd) >= 0 )
    return 0; // BSL has serviced this command - no error
#endif
  switch( sysex_cmd ) {
 80119bc:	d057      	beq.n	8011a6e <MIOS32_MIDI_SYSEX_Cmd+0xc2>
 80119be:	d801      	bhi.n	80119c4 <MIOS32_MIDI_SYSEX_Cmd+0x18>
 80119c0:	b13d      	cbz	r5, 80119d2 <MIOS32_MIDI_SYSEX_Cmd+0x26>
 80119c2:	e09a      	b.n	8011afa <MIOS32_MIDI_SYSEX_Cmd+0x14e>
 80119c4:	2d0e      	cmp	r5, #14
 80119c6:	f000 80a5 	beq.w	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
 80119ca:	2d0f      	cmp	r5, #15
 80119cc:	f040 8095 	bne.w	8011afa <MIOS32_MIDI_SYSEX_Cmd+0x14e>
 80119d0:	e087      	b.n	8011ae2 <MIOS32_MIDI_SYSEX_Cmd+0x136>
 80119d2:	4a53      	ldr	r2, [pc, #332]	; (8011b20 <MIOS32_MIDI_SYSEX_Cmd+0x174>)
static s32 MIOS32_MIDI_SYSEX_Cmd_Query(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
  static u8 query_req = 0;
  char str_buffer[40];

  switch( cmd_state ) {
 80119d4:	b11b      	cbz	r3, 80119de <MIOS32_MIDI_SYSEX_Cmd+0x32>
 80119d6:	2b01      	cmp	r3, #1
 80119d8:	d103      	bne.n	80119e2 <MIOS32_MIDI_SYSEX_Cmd+0x36>
    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      query_req = 0;
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
 80119da:	7011      	strb	r1, [r2, #0]
 80119dc:	e09a      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
  char str_buffer[40];

  switch( cmd_state ) {

    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      query_req = 0;
 80119de:	7013      	strb	r3, [r2, #0]
 80119e0:	e098      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 80119e2:	7811      	ldrb	r1, [r2, #0]
 80119e4:	2905      	cmp	r1, #5
 80119e6:	d028      	beq.n	8011a3a <MIOS32_MIDI_SYSEX_Cmd+0x8e>
 80119e8:	d810      	bhi.n	8011a0c <MIOS32_MIDI_SYSEX_Cmd+0x60>
 80119ea:	2902      	cmp	r1, #2
 80119ec:	d01f      	beq.n	8011a2e <MIOS32_MIDI_SYSEX_Cmd+0x82>
 80119ee:	d803      	bhi.n	80119f8 <MIOS32_MIDI_SYSEX_Cmd+0x4c>
 80119f0:	2901      	cmp	r1, #1
 80119f2:	d138      	bne.n	8011a66 <MIOS32_MIDI_SYSEX_Cmd+0xba>
	      MIOS32_MIDI_SendActiveSense(port);
	      MIOS32_USB_MIDI_Periodic_mS();
	    }
	  }
#endif
	  MIOS32_MIDI_SYSEX_SendAckStr(port, "MIOS32");
 80119f4:	494b      	ldr	r1, [pc, #300]	; (8011b24 <MIOS32_MIDI_SYSEX_Cmd+0x178>)
 80119f6:	e01b      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 80119f8:	2903      	cmp	r1, #3
 80119fa:	d01c      	beq.n	8011a36 <MIOS32_MIDI_SYSEX_Cmd+0x8a>
 80119fc:	2904      	cmp	r1, #4
 80119fe:	d132      	bne.n	8011a66 <MIOS32_MIDI_SYSEX_Cmd+0xba>
	  break;
        case 0x03: // Core Family
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_FAMILY_STR);
	  break;
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
 8011a00:	f000 fd32 	bl	8012468 <MIOS32_SYS_ChipIDGet>
 8011a04:	4948      	ldr	r1, [pc, #288]	; (8011b28 <MIOS32_MIDI_SYSEX_Cmd+0x17c>)
 8011a06:	4602      	mov	r2, r0
 8011a08:	4668      	mov	r0, sp
 8011a0a:	e023      	b.n	8011a54 <MIOS32_MIDI_SYSEX_Cmd+0xa8>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 8011a0c:	2908      	cmp	r1, #8
 8011a0e:	d026      	beq.n	8011a5e <MIOS32_MIDI_SYSEX_Cmd+0xb2>
 8011a10:	d806      	bhi.n	8011a20 <MIOS32_MIDI_SYSEX_Cmd+0x74>
 8011a12:	2906      	cmp	r1, #6
 8011a14:	d019      	beq.n	8011a4a <MIOS32_MIDI_SYSEX_Cmd+0x9e>
 8011a16:	2907      	cmp	r1, #7
 8011a18:	d125      	bne.n	8011a66 <MIOS32_MIDI_SYSEX_Cmd+0xba>
        case 0x06: // Flash Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_FlashSizeGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  break;
        case 0x07: // RAM Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_RAMSizeGet());
 8011a1a:	f000 fd33 	bl	8012484 <MIOS32_SYS_RAMSizeGet>
 8011a1e:	e016      	b.n	8011a4e <MIOS32_MIDI_SYSEX_Cmd+0xa2>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 8011a20:	2909      	cmp	r1, #9
 8011a22:	d01e      	beq.n	8011a62 <MIOS32_MIDI_SYSEX_Cmd+0xb6>
 8011a24:	297f      	cmp	r1, #127	; 0x7f
 8011a26:	d11e      	bne.n	8011a66 <MIOS32_MIDI_SYSEX_Cmd+0xba>
#if MIOS32_MIDI_BSL_ENHANCEMENTS
	  // release halt state (or sending upload request) instead of reseting the core
	  BSL_SYSEX_ReleaseHaltState();
#else
	  // reset core (this will send an upload request)
	  MIOS32_SYS_Reset();
 8011a28:	f000 fcc8 	bl	80123bc <MIOS32_SYS_Reset>
 8011a2c:	e072      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	  }
#endif
	  MIOS32_MIDI_SYSEX_SendAckStr(port, "MIOS32");
	  break;
        case 0x02: // Board
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_BOARD_STR);
 8011a2e:	493f      	ldr	r1, [pc, #252]	; (8011b2c <MIOS32_MIDI_SYSEX_Cmd+0x180>)
 8011a30:	f7ff fe30 	bl	8011694 <MIOS32_MIDI_SYSEX_SendAckStr>
 8011a34:	e06e      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	  break;
        case 0x03: // Core Family
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_FAMILY_STR);
 8011a36:	493e      	ldr	r1, [pc, #248]	; (8011b30 <MIOS32_MIDI_SYSEX_Cmd+0x184>)
 8011a38:	e7fa      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, (char *)str_buffer);
	  break;
        case 0x05: // Serial Number
	  if( MIOS32_SYS_SerialNumberGet((char *)str_buffer) >= 0 )
 8011a3a:	4668      	mov	r0, sp
 8011a3c:	f000 fd26 	bl	801248c <MIOS32_SYS_SerialNumberGet>
 8011a40:	2800      	cmp	r0, #0
	    MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
 8011a42:	4620      	mov	r0, r4
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, (char *)str_buffer);
	  break;
        case 0x05: // Serial Number
	  if( MIOS32_SYS_SerialNumberGet((char *)str_buffer) >= 0 )
 8011a44:	da09      	bge.n	8011a5a <MIOS32_MIDI_SYSEX_Cmd+0xae>
	    MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  else
	    MIOS32_MIDI_SYSEX_SendAckStr(port, "?");
 8011a46:	493b      	ldr	r1, [pc, #236]	; (8011b34 <MIOS32_MIDI_SYSEX_Cmd+0x188>)
 8011a48:	e7f2      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x06: // Flash Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_FlashSizeGet());
 8011a4a:	f000 fd13 	bl	8012474 <MIOS32_SYS_FlashSizeGet>
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  break;
        case 0x07: // RAM Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_RAMSizeGet());
 8011a4e:	493a      	ldr	r1, [pc, #232]	; (8011b38 <MIOS32_MIDI_SYSEX_Cmd+0x18c>)
 8011a50:	4602      	mov	r2, r0
 8011a52:	4668      	mov	r0, sp
 8011a54:	f002 fe86 	bl	8014764 <sprintf>
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
 8011a58:	4620      	mov	r0, r4
 8011a5a:	4669      	mov	r1, sp
 8011a5c:	e7e8      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x08: // Application Name Line #1
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_LCD_BOOT_MSG_LINE1);
 8011a5e:	4937      	ldr	r1, [pc, #220]	; (8011b3c <MIOS32_MIDI_SYSEX_Cmd+0x190>)
 8011a60:	e7e6      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x09: // Application Name Line #2
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_LCD_BOOT_MSG_LINE2);
 8011a62:	4937      	ldr	r1, [pc, #220]	; (8011b40 <MIOS32_MIDI_SYSEX_Cmd+0x194>)
 8011a64:	e7e4      	b.n	8011a30 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  // but other core families could contain an empty stumb!
#endif
	  break;
        default: 
	  // unknown query
	  MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNKNOWN_QUERY);
 8011a66:	4620      	mov	r0, r4
 8011a68:	210e      	movs	r1, #14
 8011a6a:	220d      	movs	r2, #13
 8011a6c:	e042      	b.n	8011af4 <MIOS32_MIDI_SYSEX_Cmd+0x148>
 8011a6e:	4d35      	ldr	r5, [pc, #212]	; (8011b44 <MIOS32_MIDI_SYSEX_Cmd+0x198>)
  if( cmd_state == MIOS32_MIDI_SYSEX_CMD_STATE_END )
    MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNSUPPORTED_DEBUG);
#else
  static u8 debug_req = 0xff;

  switch( cmd_state ) {
 8011a70:	b113      	cbz	r3, 8011a78 <MIOS32_MIDI_SYSEX_Cmd+0xcc>
 8011a72:	2b01      	cmp	r3, #1
 8011a74:	d115      	bne.n	8011aa2 <MIOS32_MIDI_SYSEX_Cmd+0xf6>
 8011a76:	e002      	b.n	8011a7e <MIOS32_MIDI_SYSEX_Cmd+0xd2>

    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      debug_req = 0xff;
 8011a78:	21ff      	movs	r1, #255	; 0xff
 8011a7a:	7029      	strb	r1, [r5, #0]
 8011a7c:	e04a      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      if( debug_req == 0xff ) {
 8011a7e:	782b      	ldrb	r3, [r5, #0]
 8011a80:	2bff      	cmp	r3, #255	; 0xff
 8011a82:	d101      	bne.n	8011a88 <MIOS32_MIDI_SYSEX_Cmd+0xdc>
	debug_req = midi_in;
 8011a84:	7029      	strb	r1, [r5, #0]
 8011a86:	e045      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
      } else {
	switch( debug_req ) {
 8011a88:	b11b      	cbz	r3, 8011a92 <MIOS32_MIDI_SYSEX_Cmd+0xe6>
 8011a8a:	2b01      	cmp	r3, #1
 8011a8c:	d142      	bne.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	    if( debug_command_callback_func != NULL )
	      debug_command_callback_func(last_sysex_port, (char)midi_in);
	    break;

	  case 0x01: // input string to filebrowser
	    if( filebrowser_command_callback_func != NULL )
 8011a8e:	4a2e      	ldr	r2, [pc, #184]	; (8011b48 <MIOS32_MIDI_SYSEX_Cmd+0x19c>)
 8011a90:	e000      	b.n	8011a94 <MIOS32_MIDI_SYSEX_Cmd+0xe8>
      if( debug_req == 0xff ) {
	debug_req = midi_in;
      } else {
	switch( debug_req ) {
	  case 0x00: // input string
	    if( debug_command_callback_func != NULL )
 8011a92:	4a2e      	ldr	r2, [pc, #184]	; (8011b4c <MIOS32_MIDI_SYSEX_Cmd+0x1a0>)
	      debug_command_callback_func(last_sysex_port, (char)midi_in);
	    break;

	  case 0x01: // input string to filebrowser
	    if( filebrowser_command_callback_func != NULL )
 8011a94:	6813      	ldr	r3, [r2, #0]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d03c      	beq.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	      filebrowser_command_callback_func(last_sysex_port, (char)midi_in);
 8011a9a:	482d      	ldr	r0, [pc, #180]	; (8011b50 <MIOS32_MIDI_SYSEX_Cmd+0x1a4>)
 8011a9c:	7800      	ldrb	r0, [r0, #0]
 8011a9e:	4798      	blx	r3
 8011aa0:	e038      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	}
      }
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      if( debug_req == 0x00 ) {
 8011aa2:	782a      	ldrb	r2, [r5, #0]
 8011aa4:	b9a2      	cbnz	r2, 8011ad0 <MIOS32_MIDI_SYSEX_Cmd+0x124>
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);
 8011aa6:	210f      	movs	r1, #15
 8011aa8:	f7ff fe22 	bl	80116f0 <MIOS32_MIDI_SYSEX_SendAck>

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
 8011aac:	7829      	ldrb	r1, [r5, #0]
 8011aae:	2900      	cmp	r1, #0
 8011ab0:	d130      	bne.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
 8011ab2:	4a26      	ldr	r2, [pc, #152]	; (8011b4c <MIOS32_MIDI_SYSEX_Cmd+0x1a0>)
 8011ab4:	6810      	ldr	r0, [r2, #0]
 8011ab6:	bb68      	cbnz	r0, 8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
//! This function returns the MIDI_DEBUG port
//! \return the debug port
/////////////////////////////////////////////////////////////////////////////
mios32_midi_port_t MIOS32_MIDI_DebugPortGet(void)
{
  return debug_port;
 8011ab8:	4d26      	ldr	r5, [pc, #152]	; (8011b54 <MIOS32_MIDI_SYSEX_Cmd+0x1a8>)
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
	  mios32_midi_port_t prev_debug_port = MIOS32_MIDI_DebugPortGet();
	  MIOS32_MIDI_DebugPortSet(port);
 8011aba:	4620      	mov	r0, r4
//! This function returns the MIDI_DEBUG port
//! \return the debug port
/////////////////////////////////////////////////////////////////////////////
mios32_midi_port_t MIOS32_MIDI_DebugPortGet(void)
{
  return debug_port;
 8011abc:	782d      	ldrb	r5, [r5, #0]
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
	  mios32_midi_port_t prev_debug_port = MIOS32_MIDI_DebugPortGet();
	  MIOS32_MIDI_DebugPortSet(port);
 8011abe:	f7ff ff69 	bl	8011994 <MIOS32_MIDI_DebugPortSet>
	  MIOS32_MIDI_SendDebugString("[MIOS32_MIDI_SYSEX_Cmd_Debug] command handler not implemented by application\n");
 8011ac2:	4825      	ldr	r0, [pc, #148]	; (8011b58 <MIOS32_MIDI_SYSEX_Cmd+0x1ac>)
 8011ac4:	f7ff feae 	bl	8011824 <MIOS32_MIDI_SendDebugString>
	  MIOS32_MIDI_DebugPortSet(prev_debug_port);
 8011ac8:	4628      	mov	r0, r5
 8011aca:	f7ff ff63 	bl	8011994 <MIOS32_MIDI_DebugPortSet>
 8011ace:	e021      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	}

      } else if( debug_req == 0x01 && filebrowser_command_callback_func != NULL ) {
 8011ad0:	2a01      	cmp	r2, #1
 8011ad2:	d102      	bne.n	8011ada <MIOS32_MIDI_SYSEX_Cmd+0x12e>
 8011ad4:	481c      	ldr	r0, [pc, #112]	; (8011b48 <MIOS32_MIDI_SYSEX_Cmd+0x19c>)
 8011ad6:	6803      	ldr	r3, [r0, #0]
 8011ad8:	b9e3      	cbnz	r3, 8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	// we expect that the filebrowser handler sends back a string
      } else {
	// send disacknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNSUPPORTED_DEBUG);
 8011ada:	4620      	mov	r0, r4
 8011adc:	210e      	movs	r1, #14
 8011ade:	2210      	movs	r2, #16
 8011ae0:	e008      	b.n	8011af4 <MIOS32_MIDI_SYSEX_Cmd+0x148>
 8011ae2:	4a1e      	ldr	r2, [pc, #120]	; (8011b5c <MIOS32_MIDI_SYSEX_Cmd+0x1b0>)
/////////////////////////////////////////////////////////////////////////////
// Command 0F: Ping (just send back acknowledge if no additional byte has been received)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd_Ping(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
  switch( cmd_state ) {
 8011ae4:	b10b      	cbz	r3, 8011aea <MIOS32_MIDI_SYSEX_Cmd+0x13e>
 8011ae6:	2b01      	cmp	r3, #1
 8011ae8:	d101      	bne.n	8011aee <MIOS32_MIDI_SYSEX_Cmd+0x142>
    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      sysex_state.ping.PING_BYTE_RECEIVED = 0;
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      sysex_state.ping.PING_BYTE_RECEIVED = 1;
 8011aea:	6053      	str	r3, [r2, #4]
 8011aec:	e012      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      // TODO: send 0xf7 if merger enabled

      // send acknowledge if no additional byte has been received
      // to avoid feedback loop if two cores are directly connected
      if( !sysex_state.ping.PING_BYTE_RECEIVED )
 8011aee:	6852      	ldr	r2, [r2, #4]
 8011af0:	b982      	cbnz	r2, 8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);
 8011af2:	4629      	mov	r1, r5
 8011af4:	f7ff fdfc 	bl	80116f0 <MIOS32_MIDI_SYSEX_SendAck>
 8011af8:	e00c      	b.n	8011b14 <MIOS32_MIDI_SYSEX_Cmd+0x168>
      MIOS32_MIDI_SYSEX_Cmd_Ping(port, cmd_state, midi_in);
      break;
    default:
      // unknown command
      // TODO: send 0xf7 if merger enabled
      MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_INVALID_COMMAND);
 8011afa:	210e      	movs	r1, #14
 8011afc:	460a      	mov	r2, r1
 8011afe:	4620      	mov	r0, r4
 8011b00:	f7ff fdf6 	bl	80116f0 <MIOS32_MIDI_SYSEX_SendAck>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011b04:	4815      	ldr	r0, [pc, #84]	; (8011b5c <MIOS32_MIDI_SYSEX_Cmd+0x1b0>)
  sysex_cmd = 0;
 8011b06:	4905      	ldr	r1, [pc, #20]	; (8011b1c <MIOS32_MIDI_SYSEX_Cmd+0x170>)
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011b08:	7803      	ldrb	r3, [r0, #0]
  sysex_cmd = 0;
 8011b0a:	2200      	movs	r2, #0
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011b0c:	f36f 0307 	bfc	r3, #0, #8
 8011b10:	7003      	strb	r3, [r0, #0]
  sysex_cmd = 0;
 8011b12:	700a      	strb	r2, [r1, #0]
      MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_INVALID_COMMAND);
      MIOS32_MIDI_SYSEX_CmdFinished();      
  }

  return 0; // no error
}
 8011b14:	2000      	movs	r0, #0
 8011b16:	b00b      	add	sp, #44	; 0x2c
 8011b18:	bd30      	pop	{r4, r5, pc}
 8011b1a:	bf00      	nop
 8011b1c:	20000184 	.word	0x20000184
 8011b20:	20000191 	.word	0x20000191
 8011b24:	0801a821 	.word	0x0801a821
 8011b28:	0801a53c 	.word	0x0801a53c
 8011b2c:	0801a828 	.word	0x0801a828
 8011b30:	0801a83a 	.word	0x0801a83a
 8011b34:	0801a844 	.word	0x0801a844
 8011b38:	0801a846 	.word	0x0801a846
 8011b3c:	0801a714 	.word	0x0801a714
 8011b40:	0801a72c 	.word	0x0801a72c
 8011b44:	20000009 	.word	0x20000009
 8011b48:	2000018c 	.word	0x2000018c
 8011b4c:	200001a0 	.word	0x200001a0
 8011b50:	20000190 	.word	0x20000190
 8011b54:	2000000a 	.word	0x2000000a
 8011b58:	0801a849 	.word	0x0801a849
 8011b5c:	20000198 	.word	0x20000198

08011b60 <MIOS32_MIDI_SYSEX_Parser>:
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
 8011b60:	29f7      	cmp	r1, #247	; 0xf7

/////////////////////////////////////////////////////////////////////////////
// This function parses an incoming sysex stream for MIOS32 commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
 8011b62:	b510      	push	{r4, lr}
 8011b64:	460a      	mov	r2, r1
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
 8011b66:	d85a      	bhi.n	8011c1e <MIOS32_MIDI_SYSEX_Parser+0xbe>
    return 0;

  // TODO: here we could send an error notification, that multiple devices are trying to access the device
  if( sysex_state.general.MY_SYSEX && port != last_sysex_port )
 8011b68:	4b2e      	ldr	r3, [pc, #184]	; (8011c24 <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011b6a:	7819      	ldrb	r1, [r3, #0]
 8011b6c:	f001 0308 	and.w	r3, r1, #8
 8011b70:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8011b74:	b11b      	cbz	r3, 8011b7e <MIOS32_MIDI_SYSEX_Parser+0x1e>
 8011b76:	4b2c      	ldr	r3, [pc, #176]	; (8011c28 <MIOS32_MIDI_SYSEX_Parser+0xc8>)
 8011b78:	781b      	ldrb	r3, [r3, #0]
 8011b7a:	4283      	cmp	r3, r0
 8011b7c:	d14c      	bne.n	8011c18 <MIOS32_MIDI_SYSEX_Parser+0xb8>
  // USB upload is only allowed via USB0
  // this covers the scenario where other USB1..7 ports are used for MIDI Port forwarding, and a MIOS8 core
  // is connected to one of these ports
  // MIOS Studio reports "Detected MIOS8 and MIOS32 response - selection not supported yet!" in this case
  // By ignoring >= USB1 <= USB7 we have at least a workaround which works (for example) for MIDIbox LC
  if( port >= USB1 && port <= USB7 )
 8011b7e:	f1a0 0311 	sub.w	r3, r0, #17
 8011b82:	2b06      	cmp	r3, #6
 8011b84:	d948      	bls.n	8011c18 <MIOS32_MIDI_SYSEX_Parser+0xb8>
    return -1;

  last_sysex_port = port;
 8011b86:	4b28      	ldr	r3, [pc, #160]	; (8011c28 <MIOS32_MIDI_SYSEX_Parser+0xc8>)
 8011b88:	7018      	strb	r0, [r3, #0]

  // branch depending on state
  if( !sysex_state.general.MY_SYSEX ) {
 8011b8a:	bb04      	cbnz	r4, 8011bce <MIOS32_MIDI_SYSEX_Parser+0x6e>
    if( (sysex_state.general.CTR < sizeof(mios32_midi_sysex_header) && midi_in != mios32_midi_sysex_header[sysex_state.general.CTR]) ||
 8011b8c:	4825      	ldr	r0, [pc, #148]	; (8011c24 <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011b8e:	7803      	ldrb	r3, [r0, #0]
 8011b90:	f003 0307 	and.w	r3, r3, #7
 8011b94:	2b04      	cmp	r3, #4
 8011b96:	d803      	bhi.n	8011ba0 <MIOS32_MIDI_SYSEX_Parser+0x40>
 8011b98:	4824      	ldr	r0, [pc, #144]	; (8011c2c <MIOS32_MIDI_SYSEX_Parser+0xcc>)
 8011b9a:	5cc0      	ldrb	r0, [r0, r3]
 8011b9c:	4290      	cmp	r0, r2
 8011b9e:	d121      	bne.n	8011be4 <MIOS32_MIDI_SYSEX_Parser+0x84>
 8011ba0:	f001 0107 	and.w	r1, r1, #7
 8011ba4:	2905      	cmp	r1, #5
 8011ba6:	d103      	bne.n	8011bb0 <MIOS32_MIDI_SYSEX_Parser+0x50>
	(sysex_state.general.CTR == sizeof(mios32_midi_sysex_header) && midi_in != sysex_device_id) ) {
 8011ba8:	4821      	ldr	r0, [pc, #132]	; (8011c30 <MIOS32_MIDI_SYSEX_Parser+0xd0>)
 8011baa:	7801      	ldrb	r1, [r0, #0]
 8011bac:	4291      	cmp	r1, r2
 8011bae:	d119      	bne.n	8011be4 <MIOS32_MIDI_SYSEX_Parser+0x84>
      // incoming byte doesn't match
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      if( ++sysex_state.general.CTR > sizeof(mios32_midi_sysex_header) ) {
 8011bb0:	1c5a      	adds	r2, r3, #1
 8011bb2:	4b1c      	ldr	r3, [pc, #112]	; (8011c24 <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011bb4:	7819      	ldrb	r1, [r3, #0]
 8011bb6:	f002 0007 	and.w	r0, r2, #7
 8011bba:	f360 0102 	bfi	r1, r0, #0, #3
 8011bbe:	2805      	cmp	r0, #5
 8011bc0:	7019      	strb	r1, [r3, #0]
 8011bc2:	d92c      	bls.n	8011c1e <MIOS32_MIDI_SYSEX_Parser+0xbe>
	// complete header received, waiting for data
	sysex_state.general.MY_SYSEX = 1;
 8011bc4:	b2ca      	uxtb	r2, r1
 8011bc6:	f042 0008 	orr.w	r0, r2, #8
 8011bca:	7018      	strb	r0, [r3, #0]
 8011bcc:	e027      	b.n	8011c1e <MIOS32_MIDI_SYSEX_Parser+0xbe>
      }
    }
  } else {
    // check for end of SysEx message or invalid status byte
    if( midi_in >= 0x80 ) {
 8011bce:	0613      	lsls	r3, r2, #24
 8011bd0:	d511      	bpl.n	8011bf6 <MIOS32_MIDI_SYSEX_Parser+0x96>
      if( midi_in == 0xf7 && sysex_state.general.CMD ) {
 8011bd2:	2af7      	cmp	r2, #247	; 0xf7
 8011bd4:	d106      	bne.n	8011be4 <MIOS32_MIDI_SYSEX_Parser+0x84>
 8011bd6:	f001 0110 	and.w	r1, r1, #16
 8011bda:	b2cb      	uxtb	r3, r1
 8011bdc:	b113      	cbz	r3, 8011be4 <MIOS32_MIDI_SYSEX_Parser+0x84>
      	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_END, midi_in);
 8011bde:	2102      	movs	r1, #2
 8011be0:	f7ff fee4 	bl	80119ac <MIOS32_MIDI_SYSEX_Cmd>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011be4:	4b0f      	ldr	r3, [pc, #60]	; (8011c24 <MIOS32_MIDI_SYSEX_Parser+0xc4>)
  sysex_cmd = 0;
 8011be6:	4a13      	ldr	r2, [pc, #76]	; (8011c34 <MIOS32_MIDI_SYSEX_Parser+0xd4>)
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011be8:	7819      	ldrb	r1, [r3, #0]
  sysex_cmd = 0;
 8011bea:	2000      	movs	r0, #0
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 8011bec:	f36f 0107 	bfc	r1, #0, #8
 8011bf0:	7019      	strb	r1, [r3, #0]
  sysex_cmd = 0;
 8011bf2:	7010      	strb	r0, [r2, #0]
 8011bf4:	bd10      	pop	{r4, pc}
      	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_END, midi_in);
      }
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      // check if command byte has been received
      if( !sysex_state.general.CMD ) {
 8011bf6:	f001 0410 	and.w	r4, r1, #16
 8011bfa:	b2e4      	uxtb	r4, r4
 8011bfc:	b944      	cbnz	r4, 8011c10 <MIOS32_MIDI_SYSEX_Parser+0xb0>
	sysex_state.general.CMD = 1;
 8011bfe:	4b09      	ldr	r3, [pc, #36]	; (8011c24 <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011c00:	7819      	ldrb	r1, [r3, #0]
 8011c02:	f041 0110 	orr.w	r1, r1, #16
 8011c06:	7019      	strb	r1, [r3, #0]
	sysex_cmd = midi_in;
 8011c08:	4b0a      	ldr	r3, [pc, #40]	; (8011c34 <MIOS32_MIDI_SYSEX_Parser+0xd4>)
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN, midi_in);
 8011c0a:	4621      	mov	r1, r4
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      // check if command byte has been received
      if( !sysex_state.general.CMD ) {
	sysex_state.general.CMD = 1;
	sysex_cmd = midi_in;
 8011c0c:	701a      	strb	r2, [r3, #0]
 8011c0e:	e000      	b.n	8011c12 <MIOS32_MIDI_SYSEX_Parser+0xb2>
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN, midi_in);
      }
      else
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_CONT, midi_in);
 8011c10:	2101      	movs	r1, #1
 8011c12:	f7ff fecb 	bl	80119ac <MIOS32_MIDI_SYSEX_Cmd>
 8011c16:	e002      	b.n	8011c1e <MIOS32_MIDI_SYSEX_Parser+0xbe>
  if( midi_in >= 0xf8 )
    return 0;

  // TODO: here we could send an error notification, that multiple devices are trying to access the device
  if( sysex_state.general.MY_SYSEX && port != last_sysex_port )
    return -1;
 8011c18:	f04f 30ff 	mov.w	r0, #4294967295
 8011c1c:	bd10      	pop	{r4, pc}
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
    return 0;
 8011c1e:	2000      	movs	r0, #0
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_CONT, midi_in);
    }
  }

  return 0; // no error
}
 8011c20:	bd10      	pop	{r4, pc}
 8011c22:	bf00      	nop
 8011c24:	20000198 	.word	0x20000198
 8011c28:	20000190 	.word	0x20000190
 8011c2c:	0801a89f 	.word	0x0801a89f
 8011c30:	20000192 	.word	0x20000192
 8011c34:	20000184 	.word	0x20000184

08011c38 <MIOS32_MIDI_ReceivePackage>:
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 8011c38:	f001 0c0f 	and.w	ip, r1, #15
 8011c3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c40:	4688      	mov	r8, r1
 8011c42:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8011c46:	f3c1 4b07 	ubfx	fp, r1, #16, #8
 8011c4a:	ea4f 6a11 	mov.w	sl, r1, lsr #24

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 8011c4e:	f10c 0108 	add.w	r1, ip, #8
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 8011c52:	4617      	mov	r7, r2

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 8011c54:	f001 020f 	and.w	r2, r1, #15
 8011c58:	2a06      	cmp	r2, #6
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 8011c5a:	4606      	mov	r6, r0

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 8011c5c:	d803      	bhi.n	8011c66 <MIOS32_MIDI_ReceivePackage+0x2e>
    if( callback_package != NULL )
 8011c5e:	2f00      	cmp	r7, #0
 8011c60:	f040 808a 	bne.w	8011d78 <MIOS32_MIDI_ReceivePackage+0x140>
 8011c64:	e0f3      	b.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
      callback_package(port, package);
  } else {
    // service SysEx timeout counter
    if( package.evnt0 == 0xf0 || // for package.type == 0xf
 8011c66:	2df0      	cmp	r5, #240	; 0xf0
 8011c68:	d005      	beq.n	8011c76 <MIOS32_MIDI_ReceivePackage+0x3e>
	(package.type >= 4 && package.type <= 7) ) {
 8011c6a:	f10c 000c 	add.w	r0, ip, #12
  if( package.type >= 0x8 && package.type < 0xf ) {
    if( callback_package != NULL )
      callback_package(port, package);
  } else {
    // service SysEx timeout counter
    if( package.evnt0 == 0xf0 || // for package.type == 0xf
 8011c6e:	f000 030f 	and.w	r3, r0, #15
 8011c72:	2b03      	cmp	r3, #3
 8011c74:	d828      	bhi.n	8011cc8 <MIOS32_MIDI_ReceivePackage+0x90>
	(package.type >= 4 && package.type <= 7) ) {
      // cheap timeout mechanism - see comments above the sysex_timeout_ctr declaration
      if( !sysex_timeout_ctr_flags.ALL ) {
 8011c76:	4977      	ldr	r1, [pc, #476]	; (8011e54 <MIOS32_MIDI_ReceivePackage+0x21c>)
 8011c78:	e9d1 2300 	ldrd	r2, r3, [r1]
 8011c7c:	4313      	orrs	r3, r2
 8011c7e:	d123      	bne.n	8011cc8 <MIOS32_MIDI_ReceivePackage+0x90>
	switch( port & 0xf0 ) {
 8011c80:	f006 04f0 	and.w	r4, r6, #240	; 0xf0
 8011c84:	2c30      	cmp	r4, #48	; 0x30
 8011c86:	f04f 0000 	mov.w	r0, #0
 8011c8a:	d00c      	beq.n	8011ca6 <MIOS32_MIDI_ReceivePackage+0x6e>
 8011c8c:	2c50      	cmp	r4, #80	; 0x50
 8011c8e:	d013      	beq.n	8011cb8 <MIOS32_MIDI_ReceivePackage+0x80>
 8011c90:	2c10      	cmp	r4, #16
 8011c92:	d119      	bne.n	8011cc8 <MIOS32_MIDI_ReceivePackage+0x90>
	case USB0://..15
	  sysex_timeout_ctr = 0;
 8011c94:	4c70      	ldr	r4, [pc, #448]	; (8011e58 <MIOS32_MIDI_ReceivePackage+0x220>)
	  sysex_timeout_ctr_flags.usb_receives = (1 << (port & 0xf));
 8011c96:	f006 030f 	and.w	r3, r6, #15
	(package.type >= 4 && package.type <= 7) ) {
      // cheap timeout mechanism - see comments above the sysex_timeout_ctr declaration
      if( !sysex_timeout_ctr_flags.ALL ) {
	switch( port & 0xf0 ) {
	case USB0://..15
	  sysex_timeout_ctr = 0;
 8011c9a:	8020      	strh	r0, [r4, #0]
	  sysex_timeout_ctr_flags.usb_receives = (1 << (port & 0xf));
 8011c9c:	2401      	movs	r4, #1
 8011c9e:	fa04 f203 	lsl.w	r2, r4, r3
 8011ca2:	800a      	strh	r2, [r1, #0]
	  break;
 8011ca4:	e010      	b.n	8011cc8 <MIOS32_MIDI_ReceivePackage+0x90>
	case UART0://..15
	  // already done in MIOS32_UART_MIDI_PackageReceive()
	  break;
	case IIC0://..15
	  sysex_timeout_ctr = 0;
 8011ca6:	4a6c      	ldr	r2, [pc, #432]	; (8011e58 <MIOS32_MIDI_ReceivePackage+0x220>)
	  sysex_timeout_ctr_flags.iic_receives = (1 << (port & 0xf));
 8011ca8:	2401      	movs	r4, #1
	  break;
	case UART0://..15
	  // already done in MIOS32_UART_MIDI_PackageReceive()
	  break;
	case IIC0://..15
	  sysex_timeout_ctr = 0;
 8011caa:	8010      	strh	r0, [r2, #0]
	  sysex_timeout_ctr_flags.iic_receives = (1 << (port & 0xf));
 8011cac:	f006 000f 	and.w	r0, r6, #15
 8011cb0:	fa04 f300 	lsl.w	r3, r4, r0
 8011cb4:	804b      	strh	r3, [r1, #2]
	  break;
 8011cb6:	e007      	b.n	8011cc8 <MIOS32_MIDI_ReceivePackage+0x90>
	case SPIM0://..15
	  sysex_timeout_ctr = 0;
 8011cb8:	4c67      	ldr	r4, [pc, #412]	; (8011e58 <MIOS32_MIDI_ReceivePackage+0x220>)
 8011cba:	8020      	strh	r0, [r4, #0]
	  sysex_timeout_ctr_flags.spi_receives = (1 << (port & 0xf));
 8011cbc:	f006 000f 	and.w	r0, r6, #15
 8011cc0:	2401      	movs	r4, #1
 8011cc2:	fa04 f300 	lsl.w	r3, r4, r0
 8011cc6:	808b      	strh	r3, [r1, #4]
	}
      }
    }

    u8 filter_sysex = 0;
    switch( package.type ) {
 8011cc8:	f1ac 0102 	sub.w	r1, ip, #2
 8011ccc:	290d      	cmp	r1, #13
 8011cce:	f200 80be 	bhi.w	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
 8011cd2:	e8df f011 	tbh	[pc, r1, lsl #1]
 8011cd6:	004e      	.short	0x004e
 8011cd8:	000e004e 	.word	0x000e004e
 8011cdc:	0054004c 	.word	0x0054004c
 8011ce0:	00bc0054 	.word	0x00bc0054
 8011ce4:	00bc00bc 	.word	0x00bc00bc
 8011ce8:	00bc00bc 	.word	0x00bc00bc
 8011cec:	00bc00bc 	.word	0x00bc00bc
 8011cf0:	000e      	.short	0x000e
      break;

    case 0x4: // SysEx starts or continues (3 bytes)
    case 0xf: // Single byte is interpreted as SysEx as well (I noticed that portmidi sometimes sends single bytes!)

      if( package.evnt0 >= 0xf8 ) { // relevant for package type 0xf
 8011cf2:	2df7      	cmp	r5, #247	; 0xf7
 8011cf4:	d83d      	bhi.n	8011d72 <MIOS32_MIDI_ReceivePackage+0x13a>
	if( callback_package != NULL )
	  callback_package(port, package); // -> realtime event is forwarded as event
	break;
      }

      MIOS32_MIDI_SYSEX_Parser(port, package.evnt0); // -> forward to MIOS32 SysEx Parser
 8011cf6:	4630      	mov	r0, r6
 8011cf8:	4629      	mov	r1, r5
      if( package.type != 0x0f ) {
 8011cfa:	f36f 1807 	bfc	r8, #4, #4
	if( callback_package != NULL )
	  callback_package(port, package); // -> realtime event is forwarded as event
	break;
      }

      MIOS32_MIDI_SYSEX_Parser(port, package.evnt0); // -> forward to MIOS32 SysEx Parser
 8011cfe:	f7ff ff2f 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>
      if( package.type != 0x0f ) {
 8011d02:	f008 020f 	and.w	r2, r8, #15
 8011d06:	2a0f      	cmp	r2, #15
 8011d08:	9201      	str	r2, [sp, #4]
 8011d0a:	d007      	beq.n	8011d1c <MIOS32_MIDI_ReceivePackage+0xe4>
	MIOS32_MIDI_SYSEX_Parser(port, package.evnt1); // -> forward to MIOS32 SysEx Parser
 8011d0c:	4659      	mov	r1, fp
 8011d0e:	4630      	mov	r0, r6
 8011d10:	f7ff ff26 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>
	MIOS32_MIDI_SYSEX_Parser(port, package.evnt2); // -> forward to MIOS32 SysEx Parser
 8011d14:	4630      	mov	r0, r6
 8011d16:	4651      	mov	r1, sl
 8011d18:	f7ff ff22 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>
      }

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011d1c:	484f      	ldr	r0, [pc, #316]	; (8011e5c <MIOS32_MIDI_ReceivePackage+0x224>)
 8011d1e:	7803      	ldrb	r3, [r0, #0]
 8011d20:	f003 0108 	and.w	r1, r3, #8
 8011d24:	b2ca      	uxtb	r2, r1
 8011d26:	2a00      	cmp	r2, #0
 8011d28:	f040 8091 	bne.w	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
	if( sysex_callback_func != NULL ) {
 8011d2c:	4c4c      	ldr	r4, [pc, #304]	; (8011e60 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011d2e:	6823      	ldr	r3, [r4, #0]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	f000 808a 	beq.w	8011e4a <MIOS32_MIDI_ReceivePackage+0x212>
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
 8011d36:	4630      	mov	r0, r6
 8011d38:	4629      	mov	r1, r5
 8011d3a:	4798      	blx	r3
 8011d3c:	4681      	mov	r9, r0
 8011d3e:	b2c3      	uxtb	r3, r0
	  if( package.type != 0x0f ) {
 8011d40:	9801      	ldr	r0, [sp, #4]
 8011d42:	280f      	cmp	r0, #15
 8011d44:	d00e      	beq.n	8011d64 <MIOS32_MIDI_ReceivePackage+0x12c>
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 8011d46:	6825      	ldr	r5, [r4, #0]
 8011d48:	4659      	mov	r1, fp
 8011d4a:	4630      	mov	r0, r6
 8011d4c:	47a8      	blx	r5
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 8011d4e:	4651      	mov	r1, sl
#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
	if( sysex_callback_func != NULL ) {
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
	  if( package.type != 0x0f ) {
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 8011d50:	4605      	mov	r5, r0
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 8011d52:	6822      	ldr	r2, [r4, #0]
 8011d54:	4630      	mov	r0, r6
 8011d56:	4790      	blx	r2
#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
	if( sysex_callback_func != NULL ) {
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
	  if( package.type != 0x0f ) {
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 8011d58:	ea45 0100 	orr.w	r1, r5, r0
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 8011d5c:	ea41 0909 	orr.w	r9, r1, r9
 8011d60:	fa5f f389 	uxtb.w	r3, r9
	  }
	}

	if( callback_package != NULL && !filter_sysex )
 8011d64:	2f00      	cmp	r7, #0
 8011d66:	d072      	beq.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d170      	bne.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
 8011d6c:	e065      	b.n	8011e3a <MIOS32_MIDI_ReceivePackage+0x202>
      }
#endif
      break;

    case 0x5:   // Single-byte System Common Message or SysEx ends with following single byte. 
      if( package.evnt0 >= 0xf8 ) {
 8011d6e:	2df7      	cmp	r5, #247	; 0xf7
 8011d70:	d905      	bls.n	8011d7e <MIOS32_MIDI_ReceivePackage+0x146>
	if( callback_package != NULL )
 8011d72:	2f00      	cmp	r7, #0
 8011d74:	d06b      	beq.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
	  callback_package(port, package); // -> forwarded as event
 8011d76:	4630      	mov	r0, r6
 8011d78:	f028 01f0 	bic.w	r1, r8, #240	; 0xf0
 8011d7c:	e05f      	b.n	8011e3e <MIOS32_MIDI_ReceivePackage+0x206>
      }
      // no >= 0xf8 event: continue!

    case 0x6:   // SysEx ends with following two bytes.
    case 0x7: { // SysEx ends with following three bytes.
      u8 num_bytes = package.type - 0x5 + 1;
 8011d7e:	f1ac 0404 	sub.w	r4, ip, #4
      u8 current_byte = 0;

      if( num_bytes >= 1 ) {
 8011d82:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8011d86:	d05c      	beq.n	8011e42 <MIOS32_MIDI_ReceivePackage+0x20a>
	current_byte = package.evnt0;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 8011d88:	4629      	mov	r1, r5
 8011d8a:	4630      	mov	r0, r6
 8011d8c:	f7ff fee8 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011d90:	4832      	ldr	r0, [pc, #200]	; (8011e5c <MIOS32_MIDI_ReceivePackage+0x224>)
 8011d92:	7802      	ldrb	r2, [r0, #0]
 8011d94:	f002 0108 	and.w	r1, r2, #8
 8011d98:	b2cb      	uxtb	r3, r1
 8011d9a:	b943      	cbnz	r3, 8011dae <MIOS32_MIDI_ReceivePackage+0x176>
	  if( sysex_callback_func != NULL )
 8011d9c:	4830      	ldr	r0, [pc, #192]	; (8011e60 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011d9e:	6802      	ldr	r2, [r0, #0]
 8011da0:	b142      	cbz	r2, 8011db4 <MIOS32_MIDI_ReceivePackage+0x17c>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 8011da2:	4630      	mov	r0, r6
 8011da4:	4629      	mov	r1, r5
 8011da6:	4790      	blx	r2
 8011da8:	fa5f f980 	uxtb.w	r9, r0
 8011dac:	e003      	b.n	8011db6 <MIOS32_MIDI_ReceivePackage+0x17e>
	  // no timeout protection for remaining interfaces (yet)
	}
      }
    }

    u8 filter_sysex = 0;
 8011dae:	f04f 0900 	mov.w	r9, #0
 8011db2:	e000      	b.n	8011db6 <MIOS32_MIDI_ReceivePackage+0x17e>
 8011db4:	4691      	mov	r9, r2
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 2 ) {
 8011db6:	2c01      	cmp	r4, #1
 8011db8:	d045      	beq.n	8011e46 <MIOS32_MIDI_ReceivePackage+0x20e>
	current_byte = package.evnt1;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 8011dba:	4659      	mov	r1, fp
 8011dbc:	4630      	mov	r0, r6
 8011dbe:	f7ff fecf 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011dc2:	4926      	ldr	r1, [pc, #152]	; (8011e5c <MIOS32_MIDI_ReceivePackage+0x224>)
 8011dc4:	780b      	ldrb	r3, [r1, #0]
 8011dc6:	f003 0008 	and.w	r0, r3, #8
 8011dca:	b2c2      	uxtb	r2, r0
 8011dcc:	b94a      	cbnz	r2, 8011de2 <MIOS32_MIDI_ReceivePackage+0x1aa>
	  if( sysex_callback_func != NULL )
 8011dce:	4924      	ldr	r1, [pc, #144]	; (8011e60 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011dd0:	680b      	ldr	r3, [r1, #0]
 8011dd2:	b133      	cbz	r3, 8011de2 <MIOS32_MIDI_ReceivePackage+0x1aa>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 8011dd4:	4630      	mov	r0, r6
 8011dd6:	4659      	mov	r1, fp
 8011dd8:	4798      	blx	r3
 8011dda:	ea40 0009 	orr.w	r0, r0, r9
 8011dde:	fa5f f980 	uxtb.w	r9, r0
	}
#endif
      }

      if( num_bytes >= 3 ) {
 8011de2:	2c02      	cmp	r4, #2
 8011de4:	d014      	beq.n	8011e10 <MIOS32_MIDI_ReceivePackage+0x1d8>
	current_byte = package.evnt2;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 8011de6:	4651      	mov	r1, sl
 8011de8:	4630      	mov	r0, r6
 8011dea:	f7ff feb9 	bl	8011b60 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011dee:	4a1b      	ldr	r2, [pc, #108]	; (8011e5c <MIOS32_MIDI_ReceivePackage+0x224>)
 8011df0:	7811      	ldrb	r1, [r2, #0]
 8011df2:	f001 0308 	and.w	r3, r1, #8
 8011df6:	b2d8      	uxtb	r0, r3
 8011df8:	b958      	cbnz	r0, 8011e12 <MIOS32_MIDI_ReceivePackage+0x1da>
	  if( sysex_callback_func != NULL )
 8011dfa:	4a19      	ldr	r2, [pc, #100]	; (8011e60 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011dfc:	6813      	ldr	r3, [r2, #0]
 8011dfe:	b143      	cbz	r3, 8011e12 <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 8011e00:	4651      	mov	r1, sl
 8011e02:	4630      	mov	r0, r6
 8011e04:	4798      	blx	r3
 8011e06:	ea40 0109 	orr.w	r1, r0, r9
 8011e0a:	fa5f f981 	uxtb.w	r9, r1
 8011e0e:	e000      	b.n	8011e12 <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 3 ) {
 8011e10:	46da      	mov	sl, fp
	}
#endif
      }

      // reset timeout protection if required
      if( current_byte == 0xf7 )
 8011e12:	f1ba 0ff7 	cmp.w	sl, #247	; 0xf7
 8011e16:	d104      	bne.n	8011e22 <MIOS32_MIDI_ReceivePackage+0x1ea>
	sysex_timeout_ctr_flags.ALL = 0;
 8011e18:	480e      	ldr	r0, [pc, #56]	; (8011e54 <MIOS32_MIDI_ReceivePackage+0x21c>)
 8011e1a:	2400      	movs	r4, #0
 8011e1c:	2500      	movs	r5, #0
 8011e1e:	e9c0 4500 	strd	r4, r5, [r0]

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011e22:	4a0e      	ldr	r2, [pc, #56]	; (8011e5c <MIOS32_MIDI_ReceivePackage+0x224>)
 8011e24:	7813      	ldrb	r3, [r2, #0]
 8011e26:	f003 0108 	and.w	r1, r3, #8
 8011e2a:	b2c8      	uxtb	r0, r1
 8011e2c:	b978      	cbnz	r0, 8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
	// forward as package if not filtered
	if( callback_package != NULL && !filter_sysex )
 8011e2e:	b177      	cbz	r7, 8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
 8011e30:	f1b9 0f00 	cmp.w	r9, #0
 8011e34:	d10b      	bne.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
	  callback_package(port, package);
 8011e36:	f369 1807 	bfi	r8, r9, #4, #4
 8011e3a:	4630      	mov	r0, r6
 8011e3c:	4641      	mov	r1, r8
 8011e3e:	47b8      	blx	r7
 8011e40:	e005      	b.n	8011e4e <MIOS32_MIDI_ReceivePackage+0x216>
	  // no timeout protection for remaining interfaces (yet)
	}
      }
    }

    u8 filter_sysex = 0;
 8011e42:	46a1      	mov	r9, r4
 8011e44:	e7ed      	b.n	8011e22 <MIOS32_MIDI_ReceivePackage+0x1ea>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 2 ) {
 8011e46:	46aa      	mov	sl, r5
 8011e48:	e7e3      	b.n	8011e12 <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
	  }
	}

	if( callback_package != NULL && !filter_sysex )
 8011e4a:	2f00      	cmp	r7, #0
 8011e4c:	d1f5      	bne.n	8011e3a <MIOS32_MIDI_ReceivePackage+0x202>
    } break;
    }	      
  }

  return 0; // no error
}
 8011e4e:	2000      	movs	r0, #0
 8011e50:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e54:	200001a8 	.word	0x200001a8
 8011e58:	20000194 	.word	0x20000194
 8011e5c:	20000198 	.word	0x20000198
 8011e60:	200001b0 	.word	0x200001b0

08011e64 <MIOS32_MIDI_Receive_Handler>:
//! which can be installed via MIOS32_MIDI_SysExCallback_Init()
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Receive_Handler(void *_callback_package)
{
 8011e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e68:	4606      	mov	r6, r0
 8011e6a:	b08e      	sub	sp, #56	; 0x38
  // handle all USB MIDI packages
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
  {
    s32 status;
    mios32_midi_package_t package;
    while( (status=MIOS32_USB_MIDI_PackageReceive(&package)) >= 0 ) {
 8011e6c:	a801      	add	r0, sp, #4
 8011e6e:	f001 fff3 	bl	8013e58 <MIOS32_USB_MIDI_PackageReceive>
 8011e72:	2800      	cmp	r0, #0
 8011e74:	db07      	blt.n	8011e86 <MIOS32_MIDI_Receive_Handler+0x22>
      MIOS32_MIDI_ReceivePackage(USB0 + package.cable, package, _callback_package);
 8011e76:	9901      	ldr	r1, [sp, #4]
 8011e78:	f3c1 1003 	ubfx	r0, r1, #4, #4
 8011e7c:	3010      	adds	r0, #16
 8011e7e:	4632      	mov	r2, r6
 8011e80:	f7ff feda 	bl	8011c38 <MIOS32_MIDI_ReceivePackage>
 8011e84:	e7f2      	b.n	8011e6c <MIOS32_MIDI_Receive_Handler+0x8>
    typedef struct {
      mios32_midi_port_t port;
      s32 (*receive_func)(u8 if_port, mios32_midi_package_t *package);
    } midi_intf_table_t;

    const midi_intf_table_t midi_intf_table[] = {
 8011e86:	4d42      	ldr	r5, [pc, #264]	; (8011f90 <MIOS32_MIDI_Receive_Handler+0x12c>)
 8011e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011e8a:	ac04      	add	r4, sp, #16
 8011e8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011e92:	e895 0003 	ldmia.w	r5, {r0, r1}
#endif
#endif
      { 0, NULL } // end of table
    };

    if( midi_intf_table[0].port != 0 ) {
 8011e96:	f89d 3010 	ldrb.w	r3, [sp, #16]
    typedef struct {
      mios32_midi_port_t port;
      s32 (*receive_func)(u8 if_port, mios32_midi_package_t *package);
    } midi_intf_table_t;

    const midi_intf_table_t midi_intf_table[] = {
 8011e9a:	e884 0003 	stmia.w	r4, {r0, r1}
#endif
#endif
      { 0, NULL } // end of table
    };

    if( midi_intf_table[0].port != 0 ) {
 8011e9e:	b34b      	cbz	r3, 8011ef4 <MIOS32_MIDI_Receive_Handler+0x90>
 8011ea0:	2400      	movs	r4, #0
 8011ea2:	4625      	mov	r5, r4
 8011ea4:	4627      	mov	r7, r4
      int intf = 0;
      do {
	mios32_midi_package_t package;

	// last table entry?
	if( !midi_intf_table[intf].port ) {
 8011ea6:	a80e      	add	r0, sp, #56	; 0x38
 8011ea8:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
 8011eac:	f811 2c28 	ldrb.w	r2, [r1, #-40]
 8011eb0:	b912      	cbnz	r2, 8011eb8 <MIOS32_MIDI_Receive_Handler+0x54>
	  if( !packages_forwarded_this_round )
 8011eb2:	b1fd      	cbz	r5, 8011ef4 <MIOS32_MIDI_Receive_Handler+0x90>
	    break; // no new package

	  intf = 0; // at least one package: restart
 8011eb4:	4614      	mov	r4, r2
	  packages_forwarded_this_round = 0;
 8011eb6:	4615      	mov	r5, r2
	}

	// execute receive function
	mios32_midi_port_t port = midi_intf_table[intf].port;
 8011eb8:	ab0e      	add	r3, sp, #56	; 0x38
 8011eba:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);
 8011ebe:	a902      	add	r1, sp, #8
	  intf = 0; // at least one package: restart
	  packages_forwarded_this_round = 0;
	}

	// execute receive function
	mios32_midi_port_t port = midi_intf_table[intf].port;
 8011ec0:	f810 8c28 	ldrb.w	r8, [r0, #-40]
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);
 8011ec4:	f850 2c24 	ldr.w	r2, [r0, #-36]
 8011ec8:	f008 000f 	and.w	r0, r8, #15
 8011ecc:	4790      	blx	r2

	if( status == -10 ) { // receive timeout?
 8011ece:	f110 0f0a 	cmn.w	r0, #10
 8011ed2:	d103      	bne.n	8011edc <MIOS32_MIDI_Receive_Handler+0x78>
	  MIOS32_MIDI_TimeOut(port);
 8011ed4:	4640      	mov	r0, r8
 8011ed6:	f7ff fce9 	bl	80118ac <MIOS32_MIDI_TimeOut>
 8011eda:	e008      	b.n	8011eee <MIOS32_MIDI_Receive_Handler+0x8a>
	} else if( status >= 0 ) { // message received?
 8011edc:	2800      	cmp	r0, #0
 8011ede:	db06      	blt.n	8011eee <MIOS32_MIDI_Receive_Handler+0x8a>
	  ++packages_forwarded;
	  ++packages_forwarded_this_round;
	  
	  // handle received package
	  MIOS32_MIDI_ReceivePackage(port, package, _callback_package);
 8011ee0:	4640      	mov	r0, r8
 8011ee2:	9902      	ldr	r1, [sp, #8]
 8011ee4:	4632      	mov	r2, r6
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);

	if( status == -10 ) { // receive timeout?
	  MIOS32_MIDI_TimeOut(port);
	} else if( status >= 0 ) { // message received?
	  ++packages_forwarded;
 8011ee6:	3701      	adds	r7, #1
	  ++packages_forwarded_this_round;
 8011ee8:	3501      	adds	r5, #1
	  
	  // handle received package
	  MIOS32_MIDI_ReceivePackage(port, package, _callback_package);
 8011eea:	f7ff fea5 	bl	8011c38 <MIOS32_MIDI_ReceivePackage>
	}

	++intf;
 8011eee:	3401      	adds	r4, #1
      } while( packages_forwarded < 10 );
 8011ef0:	2f09      	cmp	r7, #9
 8011ef2:	ddd8      	ble.n	8011ea6 <MIOS32_MIDI_Receive_Handler+0x42>
  // handle all SPI MIDI packages
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
  {
    s32 status;
    mios32_midi_package_t package;
    while( (status=MIOS32_SPI_MIDI_PackageReceive(&package)) >= 0 ) {
 8011ef4:	a803      	add	r0, sp, #12
 8011ef6:	f000 fa3d 	bl	8012374 <MIOS32_SPI_MIDI_PackageReceive>
 8011efa:	2800      	cmp	r0, #0
 8011efc:	db07      	blt.n	8011f0e <MIOS32_MIDI_Receive_Handler+0xaa>
      MIOS32_MIDI_ReceivePackage(SPIM0 + package.cable, package, _callback_package);
 8011efe:	9903      	ldr	r1, [sp, #12]
 8011f00:	f3c1 1003 	ubfx	r0, r1, #4, #4
 8011f04:	3050      	adds	r0, #80	; 0x50
 8011f06:	4632      	mov	r2, r6
 8011f08:	f7ff fe96 	bl	8011c38 <MIOS32_MIDI_ReceivePackage>
 8011f0c:	e7f2      	b.n	8011ef4 <MIOS32_MIDI_Receive_Handler+0x90>
  }
#endif
  

  // SysEx timeout detected by this handler?
  if( sysex_timeout_ctr_flags.ALL && sysex_timeout_ctr > 1000 ) {
 8011f0e:	4921      	ldr	r1, [pc, #132]	; (8011f94 <MIOS32_MIDI_Receive_Handler+0x130>)
 8011f10:	e9d1 2300 	ldrd	r2, r3, [r1]
 8011f14:	ea52 0003 	orrs.w	r0, r2, r3
 8011f18:	d035      	beq.n	8011f86 <MIOS32_MIDI_Receive_Handler+0x122>
 8011f1a:	4b1f      	ldr	r3, [pc, #124]	; (8011f98 <MIOS32_MIDI_Receive_Handler+0x134>)
 8011f1c:	8818      	ldrh	r0, [r3, #0]
 8011f1e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8011f22:	d930      	bls.n	8011f86 <MIOS32_MIDI_Receive_Handler+0x122>
    u8 timeout_port = 0;

    // determine port
    if( sysex_timeout_ctr_flags.usb_receives ) {
 8011f24:	880a      	ldrh	r2, [r1, #0]
 8011f26:	b162      	cbz	r2, 8011f42 <MIOS32_MIDI_Receive_Handler+0xde>
 8011f28:	2100      	movs	r1, #0
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.usb_receives & (1 << i) )
 8011f2a:	fa42 f301 	asr.w	r3, r2, r1
 8011f2e:	f013 0001 	ands.w	r0, r3, #1
 8011f32:	d103      	bne.n	8011f3c <MIOS32_MIDI_Receive_Handler+0xd8>
    u8 timeout_port = 0;

    // determine port
    if( sysex_timeout_ctr_flags.usb_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011f34:	3101      	adds	r1, #1
 8011f36:	2910      	cmp	r1, #16
 8011f38:	d1f7      	bne.n	8011f2a <MIOS32_MIDI_Receive_Handler+0xc6>
	if( sysex_timeout_ctr_flags.usb_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011f3a:	4601      	mov	r1, r0
      timeout_port = USB0 + i;
 8011f3c:	3110      	adds	r1, #16
 8011f3e:	b2c8      	uxtb	r0, r1
 8011f40:	e01a      	b.n	8011f78 <MIOS32_MIDI_Receive_Handler+0x114>
    } else if( sysex_timeout_ctr_flags.iic_receives ) {
 8011f42:	884b      	ldrh	r3, [r1, #2]
 8011f44:	b15b      	cbz	r3, 8011f5e <MIOS32_MIDI_Receive_Handler+0xfa>
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.iic_receives & (1 << i) )
 8011f46:	fa43 f002 	asr.w	r0, r3, r2
 8011f4a:	f010 0101 	ands.w	r1, r0, #1
 8011f4e:	d103      	bne.n	8011f58 <MIOS32_MIDI_Receive_Handler+0xf4>
      if( i >= 16 ) // failsafe
	i = 0;
      timeout_port = USB0 + i;
    } else if( sysex_timeout_ctr_flags.iic_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011f50:	3201      	adds	r2, #1
 8011f52:	2a10      	cmp	r2, #16
 8011f54:	d1f7      	bne.n	8011f46 <MIOS32_MIDI_Receive_Handler+0xe2>
	if( sysex_timeout_ctr_flags.iic_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011f56:	460a      	mov	r2, r1
      timeout_port = IIC0 + i;
 8011f58:	3230      	adds	r2, #48	; 0x30
 8011f5a:	b2d0      	uxtb	r0, r2
 8011f5c:	e00c      	b.n	8011f78 <MIOS32_MIDI_Receive_Handler+0x114>
    } else if( sysex_timeout_ctr_flags.spi_receives ) {
 8011f5e:	8888      	ldrh	r0, [r1, #4]
 8011f60:	b150      	cbz	r0, 8011f78 <MIOS32_MIDI_Receive_Handler+0x114>
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.spi_receives & (1 << i) )
 8011f62:	fa40 f103 	asr.w	r1, r0, r3
 8011f66:	f011 0201 	ands.w	r2, r1, #1
 8011f6a:	d103      	bne.n	8011f74 <MIOS32_MIDI_Receive_Handler+0x110>
      if( i >= 16 ) // failsafe
	i = 0;
      timeout_port = IIC0 + i;
    } else if( sysex_timeout_ctr_flags.spi_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011f6c:	3301      	adds	r3, #1
 8011f6e:	2b10      	cmp	r3, #16
 8011f70:	d1f7      	bne.n	8011f62 <MIOS32_MIDI_Receive_Handler+0xfe>
	if( sysex_timeout_ctr_flags.spi_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011f72:	4613      	mov	r3, r2
      timeout_port = SPIM0 + i;
 8011f74:	3350      	adds	r3, #80	; 0x50
 8011f76:	b2d8      	uxtb	r0, r3
    }

    MIOS32_MIDI_TimeOut(timeout_port);
 8011f78:	f7ff fc98 	bl	80118ac <MIOS32_MIDI_TimeOut>
    sysex_timeout_ctr_flags.ALL = 0;
 8011f7c:	4805      	ldr	r0, [pc, #20]	; (8011f94 <MIOS32_MIDI_Receive_Handler+0x130>)
 8011f7e:	2200      	movs	r2, #0
 8011f80:	2300      	movs	r3, #0
 8011f82:	e9c0 2300 	strd	r2, r3, [r0]
  }

  return 0;
}
 8011f86:	2000      	movs	r0, #0
 8011f88:	b00e      	add	sp, #56	; 0x38
 8011f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f8e:	bf00      	nop
 8011f90:	0801a740 	.word	0x0801a740
 8011f94:	200001a8 	.word	0x200001a8
 8011f98:	20000194 	.word	0x20000194

08011f9c <MIOS32_OSC_Init>:
{
  if( mode > 0 )
    return -1; // only mode 0 supported yet

  return 0; // no error
}
 8011f9c:	2800      	cmp	r0, #0
 8011f9e:	bf14      	ite	ne
 8011fa0:	f04f 30ff 	movne.w	r0, #4294967295
 8011fa4:	2000      	moveq	r0, #0
 8011fa6:	4770      	bx	lr

08011fa8 <MIOS32_COM_Init>:
s32 MIOS32_COM_Init(u32 mode)
{
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
 8011fa8:	b938      	cbnz	r0, 8011fba <MIOS32_COM_Init+0x12>
    return -1; // unsupported mode

  // disable callback by default
  receive_callback_func = NULL;
 8011faa:	4b05      	ldr	r3, [pc, #20]	; (8011fc0 <MIOS32_COM_Init+0x18>)

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_COM_DEFAULT_PORT;
 8011fac:	4a05      	ldr	r2, [pc, #20]	; (8011fc4 <MIOS32_COM_Init+0x1c>)
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  // disable callback by default
  receive_callback_func = NULL;
 8011fae:	6018      	str	r0, [r3, #0]

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_COM_DEFAULT_PORT;
  debug_port = MIOS32_COM_DEBUG_PORT;
 8011fb0:	4b05      	ldr	r3, [pc, #20]	; (8011fc8 <MIOS32_COM_Init+0x20>)

  // disable callback by default
  receive_callback_func = NULL;

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_COM_DEFAULT_PORT;
 8011fb2:	2110      	movs	r1, #16
 8011fb4:	7011      	strb	r1, [r2, #0]
  debug_port = MIOS32_COM_DEBUG_PORT;
 8011fb6:	7019      	strb	r1, [r3, #0]
#if MIOS32_UART0_ASSIGNMENT == 2 || MIOS32_UART1_ASSIGNMENT == 2 || MIOS32_UART2_ASSIGNMENT == 2 || MIOS32_UART3_ASSIGNMENT == 2
  if( MIOS32_UART_Init(0) < 0 )
    ret |= (1 << 1);
#endif

  return -ret;
 8011fb8:	4770      	bx	lr
{
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8011fba:	f04f 30ff 	mov.w	r0, #4294967295
  if( MIOS32_UART_Init(0) < 0 )
    ret |= (1 << 1);
#endif

  return -ret;
}
 8011fbe:	4770      	bx	lr
 8011fc0:	200001b8 	.word	0x200001b8
 8011fc4:	2000000b 	.word	0x2000000b
 8011fc8:	2000000c 	.word	0x2000000c

08011fcc <MIOS32_COM_SendBuffer>:
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_COM_SendBuffer(mios32_com_port_t port, u8 *buffer, u16 len)
{
  // if default/debug port: select mapped port
  if( !(port & 0xf0) ) {
 8011fcc:	f010 0ff0 	tst.w	r0, #240	; 0xf0
 8011fd0:	d104      	bne.n	8011fdc <MIOS32_COM_SendBuffer+0x10>
    port = (port == COM_DEBUG) ? debug_port : default_port;
 8011fd2:	2801      	cmp	r0, #1
 8011fd4:	bf0c      	ite	eq
 8011fd6:	4b06      	ldreq	r3, [pc, #24]	; (8011ff0 <MIOS32_COM_SendBuffer+0x24>)
 8011fd8:	4b06      	ldrne	r3, [pc, #24]	; (8011ff4 <MIOS32_COM_SendBuffer+0x28>)
 8011fda:	7818      	ldrb	r0, [r3, #0]
  }

  // branch depending on selected port
  switch( port >> 4 ) {
 8011fdc:	0903      	lsrs	r3, r0, #4
 8011fde:	2b02      	cmp	r3, #2
 8011fe0:	d103      	bne.n	8011fea <MIOS32_COM_SendBuffer+0x1e>
      return -1; // USB has been disabled
#endif

    case 2:
#if !defined(MIOS32_DONT_USE_UART)
      return MIOS32_UART_TxBufferPutMore(port & 0xf, buffer, len);
 8011fe2:	f000 000f 	and.w	r0, r0, #15
 8011fe6:	f002 b91f 	b.w	8014228 <MIOS32_UART_TxBufferPutMore>
      
    default:
      // invalid port
      return -1;
  }
}
 8011fea:	f04f 30ff 	mov.w	r0, #4294967295
 8011fee:	4770      	bx	lr
 8011ff0:	2000000c 	.word	0x2000000c
 8011ff4:	2000000b 	.word	0x2000000b

08011ff8 <MIOS32_COM_SendChar>:
//! \param[in] c character
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_COM_SendChar(mios32_com_port_t port, char c)
{
 8011ff8:	b507      	push	{r0, r1, r2, lr}
 8011ffa:	ab02      	add	r3, sp, #8
  return MIOS32_COM_SendBuffer(port, (u8 *)&c, 1);
 8011ffc:	2201      	movs	r2, #1
//! \param[in] c character
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_COM_SendChar(mios32_com_port_t port, char c)
{
 8011ffe:	f803 1d01 	strb.w	r1, [r3, #-1]!
  return MIOS32_COM_SendBuffer(port, (u8 *)&c, 1);
 8012002:	4619      	mov	r1, r3
 8012004:	f7ff ffe2 	bl	8011fcc <MIOS32_COM_SendBuffer>
}
 8012008:	bd0e      	pop	{r1, r2, r3, pc}

0801200a <MIOS32_COM_Receive_Handler>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_COM_Receive_Handler(void)
{
  u8 port = DEFAULT;

  u8 intf = 0; // interface to be checked
 801200a:	2300      	movs	r3, #0
    // TODO: maybe a list based approach would be better
    // it would allow to add/remove interfaces dynamically
    // this would also allow to give certain ports a higher priority (to add them multiple times to the list)
    // it would also improve this spagetthi code ;)
    s32 status = -1;
    switch( intf++ ) {
 801200c:	1c5a      	adds	r2, r3, #1
 801200e:	2b04      	cmp	r3, #4
 8012010:	b2d0      	uxtb	r0, r2
 8012012:	d801      	bhi.n	8012018 <MIOS32_COM_Receive_Handler+0xe>
 8012014:	4603      	mov	r3, r0
 8012016:	e7f9      	b.n	801200c <MIOS32_COM_Receive_Handler+0x2>
	receive_callback_func(port, (u8)status);
    }
  } while( again );

  return 0;
}
 8012018:	2000      	movs	r0, #0
 801201a:	4770      	bx	lr

0801201c <MIOS32_UART_MIDI_RS_Reset>:
s32 MIOS32_UART_MIDI_RS_Reset(u8 uart_port)
{
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
 801201c:	2801      	cmp	r0, #1
//! \return -1 if port not available
//! \return < 0 on errors
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_RS_Reset(u8 uart_port)
{
 801201e:	b538      	push	{r3, r4, r5, lr}
 8012020:	4604      	mov	r4, r0
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
 8012022:	d80c      	bhi.n	801203e <MIOS32_UART_MIDI_RS_Reset+0x22>
    return -1; // port not available

  MIOS32_IRQ_Disable();
 8012024:	f000 fb22 	bl	801266c <MIOS32_IRQ_Disable>
  rs_last[uart_port] = 0xff;
 8012028:	4b06      	ldr	r3, [pc, #24]	; (8012044 <MIOS32_UART_MIDI_RS_Reset+0x28>)
  rs_expire_ctr[uart_port] = 0;
 801202a:	4807      	ldr	r0, [pc, #28]	; (8012048 <MIOS32_UART_MIDI_RS_Reset+0x2c>)
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available

  MIOS32_IRQ_Disable();
  rs_last[uart_port] = 0xff;
 801202c:	22ff      	movs	r2, #255	; 0xff
  rs_expire_ctr[uart_port] = 0;
 801202e:	2500      	movs	r5, #0
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available

  MIOS32_IRQ_Disable();
  rs_last[uart_port] = 0xff;
 8012030:	551a      	strb	r2, [r3, r4]
  rs_expire_ctr[uart_port] = 0;
 8012032:	f820 5014 	strh.w	r5, [r0, r4, lsl #1]
  MIOS32_IRQ_Enable();
 8012036:	f000 fb2d 	bl	8012694 <MIOS32_IRQ_Enable>

  return 0;
 801203a:	4628      	mov	r0, r5
 801203c:	bd38      	pop	{r3, r4, r5, pc}
{
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available
 801203e:	f04f 30ff 	mov.w	r0, #4294967295
  rs_expire_ctr[uart_port] = 0;
  MIOS32_IRQ_Enable();

  return 0;
#endif
}
 8012042:	bd38      	pop	{r3, r4, r5, pc}
 8012044:	200001bc 	.word	0x200001bc
 8012048:	200001da 	.word	0x200001da

0801204c <MIOS32_UART_MIDI_Init>:
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_Init(u32 mode)
{
 801204c:	b510      	push	{r4, lr}
#else
  int i;


  // currently only mode 0 supported
  if( mode != 0 )
 801204e:	4604      	mov	r4, r0
 8012050:	b110      	cbz	r0, 8012058 <MIOS32_UART_MIDI_Init+0xc>
    return -1; // unsupported mode
 8012052:	f04f 30ff 	mov.w	r0, #4294967295
 8012056:	bd10      	pop	{r4, pc}
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 8012058:	4b0d      	ldr	r3, [pc, #52]	; (8012090 <MIOS32_UART_MIDI_Init+0x44>)
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 801205a:	490e      	ldr	r1, [pc, #56]	; (8012094 <MIOS32_UART_MIDI_Init+0x48>)
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 801205c:	6018      	str	r0, [r3, #0]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 801205e:	22ff      	movs	r2, #255	; 0xff
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
  midix->running_status = 0x00;
 8012060:	7118      	strb	r0, [r3, #4]
  midix->expected_bytes = 0x00;
 8012062:	7158      	strb	r0, [r3, #5]
  midix->wait_bytes = 0x00;
 8012064:	7198      	strb	r0, [r3, #6]
  midix->sysex_ctr = 0x00;
 8012066:	71d8      	strb	r0, [r3, #7]
  midix->timeout_ctr = 0;
 8012068:	8118      	strh	r0, [r3, #8]
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 801206a:	60d8      	str	r0, [r3, #12]
  midix->running_status = 0x00;
 801206c:	7418      	strb	r0, [r3, #16]
  midix->expected_bytes = 0x00;
 801206e:	7458      	strb	r0, [r3, #17]
  midix->wait_bytes = 0x00;
 8012070:	7498      	strb	r0, [r3, #18]
  midix->sysex_ctr = 0x00;
 8012072:	74d8      	strb	r0, [r3, #19]
  midix->timeout_ctr = 0;
 8012074:	8298      	strh	r0, [r3, #20]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 8012076:	700a      	strb	r2, [r1, #0]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RS_Reset(i);
 8012078:	f7ff ffd0 	bl	801201c <MIOS32_UART_MIDI_RS_Reset>
 801207c:	2001      	movs	r0, #1
 801207e:	f7ff ffcd 	bl	801201c <MIOS32_UART_MIDI_RS_Reset>

  // if any MIDI assignment:
#if MIOS32_UART0_ASSIGNMENT == 1 || MIOS32_UART1_ASSIGNMENT == 1 || MIOS32_UART2_ASSIGNMENT == 1 || MIOS32_UART3_ASSIGNMENT == 1
  // initialize U(S)ART interface
  if( MIOS32_UART_Init(0) < 0 )
 8012082:	4620      	mov	r0, r4
 8012084:	f001 ff62 	bl	8013f4c <MIOS32_UART_Init>
 8012088:	2800      	cmp	r0, #0
 801208a:	dbe2      	blt.n	8012052 <MIOS32_UART_MIDI_Init+0x6>
    return -1; // initialisation of U(S)ART Interface failed
#endif

  return 0; // no error
 801208c:	4620      	mov	r0, r4
#endif
}
 801208e:	bd10      	pop	{r4, pc}
 8012090:	200001c0 	.word	0x200001c0
 8012094:	200001d8 	.word	0x200001d8

08012098 <MIOS32_UART_MIDI_Periodic_mS>:
//! model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_Periodic_mS(void)
{
 8012098:	b508      	push	{r3, lr}
#if MIOS32_UART_NUM
  u8 uart_port;

  MIOS32_IRQ_Disable();
 801209a:	f000 fae7 	bl	801266c <MIOS32_IRQ_Disable>
    // increment the expire counters for running status optimisation.
    //
    // The running status will expire after 1000 ticks (1 second) 
    // to ensure, that the current status will be sent at least each second
    // to cover the case that the MIDI cable is (re-)connected during runtime.
    if( rs_expire_ctr[uart_port] < 65535 )
 801209e:	4a10      	ldr	r2, [pc, #64]	; (80120e0 <MIOS32_UART_MIDI_Periodic_mS+0x48>)
 80120a0:	8813      	ldrh	r3, [r2, #0]
 80120a2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80120a6:	428b      	cmp	r3, r1
 80120a8:	4608      	mov	r0, r1
 80120aa:	d001      	beq.n	80120b0 <MIOS32_UART_MIDI_Periodic_mS+0x18>
      ++rs_expire_ctr[uart_port];
 80120ac:	3301      	adds	r3, #1
 80120ae:	8013      	strh	r3, [r2, #0]

    // increment timeout counter for incoming packages
    // an incomplete event will be timed out after 1000 ticks (1 second)
    if( midi_rec[uart_port].timeout_ctr < 65535 )
 80120b0:	4b0c      	ldr	r3, [pc, #48]	; (80120e4 <MIOS32_UART_MIDI_Periodic_mS+0x4c>)
 80120b2:	8919      	ldrh	r1, [r3, #8]
 80120b4:	4281      	cmp	r1, r0
 80120b6:	d001      	beq.n	80120bc <MIOS32_UART_MIDI_Periodic_mS+0x24>
      ++midi_rec[uart_port].timeout_ctr;
 80120b8:	1c48      	adds	r0, r1, #1
 80120ba:	8118      	strh	r0, [r3, #8]
    // increment the expire counters for running status optimisation.
    //
    // The running status will expire after 1000 ticks (1 second) 
    // to ensure, that the current status will be sent at least each second
    // to cover the case that the MIDI cable is (re-)connected during runtime.
    if( rs_expire_ctr[uart_port] < 65535 )
 80120bc:	8852      	ldrh	r2, [r2, #2]
 80120be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80120c2:	428a      	cmp	r2, r1
 80120c4:	d002      	beq.n	80120cc <MIOS32_UART_MIDI_Periodic_mS+0x34>
      ++rs_expire_ctr[uart_port];
 80120c6:	4806      	ldr	r0, [pc, #24]	; (80120e0 <MIOS32_UART_MIDI_Periodic_mS+0x48>)
 80120c8:	3201      	adds	r2, #1
 80120ca:	8042      	strh	r2, [r0, #2]

    // increment timeout counter for incoming packages
    // an incomplete event will be timed out after 1000 ticks (1 second)
    if( midi_rec[uart_port].timeout_ctr < 65535 )
 80120cc:	8a9b      	ldrh	r3, [r3, #20]
 80120ce:	428b      	cmp	r3, r1
 80120d0:	d002      	beq.n	80120d8 <MIOS32_UART_MIDI_Periodic_mS+0x40>
      ++midi_rec[uart_port].timeout_ctr;
 80120d2:	4a04      	ldr	r2, [pc, #16]	; (80120e4 <MIOS32_UART_MIDI_Periodic_mS+0x4c>)
 80120d4:	1c59      	adds	r1, r3, #1
 80120d6:	8291      	strh	r1, [r2, #20]
  }
  MIOS32_IRQ_Enable();
 80120d8:	f000 fadc 	bl	8012694 <MIOS32_IRQ_Enable>
  // (atomic operation not required in MIOS32_UART_MIDI_PackageSend_NonBlocking() due to single-byte accesses)
#endif

  return 0; // no error
}
 80120dc:	2000      	movs	r0, #0
 80120de:	bd08      	pop	{r3, pc}
 80120e0:	200001da 	.word	0x200001da
 80120e4:	200001c0 	.word	0x200001c0

080120e8 <MIOS32_UART_MIDI_PackageSend_NonBlocking>:
//! \return -2: UART_MIDI buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageSend_NonBlocking(u8 uart_port, mios32_midi_package_t package)
{
 80120e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80120ea:	2801      	cmp	r0, #1
 80120ec:	f3c1 2607 	ubfx	r6, r1, #8, #8
 80120f0:	f001 030f 	and.w	r3, r1, #15
 80120f4:	f3c1 4207 	ubfx	r2, r1, #16, #8
 80120f8:	4605      	mov	r5, r0
 80120fa:	b2f7      	uxtb	r7, r6
 80120fc:	f3c1 6107 	ubfx	r1, r1, #24, #8
 8012100:	d902      	bls.n	8012108 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x20>
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
      rs_last[uart_port] = package.evnt0;


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 8012102:	f04f 30ff 	mov.w	r0, #4294967295
 8012106:	e040      	b.n	801218a <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa2>
#else
  // exit if UART port not available
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
 8012108:	4c20      	ldr	r4, [pc, #128]	; (801218c <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa4>)
 801210a:	5ce4      	ldrb	r4, [r4, r3]
  if( len ) {
 801210c:	2c00      	cmp	r4, #0
 801210e:	d03b      	beq.n	8012188 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa0>
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8012110:	f8df e088 	ldr.w	lr, [pc, #136]	; 801219c <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xb4>
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 8012114:	f88d 6004 	strb.w	r6, [sp, #4]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8012118:	f83e c015 	ldrh.w	ip, [lr, r5, lsl #1]
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 801211c:	f88d 2005 	strb.w	r2, [sp, #5]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8012120:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 8012124:	f88d 1006 	strb.w	r1, [sp, #6]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8012128:	d902      	bls.n	8012130 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x48>
      // the current RS is expired each second to ensure that a status byte will be sent
      // if the MIDI cable is (re)connected during runtime
      MIOS32_UART_MIDI_RS_Reset(uart_port);
 801212a:	f7ff ff77 	bl	801201c <MIOS32_UART_MIDI_RS_Reset>
 801212e:	e01b      	b.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
#if 0
      // for optional monitoring of the optimisation
      MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS 0x%02x expired!\n", uart_port);
#endif
    } else {
      if( (rs_optimisation & (1 << uart_port)) &&
 8012130:	4817      	ldr	r0, [pc, #92]	; (8012190 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa8>)
 8012132:	7800      	ldrb	r0, [r0, #0]
 8012134:	fa40 f005 	asr.w	r0, r0, r5
 8012138:	07c0      	lsls	r0, r0, #31
 801213a:	d515      	bpl.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
 801213c:	2b07      	cmp	r3, #7
 801213e:	dd13      	ble.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
	  package.cin >= NoteOff && package.cin <= PitchBend &&
 8012140:	2b0f      	cmp	r3, #15
 8012142:	d011      	beq.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
 8012144:	2c01      	cmp	r4, #1
 8012146:	d90e      	bls.n	8012166 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x7e>
	  len > 1 ) { // (len check is a failsafe measure)
	if( package.evnt0 == rs_last[uart_port] ) {
 8012148:	4b12      	ldr	r3, [pc, #72]	; (8012194 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xac>)
 801214a:	5d5b      	ldrb	r3, [r3, r5]
 801214c:	42bb      	cmp	r3, r7
 801214e:	d106      	bne.n	801215e <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x76>
	  buffer[0] = package.evnt1;
 8012150:	f88d 2004 	strb.w	r2, [sp, #4]
	  buffer[1] = package.evnt2;
	  --len;
 8012154:	1e62      	subs	r2, r4, #1
      if( (rs_optimisation & (1 << uart_port)) &&
	  package.cin >= NoteOff && package.cin <= PitchBend &&
	  len > 1 ) { // (len check is a failsafe measure)
	if( package.evnt0 == rs_last[uart_port] ) {
	  buffer[0] = package.evnt1;
	  buffer[1] = package.evnt2;
 8012156:	f88d 1005 	strb.w	r1, [sp, #5]
	  --len;
 801215a:	b2d4      	uxtb	r4, r2
 801215c:	e004      	b.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
	  // for optional monitoring of the optimisation
	  MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS optimized (%02x) %02x %02x\n", uart_port, package.evnt0, package.evnt1, package.evnt2);
#endif
	} else {
	  // new running status
	  rs_expire_ctr[uart_port] = 0;
 801215e:	2300      	movs	r3, #0
 8012160:	f82e 3015 	strh.w	r3, [lr, r5, lsl #1]
 8012164:	e000      	b.n	8012168 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
      // for optional monitoring of the optimisation
      MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS 0x%02x expired!\n", uart_port);
#endif
    } else {
      if( (rs_optimisation & (1 << uart_port)) &&
	  package.cin >= NoteOff && package.cin <= PitchBend &&
 8012166:	2401      	movs	r4, #1
      }
    }

    // note: packages != Note Off, On, ... Pitch Bend will disable running status - thats acceptable
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
 8012168:	2ff7      	cmp	r7, #247	; 0xf7
      rs_last[uart_port] = package.evnt0;
 801216a:	bf98      	it	ls
 801216c:	4b09      	ldrls	r3, [pc, #36]	; (8012194 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xac>)


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 801216e:	a901      	add	r1, sp, #4
 8012170:	4628      	mov	r0, r5
 8012172:	4622      	mov	r2, r4
    }

    // note: packages != Note Off, On, ... Pitch Bend will disable running status - thats acceptable
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
      rs_last[uart_port] = package.evnt0;
 8012174:	bf98      	it	ls
 8012176:	555e      	strbls	r6, [r3, r5]


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 8012178:	f002 f856 	bl	8014228 <MIOS32_UART_TxBufferPutMore>
 801217c:	1c81      	adds	r1, r0, #2
 801217e:	2902      	cmp	r1, #2
 8012180:	d8bf      	bhi.n	8012102 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x1a>
  }

  // return 0 if new package in buffer, otherwise -1
  return package_complete ? 0 : -1;
#endif
}
 8012182:	4805      	ldr	r0, [pc, #20]	; (8012198 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xb0>)
 8012184:	5640      	ldrsb	r0, [r0, r1]
 8012186:	e000      	b.n	801218a <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa2>
      case -2: return -2; // buffer full, request retry
      default: return -1; // UART error
    }

  } else {
    return 0; // no bytes to send -> no error
 8012188:	4620      	mov	r0, r4
  }
#endif
}
 801218a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801218c:	0801a778 	.word	0x0801a778
 8012190:	200001d8 	.word	0x200001d8
 8012194:	200001bc 	.word	0x200001bc
 8012198:	0801a8a4 	.word	0x0801a8a4
 801219c:	200001da 	.word	0x200001da

080121a0 <MIOS32_UART_MIDI_PackageSend>:
//! \return 0: no error
//! \return -1: UART_MIDI device not available
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageSend(u8 uart_port, mios32_midi_package_t package)
{
 80121a0:	b538      	push	{r3, r4, r5, lr}
 80121a2:	4605      	mov	r5, r0
 80121a4:	460c      	mov	r4, r1
  s32 error;

  while( (error=MIOS32_UART_MIDI_PackageSend_NonBlocking(uart_port, package)) == -2);
 80121a6:	4628      	mov	r0, r5
 80121a8:	4621      	mov	r1, r4
 80121aa:	f7ff ff9d 	bl	80120e8 <MIOS32_UART_MIDI_PackageSend_NonBlocking>
 80121ae:	1c83      	adds	r3, r0, #2
 80121b0:	d0f9      	beq.n	80121a6 <MIOS32_UART_MIDI_PackageSend+0x6>

  return error;
}
 80121b2:	bd38      	pop	{r3, r4, r5, pc}

080121b4 <MIOS32_UART_MIDI_PackageReceive>:
//! \return -1: no package in buffer
//! \return -10: incoming MIDI package timed out (incomplete package received)
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageReceive(u8 uart_port, mios32_midi_package_t *package)
{
 80121b4:	2801      	cmp	r0, #1
 80121b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121ba:	4680      	mov	r8, r0
 80121bc:	460f      	mov	r7, r1
 80121be:	d903      	bls.n	80121c8 <MIOS32_UART_MIDI_PackageReceive+0x14>
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled - accordingly no package in buffer
#else
  // exit if UART port not available
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;
 80121c0:	f04f 30ff 	mov.w	r0, #4294967295
 80121c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
 80121c8:	4d63      	ldr	r5, [pc, #396]	; (8012358 <MIOS32_UART_MIDI_PackageReceive+0x1a4>)
 80121ca:	260c      	movs	r6, #12
 80121cc:	fb06 f600 	mul.w	r6, r6, r0
 80121d0:	19ac      	adds	r4, r5, r6
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 80121d2:	4640      	mov	r0, r8
 80121d4:	f001 ff5a 	bl	801408c <MIOS32_UART_RxBufferGet>
 80121d8:	2800      	cmp	r0, #0
 80121da:	f2c0 80a1 	blt.w	8012320 <MIOS32_UART_MIDI_PackageReceive+0x16c>
    u8 byte = (u8)status;

    if( byte & 0x80 ) { // new MIDI status
 80121de:	0602      	lsls	r2, r0, #24
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
    u8 byte = (u8)status;
 80121e0:	b2c3      	uxtb	r3, r0

    if( byte & 0x80 ) { // new MIDI status
 80121e2:	d552      	bpl.n	801228a <MIOS32_UART_MIDI_PackageReceive+0xd6>
      if( byte >= 0xf8 ) { // events >= 0xf8 don't change the running status and can just be forwarded
 80121e4:	2bf7      	cmp	r3, #247	; 0xf7
 80121e6:	d908      	bls.n	80121fa <MIOS32_UART_MIDI_PackageReceive+0x46>
	// Realtime messages don't change the running status and can be sent immediately
	// They also don't touch the timeout counter!
	package->cin = 0xf; // F: single byte
 80121e8:	6839      	ldr	r1, [r7, #0]
 80121ea:	f041 020f 	orr.w	r2, r1, #15
 80121ee:	603a      	str	r2, [r7, #0]
	package->evnt0 = byte;
 80121f0:	707b      	strb	r3, [r7, #1]
	package->evnt1 = 0x00;
 80121f2:	2300      	movs	r3, #0
 80121f4:	70bb      	strb	r3, [r7, #2]
	package->evnt2 = 0x00;
 80121f6:	70fb      	strb	r3, [r7, #3]
 80121f8:	e0ab      	b.n	8012352 <MIOS32_UART_MIDI_PackageReceive+0x19e>
	package_complete = 1;
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];
 80121fa:	f3c3 1202 	ubfx	r2, r3, #4, #3
 80121fe:	4957      	ldr	r1, [pc, #348]	; (801235c <MIOS32_UART_MIDI_PackageReceive+0x1a8>)
	package->evnt0 = byte;
	package->evnt1 = 0x00;
	package->evnt2 = 0x00;
	package_complete = 1;
      } else {
	midix->running_status = byte;
 8012200:	7123      	strb	r3, [r4, #4]
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];
 8012202:	5c89      	ldrb	r1, [r1, r2]
 8012204:	7161      	strb	r1, [r4, #5]

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
 8012206:	b109      	cbz	r1, 801220c <MIOS32_UART_MIDI_PackageReceive+0x58>
//! \return -1: no package in buffer
//! \return -10: incoming MIDI package timed out (incomplete package received)
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageReceive(u8 uart_port, mios32_midi_package_t *package)
{
 8012208:	2100      	movs	r1, #0
 801220a:	e037      	b.n	801227c <MIOS32_UART_MIDI_PackageReceive+0xc8>
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];
 801220c:	f000 000f 	and.w	r0, r0, #15
 8012210:	4a53      	ldr	r2, [pc, #332]	; (8012360 <MIOS32_UART_MIDI_PackageReceive+0x1ac>)
 8012212:	5c12      	ldrb	r2, [r2, r0]

	  if( byte == 0xf0 ) {
 8012214:	2bf0      	cmp	r3, #240	; 0xf0
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];
 8012216:	7162      	strb	r2, [r4, #5]

	  if( byte == 0xf0 ) {
 8012218:	d103      	bne.n	8012222 <MIOS32_UART_MIDI_PackageReceive+0x6e>
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
	    midix->sysex_ctr = 0x01;
 801221a:	2201      	movs	r2, #1

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];

	  if( byte == 0xf0 ) {
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
 801221c:	7063      	strb	r3, [r4, #1]
	    midix->sysex_ctr = 0x01;
 801221e:	71e2      	strb	r2, [r4, #7]
 8012220:	e7f2      	b.n	8012208 <MIOS32_UART_MIDI_PackageReceive+0x54>
	  } else if( byte == 0xf7 ) {
 8012222:	2bf7      	cmp	r3, #247	; 0xf7
 8012224:	d11d      	bne.n	8012262 <MIOS32_UART_MIDI_PackageReceive+0xae>
	    switch( midix->sysex_ctr ) {
 8012226:	79e2      	ldrb	r2, [r4, #7]
 8012228:	7820      	ldrb	r0, [r4, #0]
 801222a:	b142      	cbz	r2, 801223e <MIOS32_UART_MIDI_PackageReceive+0x8a>
 801222c:	2a01      	cmp	r2, #1
 801222e:	d10e      	bne.n	801224e <MIOS32_UART_MIDI_PackageReceive+0x9a>
		midix->package.evnt0 = 0xf7;
		midix->package.evnt1 = 0x00;
		midix->package.evnt2 = 0x00;
		break;
	      case 1:
		midix->package.cin = 6; // 6: SysEx ends with two bytes
 8012230:	2206      	movs	r2, #6
 8012232:	f362 0003 	bfi	r0, r2, #0, #4
 8012236:	7020      	strb	r0, [r4, #0]
		// midix->package.evnt0 = // already stored
		midix->package.evnt1 = 0xf7;
 8012238:	70a3      	strb	r3, [r4, #2]
		midix->package.evnt2 = 0x00;
 801223a:	70e1      	strb	r1, [r4, #3]
		break;
 801223c:	e00c      	b.n	8012258 <MIOS32_UART_MIDI_PackageReceive+0xa4>
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
	    midix->sysex_ctr = 0x01;
	  } else if( byte == 0xf7 ) {
	    switch( midix->sysex_ctr ) {
 	      case 0:
		midix->package.cin = 5; // 5: SysEx ends with single byte
 801223e:	2105      	movs	r1, #5
 8012240:	f361 0003 	bfi	r0, r1, #0, #4
 8012244:	7020      	strb	r0, [r4, #0]
		midix->package.evnt0 = 0xf7;
 8012246:	7063      	strb	r3, [r4, #1]
		midix->package.evnt1 = 0x00;
 8012248:	70a2      	strb	r2, [r4, #2]
		midix->package.evnt2 = 0x00;
 801224a:	70e2      	strb	r2, [r4, #3]
		break;
 801224c:	e004      	b.n	8012258 <MIOS32_UART_MIDI_PackageReceive+0xa4>
		// midix->package.evnt0 = // already stored
		midix->package.evnt1 = 0xf7;
		midix->package.evnt2 = 0x00;
		break;
	      default:
		midix->package.cin = 7; // 7: SysEx ends with three bytes
 801224e:	2107      	movs	r1, #7
 8012250:	f361 0003 	bfi	r0, r1, #0, #4
 8012254:	7020      	strb	r0, [r4, #0]
		// midix->package.evnt0 = // already stored
		// midix->package.evnt1 = // already stored
		midix->package.evnt2 = 0xf7;
 8012256:	70e3      	strb	r3, [r4, #3]
		break;
	    }
	    *package = midix->package;
 8012258:	6823      	ldr	r3, [r4, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
 801225a:	2000      	movs	r0, #0
		// midix->package.evnt0 = // already stored
		// midix->package.evnt1 = // already stored
		midix->package.evnt2 = 0xf7;
		break;
	    }
	    *package = midix->package;
 801225c:	603b      	str	r3, [r7, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
 801225e:	71e0      	strb	r0, [r4, #7]
 8012260:	e00b      	b.n	801227a <MIOS32_UART_MIDI_PackageReceive+0xc6>
	  } else if( !midix->expected_bytes ) {
 8012262:	2a00      	cmp	r2, #0
 8012264:	d1d0      	bne.n	8012208 <MIOS32_UART_MIDI_PackageReceive+0x54>
	    // e.g. tune request (with no additional byte)
	    midix->package.cin = 5; // 5: SysEx ends with single byte
 8012266:	7821      	ldrb	r1, [r4, #0]
	    midix->package.evnt0 = byte;
 8012268:	7063      	strb	r3, [r4, #1]
	    *package = midix->package;
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
	  } else if( !midix->expected_bytes ) {
	    // e.g. tune request (with no additional byte)
	    midix->package.cin = 5; // 5: SysEx ends with single byte
 801226a:	2005      	movs	r0, #5
 801226c:	f360 0103 	bfi	r1, r0, #0, #4
 8012270:	7021      	strb	r1, [r4, #0]
	    midix->package.evnt0 = byte;
	    midix->package.evnt1 = 0x00;
 8012272:	70a2      	strb	r2, [r4, #2]
	    midix->package.evnt2 = 0x00;
 8012274:	70e2      	strb	r2, [r4, #3]
	    *package = midix->package;
 8012276:	6823      	ldr	r3, [r4, #0]
 8012278:	603b      	str	r3, [r7, #0]
	    package_complete = 1; // -> forward to caller
 801227a:	2101      	movs	r1, #1
	  }
	}

	midix->wait_bytes = midix->expected_bytes;
 801227c:	7963      	ldrb	r3, [r4, #5]
	midix->timeout_ctr = 0; // reset timeout counter
 801227e:	2000      	movs	r0, #0
	    *package = midix->package;
	    package_complete = 1; // -> forward to caller
	  }
	}

	midix->wait_bytes = midix->expected_bytes;
 8012280:	71a3      	strb	r3, [r4, #6]
	midix->timeout_ctr = 0; // reset timeout counter
 8012282:	8120      	strh	r0, [r4, #8]
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8012284:	2900      	cmp	r1, #0
 8012286:	d0a4      	beq.n	80121d2 <MIOS32_UART_MIDI_PackageReceive+0x1e>
 8012288:	e063      	b.n	8012352 <MIOS32_UART_MIDI_PackageReceive+0x19e>

	midix->wait_bytes = midix->expected_bytes;
	midix->timeout_ctr = 0; // reset timeout counter
      }
    } else {
      if( midix->running_status == 0xf0 ) {
 801228a:	7922      	ldrb	r2, [r4, #4]
 801228c:	2af0      	cmp	r2, #240	; 0xf0
 801228e:	d117      	bne.n	80122c0 <MIOS32_UART_MIDI_PackageReceive+0x10c>
	switch( ++midix->sysex_ctr ) {
 8012290:	79e2      	ldrb	r2, [r4, #7]
 8012292:	1c51      	adds	r1, r2, #1
 8012294:	b2c8      	uxtb	r0, r1
 8012296:	2801      	cmp	r0, #1
 8012298:	71e0      	strb	r0, [r4, #7]
 801229a:	d003      	beq.n	80122a4 <MIOS32_UART_MIDI_PackageReceive+0xf0>
 801229c:	2802      	cmp	r0, #2
 801229e:	d103      	bne.n	80122a8 <MIOS32_UART_MIDI_PackageReceive+0xf4>
  	  case 1:
	    midix->package.evnt0 = byte; 
	    break;
	  case 2: 
	    midix->package.evnt1 = byte; 
 80122a0:	70a3      	strb	r3, [r4, #2]
	    break;
 80122a2:	e796      	b.n	80121d2 <MIOS32_UART_MIDI_PackageReceive+0x1e>
      }
    } else {
      if( midix->running_status == 0xf0 ) {
	switch( ++midix->sysex_ctr ) {
  	  case 1:
	    midix->package.evnt0 = byte; 
 80122a4:	7063      	strb	r3, [r4, #1]
	    break;
 80122a6:	e794      	b.n	80121d2 <MIOS32_UART_MIDI_PackageReceive+0x1e>
	  case 2: 
	    midix->package.evnt1 = byte; 
	    break;
	  default: // 3
	    midix->package.evnt2 = byte;
 80122a8:	70e3      	strb	r3, [r4, #3]

	    // Send three-byte event
	    midix->package.cin = 4;  // 4: SysEx starts or continues
 80122aa:	5dab      	ldrb	r3, [r5, r6]
 80122ac:	2204      	movs	r2, #4
 80122ae:	f362 0303 	bfi	r3, r2, #0, #4
 80122b2:	55ab      	strb	r3, [r5, r6]
	    *package = midix->package;
 80122b4:	59a9      	ldr	r1, [r5, r6]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // reset and prepare for next packet
 80122b6:	2000      	movs	r0, #0
	  default: // 3
	    midix->package.evnt2 = byte;

	    // Send three-byte event
	    midix->package.cin = 4;  // 4: SysEx starts or continues
	    *package = midix->package;
 80122b8:	6039      	str	r1, [r7, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // reset and prepare for next packet
 80122ba:	71e0      	strb	r0, [r4, #7]
	    midix->timeout_ctr = 0; // reset timeout counter
 80122bc:	8120      	strh	r0, [r4, #8]
 80122be:	e048      	b.n	8012352 <MIOS32_UART_MIDI_PackageReceive+0x19e>
	}
      } else { // Common MIDI message or 0xf1 >= status >= 0xf7
	if( !midix->wait_bytes ) {
 80122c0:	79a0      	ldrb	r0, [r4, #6]
 80122c2:	b920      	cbnz	r0, 80122ce <MIOS32_UART_MIDI_PackageReceive+0x11a>
	  // received new MIDI event with running status
	  midix->wait_bytes = midix->expected_bytes - 1;
 80122c4:	7962      	ldrb	r2, [r4, #5]
	  midix->timeout_ctr = 0; // reset timeout counter
 80122c6:	8120      	strh	r0, [r4, #8]
	    midix->timeout_ctr = 0; // reset timeout counter
	}
      } else { // Common MIDI message or 0xf1 >= status >= 0xf7
	if( !midix->wait_bytes ) {
	  // received new MIDI event with running status
	  midix->wait_bytes = midix->expected_bytes - 1;
 80122c8:	1e51      	subs	r1, r2, #1
 80122ca:	71a1      	strb	r1, [r4, #6]
 80122cc:	e001      	b.n	80122d2 <MIOS32_UART_MIDI_PackageReceive+0x11e>
	  midix->timeout_ctr = 0; // reset timeout counter
	} else {
	  --midix->wait_bytes;
 80122ce:	1e41      	subs	r1, r0, #1
 80122d0:	71a1      	strb	r1, [r4, #6]
	}

	if( midix->expected_bytes == 1 ) {
 80122d2:	7960      	ldrb	r0, [r4, #5]
 80122d4:	2801      	cmp	r0, #1
 80122d6:	d102      	bne.n	80122de <MIOS32_UART_MIDI_PackageReceive+0x12a>
	  midix->package.evnt1 = byte;
 80122d8:	70a3      	strb	r3, [r4, #2]
	  midix->package.evnt2 = 0x00;
 80122da:	2300      	movs	r3, #0
 80122dc:	e003      	b.n	80122e6 <MIOS32_UART_MIDI_PackageReceive+0x132>
	} else {
	  if( midix->wait_bytes )
 80122de:	79a2      	ldrb	r2, [r4, #6]
 80122e0:	b10a      	cbz	r2, 80122e6 <MIOS32_UART_MIDI_PackageReceive+0x132>
	    midix->package.evnt1 = byte;
 80122e2:	70a3      	strb	r3, [r4, #2]
 80122e4:	e000      	b.n	80122e8 <MIOS32_UART_MIDI_PackageReceive+0x134>
	  else
	    midix->package.evnt2 = byte;
 80122e6:	70e3      	strb	r3, [r4, #3]
	}
	
	if( !midix->wait_bytes ) {
 80122e8:	79a3      	ldrb	r3, [r4, #6]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	f47f af71 	bne.w	80121d2 <MIOS32_UART_MIDI_PackageReceive+0x1e>
	  if( (midix->running_status & 0xf0) != 0xf0 ) {
 80122f0:	7920      	ldrb	r0, [r4, #4]
 80122f2:	5daa      	ldrb	r2, [r5, r6]
 80122f4:	f000 01f0 	and.w	r1, r0, #240	; 0xf0
 80122f8:	29f0      	cmp	r1, #240	; 0xf0
 80122fa:	d001      	beq.n	8012300 <MIOS32_UART_MIDI_PackageReceive+0x14c>
	    midix->package.cin = midix->running_status >> 4; // common MIDI message
 80122fc:	0901      	lsrs	r1, r0, #4
 80122fe:	e008      	b.n	8012312 <MIOS32_UART_MIDI_PackageReceive+0x15e>
	  } else {
	    switch( midix->expected_bytes ) { // MEMO: == 0 comparison was a bug in original MBHP_USB code
 8012300:	7963      	ldrb	r3, [r4, #5]
 8012302:	b11b      	cbz	r3, 801230c <MIOS32_UART_MIDI_PackageReceive+0x158>
 8012304:	2b01      	cmp	r3, #1
 8012306:	d103      	bne.n	8012310 <MIOS32_UART_MIDI_PackageReceive+0x15c>
  	      case 0: 
		midix->package.cin = 5; // 5: SysEx common with one byte
		break;
  	      case 1: 
		midix->package.cin = 2; // 2: SysEx common with two bytes
 8012308:	2102      	movs	r1, #2
 801230a:	e002      	b.n	8012312 <MIOS32_UART_MIDI_PackageReceive+0x15e>
	  if( (midix->running_status & 0xf0) != 0xf0 ) {
	    midix->package.cin = midix->running_status >> 4; // common MIDI message
	  } else {
	    switch( midix->expected_bytes ) { // MEMO: == 0 comparison was a bug in original MBHP_USB code
  	      case 0: 
		midix->package.cin = 5; // 5: SysEx common with one byte
 801230c:	2105      	movs	r1, #5
 801230e:	e000      	b.n	8012312 <MIOS32_UART_MIDI_PackageReceive+0x15e>
		break;
  	      case 1: 
		midix->package.cin = 2; // 2: SysEx common with two bytes
		break;
  	      default: 
		midix->package.cin = 3; // 3: SysEx common with three bytes
 8012310:	2103      	movs	r1, #3
 8012312:	f361 0203 	bfi	r2, r1, #0, #4
 8012316:	55aa      	strb	r2, [r5, r6]
		break;
	    }
	  }

	  midix->package.evnt0 = midix->running_status;
 8012318:	7060      	strb	r0, [r4, #1]
	  // midix->package.evnt1 = // already stored
	  // midix->package.evnt2 = // already stored
	  *package = midix->package;
 801231a:	59a8      	ldr	r0, [r5, r6]
 801231c:	6038      	str	r0, [r7, #0]
 801231e:	e018      	b.n	8012352 <MIOS32_UART_MIDI_PackageReceive+0x19e>
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8012320:	2000      	movs	r0, #0
      }
    }
  }

  // incoming MIDI package timed out (incomplete package received)
  if( midix->wait_bytes && midix->timeout_ctr > 1000 ) { // 1000 mS = 1 second
 8012322:	79a1      	ldrb	r1, [r4, #6]
 8012324:	b171      	cbz	r1, 8012344 <MIOS32_UART_MIDI_PackageReceive+0x190>
 8012326:	8922      	ldrh	r2, [r4, #8]
 8012328:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 801232c:	d90a      	bls.n	8012344 <MIOS32_UART_MIDI_PackageReceive+0x190>
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 801232e:	2300      	movs	r3, #0
 8012330:	51ab      	str	r3, [r5, r6]
  midix->running_status = 0x00;
 8012332:	7123      	strb	r3, [r4, #4]
  midix->expected_bytes = 0x00;
 8012334:	7163      	strb	r3, [r4, #5]
  midix->wait_bytes = 0x00;
 8012336:	71a3      	strb	r3, [r4, #6]
  midix->sysex_ctr = 0x00;
 8012338:	71e3      	strb	r3, [r4, #7]
  midix->timeout_ctr = 0;
 801233a:	8123      	strh	r3, [r4, #8]
  // incoming MIDI package timed out (incomplete package received)
  if( midix->wait_bytes && midix->timeout_ctr > 1000 ) { // 1000 mS = 1 second
    // stop waiting
    MIOS32_UART_MIDI_RecordReset(uart_port);
    // notify that incomplete package has been received
    return -10;
 801233c:	f06f 0009 	mvn.w	r0, #9
 8012340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  // return 0 if new package in buffer, otherwise -1
  return package_complete ? 0 : -1;
 8012344:	2800      	cmp	r0, #0
 8012346:	bf0c      	ite	eq
 8012348:	f04f 30ff 	moveq.w	r0, #4294967295
 801234c:	2000      	movne	r0, #0
 801234e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8012352:	2001      	movs	r0, #1
 8012354:	e7e5      	b.n	8012322 <MIOS32_UART_MIDI_PackageReceive+0x16e>
 8012356:	bf00      	nop
 8012358:	200001c0 	.word	0x200001c0
 801235c:	0801a897 	.word	0x0801a897
 8012360:	0801a768 	.word	0x0801a768

08012364 <MIOS32_SPI_MIDI_Init>:
  MIOS32_SPI_MIDI_InitScanBuffer((u32 *)&tx_upstream_buffer[0]);
  MIOS32_SPI_MIDI_InitScanBuffer((u32 *)&tx_upstream_buffer[1]);

  return status;
#endif
}
 8012364:	f04f 30ff 	mov.w	r0, #4294967295
 8012368:	4770      	bx	lr

0801236a <MIOS32_SPI_MIDI_Periodic_mS>:
  MIOS32_SPI_MIDI_MUTEX_GIVE;
#endif

  return 0; // no error
#endif
}
 801236a:	2000      	movs	r0, #0
 801236c:	4770      	bx	lr

0801236e <MIOS32_SPI_MIDI_PackageSend>:
  if( error >= 0 ) // no error: reset timeout counter
    timeout_ctr = 0;

  return error;
#endif
}
 801236e:	f04f 30ff 	mov.w	r0, #4294967295
 8012372:	4770      	bx	lr

08012374 <MIOS32_SPI_MIDI_PackageReceive>:
  --rx_ringbuffer_size;
  MIOS32_IRQ_Enable();

  return rx_ringbuffer_size;
#endif
}
 8012374:	f04f 30ff 	mov.w	r0, #4294967295
 8012378:	4770      	bx	lr

0801237a <MIOS32_IIC_MIDI_Init>:
  // TODO: send optimisation flag to IIC_MIDI device once it has been scanned!
#endif

  return 0; // no error
#endif
}
 801237a:	f04f 30ff 	mov.w	r0, #4294967295
 801237e:	4770      	bx	lr

08012380 <MIOS32_IIC_MIDI_Periodic_mS>:
s32 MIOS32_IIC_MIDI_Periodic_mS(void)
{
  // currently only a dummy - RS optimisation handled by IIC_MIDI device

  return 0;
}
 8012380:	2000      	movs	r0, #0
 8012382:	4770      	bx	lr

08012384 <MIOS32_IIC_MIDI_PackageSend>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IIC_MIDI_PackageSend(u8 iic_port, mios32_midi_package_t package)
{
  return _MIOS32_IIC_MIDI_PackageSend(iic_port, package, 0); // blocking mode
}
 8012384:	f04f 30ff 	mov.w	r0, #4294967295
 8012388:	4770      	bx	lr

0801238a <MIOS32_IIC_BS_Init>:
  if( MIOS32_IIC_BS_ScanBankSticks() < 0 )
    return -2; // we don't expect that any other task accesses the IIC port yet!

  return 0; // no error
#endif
}
 801238a:	f04f 30ff 	mov.w	r0, #4294967295
 801238e:	4770      	bx	lr

08012390 <MIOS32_MF_Init>:
    mf_state[i].config.cfg.pwm_duty_cycle_up = 1;
  }

  return 0;
#endif
}
 8012390:	f04f 30ff 	mov.w	r0, #4294967295
 8012394:	4770      	bx	lr
	...

08012398 <MIOS32_TIMESTAMP_Init>:
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
 8012398:	b910      	cbnz	r0, 80123a0 <MIOS32_TIMESTAMP_Init+0x8>
    return -1; // unsupported mode

  timestamp = 0;
 801239a:	4b03      	ldr	r3, [pc, #12]	; (80123a8 <MIOS32_TIMESTAMP_Init+0x10>)
 801239c:	6018      	str	r0, [r3, #0]

  return 0;
 801239e:	4770      	bx	lr
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 80123a0:	f04f 30ff 	mov.w	r0, #4294967295

  timestamp = 0;

  return 0;
}
 80123a4:	4770      	bx	lr
 80123a6:	bf00      	nop
 80123a8:	200001e0 	.word	0x200001e0

080123ac <MIOS32_TIMESTAMP_Inc>:
//!
//! \return number of SRs
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Inc(void)
{
  ++timestamp;
 80123ac:	4b02      	ldr	r3, [pc, #8]	; (80123b8 <MIOS32_TIMESTAMP_Inc+0xc>)
 80123ae:	681a      	ldr	r2, [r3, #0]
 80123b0:	1c50      	adds	r0, r2, #1
 80123b2:	6018      	str	r0, [r3, #0]

  return 0; // no error
}
 80123b4:	2000      	movs	r0, #0
 80123b6:	4770      	bx	lr
 80123b8:	200001e0 	.word	0x200001e0

080123bc <MIOS32_SYS_Reset>:
//!   <LI>reset STM32
//! </UL>
//! \return < 0 if reset failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Reset(void)
{
 80123bc:	b510      	push	{r4, lr}
  // disable all RTOS tasks
#ifndef MIOS32_DONT_USE_FREERTOS
  portENTER_CRITICAL(); // port specific FreeRTOS function to disable tasks (nested)
 80123be:	f7fe fac9 	bl	8010954 <vPortEnterCritical>

  // print reboot message if LCD enabled
#ifndef MIOS32_DONT_USE_LCD
  // TODO: here we should select the normal font - but only if available!
  // MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);
  MIOS32_LCD_BColourSet(0xffffff);
 80123c2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80123c6:	f7ff f865 	bl	8011494 <MIOS32_LCD_BColourSet>
  MIOS32_LCD_FColourSet(0x000000);
 80123ca:	2000      	movs	r0, #0
 80123cc:	f7ff f864 	bl	8011498 <MIOS32_LCD_FColourSet>

  MIOS32_LCD_DeviceSet(0);
 80123d0:	2000      	movs	r0, #0
 80123d2:	f7fe ff75 	bl	80112c0 <MIOS32_LCD_DeviceSet>
  MIOS32_LCD_Clear();
 80123d6:	f7fe ffc3 	bl	8011360 <MIOS32_LCD_Clear>
  MIOS32_LCD_CursorSet(0, 0);
 80123da:	2000      	movs	r0, #0
 80123dc:	4601      	mov	r1, r0
 80123de:	f7fe ff75 	bl	80112cc <MIOS32_LCD_CursorSet>
  MIOS32_LCD_PrintString("Bootloader Mode "); // 16 chars
 80123e2:	481e      	ldr	r0, [pc, #120]	; (801245c <MIOS32_SYS_Reset+0xa0>)
 80123e4:	f7ff f81a 	bl	801141c <MIOS32_LCD_PrintString>
#endif

  // disable all interrupts
  MIOS32_IRQ_Disable();
 80123e8:	f000 f940 	bl	801266c <MIOS32_IRQ_Disable>

  // turn off all board LEDs
  MIOS32_BOARD_LED_Set(0xffffffff, 0x00000000);
 80123ec:	f04f 30ff 	mov.w	r0, #4294967295
 80123f0:	2100      	movs	r1, #0
 80123f2:	f000 fe15 	bl	8013020 <MIOS32_BOARD_LED_Set>
 80123f6:	2432      	movs	r4, #50	; 0x32

  // wait for 50 mS to ensure that all ongoing operations (e.g. DMA driver SPI transfers) are finished
  {
    int i;
    for(i=0; i<50; ++i)
      MIOS32_DELAY_Wait_uS(1000);
 80123f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80123fc:	f001 f826 	bl	801344c <MIOS32_DELAY_Wait_uS>
  MIOS32_BOARD_LED_Set(0xffffffff, 0x00000000);

  // wait for 50 mS to ensure that all ongoing operations (e.g. DMA driver SPI transfers) are finished
  {
    int i;
    for(i=0; i<50; ++i)
 8012400:	3c01      	subs	r4, #1
 8012402:	d1f9      	bne.n	80123f8 <MIOS32_SYS_Reset+0x3c>
      MIOS32_DELAY_Wait_uS(1000);
  }

  // reset peripherals
  RCC_AHB1PeriphResetCmd(0xfffffffe, ENABLE); // don't reset GPIOA due to USB pins
 8012404:	f06f 0001 	mvn.w	r0, #1
 8012408:	2101      	movs	r1, #1
 801240a:	f002 fb65 	bl	8014ad8 <RCC_AHB1PeriphResetCmd>
  RCC_AHB2PeriphResetCmd(0xffffff7f, ENABLE); // don't reset OTG_FS, so that the connectuion can survive
 801240e:	f06f 0080 	mvn.w	r0, #128	; 0x80
 8012412:	2101      	movs	r1, #1
 8012414:	f002 fb6c 	bl	8014af0 <RCC_AHB2PeriphResetCmd>
  RCC_APB1PeriphResetCmd(0xffffffff, ENABLE);
 8012418:	f04f 30ff 	mov.w	r0, #4294967295
 801241c:	2101      	movs	r1, #1
 801241e:	f002 fb73 	bl	8014b08 <RCC_APB1PeriphResetCmd>
  RCC_APB2PeriphResetCmd(0xffffffff, ENABLE);
 8012422:	f04f 30ff 	mov.w	r0, #4294967295
 8012426:	2101      	movs	r1, #1
 8012428:	f002 fb7a 	bl	8014b20 <RCC_APB2PeriphResetCmd>
  RCC_AHB1PeriphResetCmd(0xffffffff, DISABLE);
 801242c:	f04f 30ff 	mov.w	r0, #4294967295
 8012430:	4621      	mov	r1, r4
 8012432:	f002 fb51 	bl	8014ad8 <RCC_AHB1PeriphResetCmd>
  RCC_AHB2PeriphResetCmd(0xffffffff, DISABLE);
 8012436:	f04f 30ff 	mov.w	r0, #4294967295
 801243a:	4621      	mov	r1, r4
 801243c:	f002 fb58 	bl	8014af0 <RCC_AHB2PeriphResetCmd>
  RCC_APB1PeriphResetCmd(0xffffffff, DISABLE);
 8012440:	f04f 30ff 	mov.w	r0, #4294967295
 8012444:	4621      	mov	r1, r4
 8012446:	f002 fb5f 	bl	8014b08 <RCC_APB1PeriphResetCmd>
  RCC_APB2PeriphResetCmd(0xffffffff, DISABLE);
 801244a:	f04f 30ff 	mov.w	r0, #4294967295
 801244e:	4621      	mov	r1, r4
 8012450:	f002 fb66 	bl	8014b20 <RCC_APB2PeriphResetCmd>
  // not available in v3.0.0 library anymore? - copy from v2.0.1
  SCB->AIRCR = NVIC_AIRCR_VECTKEY | (1 << NVIC_VECTRESET);
#endif
#if 1
  // and this is the code for v3.3.0
  SCB->AIRCR = (0x5fa << SCB_AIRCR_VECTKEY_Pos) | (1 << SCB_AIRCR_VECTRESET_Pos);
 8012454:	4a02      	ldr	r2, [pc, #8]	; (8012460 <MIOS32_SYS_Reset+0xa4>)
 8012456:	4b03      	ldr	r3, [pc, #12]	; (8012464 <MIOS32_SYS_Reset+0xa8>)
 8012458:	60da      	str	r2, [r3, #12]
 801245a:	e7fe      	b.n	801245a <MIOS32_SYS_Reset+0x9e>
 801245c:	0801a8a7 	.word	0x0801a8a7
 8012460:	05fa0001 	.word	0x05fa0001
 8012464:	e000ed00 	.word	0xe000ed00

08012468 <MIOS32_SYS_ChipIDGet>:
//! \return the chip ID
/////////////////////////////////////////////////////////////////////////////
u32 MIOS32_SYS_ChipIDGet(void)
{
  // stored in DBGMCU_IDCODE register
  return MEM32(0xe0042000);
 8012468:	4b01      	ldr	r3, [pc, #4]	; (8012470 <MIOS32_SYS_ChipIDGet+0x8>)
 801246a:	6818      	ldr	r0, [r3, #0]
}
 801246c:	4770      	bx	lr
 801246e:	bf00      	nop
 8012470:	e0042000 	.word	0xe0042000

08012474 <MIOS32_SYS_FlashSizeGet>:
//! \return the Flash size in bytes
/////////////////////////////////////////////////////////////////////////////
u32 MIOS32_SYS_FlashSizeGet(void)
{
  // stored in the so called "electronic signature"
  return (u32)MEM16(0x1fff7a22) * 0x400;
 8012474:	4b02      	ldr	r3, [pc, #8]	; (8012480 <MIOS32_SYS_FlashSizeGet+0xc>)
 8012476:	8818      	ldrh	r0, [r3, #0]
 8012478:	b281      	uxth	r1, r0
}
 801247a:	0288      	lsls	r0, r1, #10
 801247c:	4770      	bx	lr
 801247e:	bf00      	nop
 8012480:	1fff7a22 	.word	0x1fff7a22

08012484 <MIOS32_SYS_RAMSizeGet>:
#if defined(MIOS32_PROCESSOR_STM32F407VG)
  return 192*1024; // unfortunately not stored in signature...
#else
# error "Please define RAM size here"
#endif
}
 8012484:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8012488:	4770      	bx	lr
	...

0801248c <MIOS32_SYS_SerialNumberGet>:
s32 MIOS32_SYS_SerialNumberGet(char *str)
{
  int i;

  // stored in the so called "electronic signature"
  for(i=0; i<24; ++i) {
 801248c:	2300      	movs	r3, #0
    u8 b = MEM8(0x1fff7a10 + (i/2));
 801248e:	4a0b      	ldr	r2, [pc, #44]	; (80124bc <MIOS32_SYS_SerialNumberGet+0x30>)
 8012490:	1059      	asrs	r1, r3, #1
 8012492:	1889      	adds	r1, r1, r2
 8012494:	780a      	ldrb	r2, [r1, #0]
    if( !(i & 1) )
 8012496:	07d9      	lsls	r1, r3, #31
      b >>= 4;
 8012498:	bf58      	it	pl
 801249a:	0912      	lsrpl	r2, r2, #4
    b &= 0x0f;
 801249c:	f002 020f 	and.w	r2, r2, #15

    str[i] = ((b > 9) ? ('A'-10) : '0') + b;
 80124a0:	2a09      	cmp	r2, #9
 80124a2:	bf94      	ite	ls
 80124a4:	2130      	movls	r1, #48	; 0x30
 80124a6:	2137      	movhi	r1, #55	; 0x37
 80124a8:	188a      	adds	r2, r1, r2
 80124aa:	54c2      	strb	r2, [r0, r3]
s32 MIOS32_SYS_SerialNumberGet(char *str)
{
  int i;

  // stored in the so called "electronic signature"
  for(i=0; i<24; ++i) {
 80124ac:	3301      	adds	r3, #1
 80124ae:	2b18      	cmp	r3, #24
 80124b0:	d1ed      	bne.n	801248e <MIOS32_SYS_SerialNumberGet+0x2>
      b >>= 4;
    b &= 0x0f;

    str[i] = ((b > 9) ? ('A'-10) : '0') + b;
  }
  str[i] = 0;
 80124b2:	2100      	movs	r1, #0
 80124b4:	7601      	strb	r1, [r0, #24]

  return 0; // no error
}
 80124b6:	4608      	mov	r0, r1
 80124b8:	4770      	bx	lr
 80124ba:	bf00      	nop
 80124bc:	1fff7a10 	.word	0x1fff7a10

080124c0 <MIOS32_SYS_TimeSet>:
//! Note that this format isn't completely compatible to the NTP timestamp format,
//! as the fraction has only mS accuracy
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_TimeSet(mios32_sys_time_t t)
{
 80124c0:	b510      	push	{r4, lr}
 80124c2:	b086      	sub	sp, #24
 80124c4:	4604      	mov	r4, r0
 80124c6:	e88d 0003 	stmia.w	sp, {r0, r1}
  // taken from STM32 example "RTC/Calendar"
  // adapted to clock RTC via HSE  oscillator

  // Enable PWR and BKP clocks
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 80124ca:	2101      	movs	r1, #1
 80124cc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80124d0:	f002 faea 	bl	8014aa8 <RCC_APB1PeriphClockCmd>

  // Allow access to BKP Domain
  PWR_BackupAccessCmd(ENABLE);
 80124d4:	2001      	movs	r0, #1
 80124d6:	f002 fa65 	bl	80149a4 <PWR_BackupAccessCmd>

  // Select HSE (divided by 16) as RTC Clock Source
#if EXT_CRYSTAL_FRQ != 8000000
# error "Please configure alternative clock divider here"
#endif
  RCC_RTCCLKConfig(RCC_RTCCLKSource_HSE_Div16); // -> each 1/(8 MHz / 16) = 2 uS
 80124da:	4817      	ldr	r0, [pc, #92]	; (8012538 <MIOS32_SYS_TimeSet+0x78>)
 80124dc:	f002 faae 	bl	8014a3c <RCC_RTCCLKConfig>

  // Enable RTC Clock
  RCC_RTCCLKCmd(ENABLE);
 80124e0:	2001      	movs	r0, #1
 80124e2:	f002 fac3 	bl	8014a6c <RCC_RTCCLKCmd>

  // initialize RTC
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);
 80124e6:	a803      	add	r0, sp, #12
 80124e8:	f002 fb32 	bl	8014b50 <RTC_StructInit>

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
 80124ec:	2063      	movs	r0, #99	; 0x63
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
 80124ee:	f241 3187 	movw	r1, #4999	; 0x1387
  // initialize RTC
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
 80124f2:	9004      	str	r0, [sp, #16]
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
  RTC_Init(&RTC_InitStruct);
 80124f4:	a803      	add	r0, sp, #12
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
 80124f6:	9105      	str	r1, [sp, #20]
  RTC_Init(&RTC_InitStruct);
 80124f8:	f002 fb58 	bl	8014bac <RTC_Init>

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
 80124fc:	a802      	add	r0, sp, #8
 80124fe:	f002 fbe1 	bl	8014cc4 <RTC_TimeStructInit>
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
 8012502:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8012506:	fbb4 f3f2 	udiv	r3, r4, r2
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 801250a:	213c      	movs	r1, #60	; 0x3c
 801250c:	fb02 4013 	mls	r0, r2, r3, r4
  RTC_Init(&RTC_InitStruct);

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
 8012510:	f88d 3008 	strb.w	r3, [sp, #8]
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 8012514:	fbb4 f3f1 	udiv	r3, r4, r1

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 8012518:	fbb0 f2f1 	udiv	r2, r0, r1
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 801251c:	fb01 4413 	mls	r4, r1, r3, r4
  RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8012520:	2000      	movs	r0, #0
 8012522:	a902      	add	r1, sp, #8

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 8012524:	f88d 2009 	strb.w	r2, [sp, #9]
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 8012528:	f88d 400a 	strb.w	r4, [sp, #10]
  RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 801252c:	f002 fb84 	bl	8014c38 <RTC_SetTime>
  // (fraction not taken into account here)

  return 0; // no error
}
 8012530:	2000      	movs	r0, #0
 8012532:	b006      	add	sp, #24
 8012534:	bd10      	pop	{r4, pc}
 8012536:	bf00      	nop
 8012538:	00100300 	.word	0x00100300

0801253c <MIOS32_SYS_Init>:
//! </UL>
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Init(u32 mode)
{
 801253c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 801253e:	4604      	mov	r4, r0
 8012540:	2800      	cmp	r0, #0
 8012542:	f040 8083 	bne.w	801264c <MIOS32_SYS_Init+0x110>
    return -1; // unsupported mode

  // Enable GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and AFIO clocks
  RCC_AHB1PeriphClockCmd(
 8012546:	201f      	movs	r0, #31
 8012548:	2101      	movs	r1, #1
 801254a:	f002 fa95 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
#endif

  // init clock system if chip doesn't already run with PLL
  __IO uint32_t HSEStatus = 0;
  if( (RCC->CFGR & (uint32_t)RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL ) {
 801254e:	4b41      	ldr	r3, [pc, #260]	; (8012654 <MIOS32_SYS_Init+0x118>)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
#endif

  // init clock system if chip doesn't already run with PLL
  __IO uint32_t HSEStatus = 0;
 8012550:	9400      	str	r4, [sp, #0]
  if( (RCC->CFGR & (uint32_t)RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL ) {
 8012552:	689a      	ldr	r2, [r3, #8]
 8012554:	f002 000c 	and.w	r0, r2, #12
 8012558:	2808      	cmp	r0, #8
 801255a:	d102      	bne.n	8012562 <MIOS32_SYS_Init+0x26>
    HSEStatus = SUCCESS;
 801255c:	2001      	movs	r0, #1
 801255e:	9000      	str	r0, [sp, #0]
 8012560:	e05d      	b.n	801261e <MIOS32_SYS_Init+0xe2>
  } else {
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= (uint32_t)0x00000001;
 8012562:	6819      	ldr	r1, [r3, #0]
 8012564:	f041 0201 	orr.w	r2, r1, #1
 8012568:	601a      	str	r2, [r3, #0]

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000;
 801256a:	609c      	str	r4, [r3, #8]

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFF;
 801256c:	6818      	ldr	r0, [r3, #0]
 801256e:	f020 7184 	bic.w	r1, r0, #17301504	; 0x1080000

    /* Reset PLLCFGR register */
    RCC->PLLCFGR = 0x24003010;
 8012572:	4839      	ldr	r0, [pc, #228]	; (8012658 <MIOS32_SYS_Init+0x11c>)

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000;

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFF;
 8012574:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8012578:	601a      	str	r2, [r3, #0]

    /* Reset PLLCFGR register */
    RCC->PLLCFGR = 0x24003010;
 801257a:	6058      	str	r0, [r3, #4]

    /* Reset HSEBYP bit */
    RCC->CR &= (uint32_t)0xFFFBFFFF;
 801257c:	6819      	ldr	r1, [r3, #0]
 801257e:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 8012582:	601a      	str	r2, [r3, #0]

    /* Disable all interrupts */
    RCC->CIR = 0x00000000;
 8012584:	60dc      	str	r4, [r3, #12]
       AHB/APBx prescalers and Flash settings ----------------------------------*/

    /******************************************************************************/
    /*            PLL (clocked by HSE) used as System clock source                */
    /******************************************************************************/
    __IO uint32_t StartUpCounter = 0;
 8012586:	9401      	str	r4, [sp, #4]
  
    /* Enable HSE */
    RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8012588:	6818      	ldr	r0, [r3, #0]
 801258a:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
 801258e:	6019      	str	r1, [r3, #0]
 
    /* Wait till HSE is ready and if Time out is reached exit */
    do {
      HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8012590:	4b30      	ldr	r3, [pc, #192]	; (8012654 <MIOS32_SYS_Init+0x118>)
 8012592:	681a      	ldr	r2, [r3, #0]
 8012594:	f402 3000 	and.w	r0, r2, #131072	; 0x20000
 8012598:	9000      	str	r0, [sp, #0]
      StartUpCounter++;
 801259a:	9901      	ldr	r1, [sp, #4]
 801259c:	1c4a      	adds	r2, r1, #1
 801259e:	9201      	str	r2, [sp, #4]
    } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80125a0:	9800      	ldr	r0, [sp, #0]
 80125a2:	b918      	cbnz	r0, 80125ac <MIOS32_SYS_Init+0x70>
 80125a4:	9901      	ldr	r1, [sp, #4]
 80125a6:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80125aa:	d1f1      	bne.n	8012590 <MIOS32_SYS_Init+0x54>

    if ((RCC->CR & RCC_CR_HSERDY) != RESET) {
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	f413 3200 	ands.w	r2, r3, #131072	; 0x20000
      HSEStatus = (uint32_t)0x01;
 80125b2:	bf18      	it	ne
 80125b4:	2201      	movne	r2, #1
    } else {
      HSEStatus = (uint32_t)0x00;
 80125b6:	9200      	str	r2, [sp, #0]
    }

    if (HSEStatus == (uint32_t)0x01) {
 80125b8:	9800      	ldr	r0, [sp, #0]
 80125ba:	2801      	cmp	r0, #1
 80125bc:	d12f      	bne.n	801261e <MIOS32_SYS_Init+0xe2>
      /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
      RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80125be:	4b25      	ldr	r3, [pc, #148]	; (8012654 <MIOS32_SYS_Init+0x118>)
      PWR->CR |= PWR_CR_VOS;
 80125c0:	4826      	ldr	r0, [pc, #152]	; (801265c <MIOS32_SYS_Init+0x120>)
      HSEStatus = (uint32_t)0x00;
    }

    if (HSEStatus == (uint32_t)0x01) {
      /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
      RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80125c2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80125c4:	f041 5280 	orr.w	r2, r1, #268435456	; 0x10000000
 80125c8:	641a      	str	r2, [r3, #64]	; 0x40
      PWR->CR |= PWR_CR_VOS;
 80125ca:	6801      	ldr	r1, [r0, #0]
 80125cc:	f441 4280 	orr.w	r2, r1, #16384	; 0x4000
 80125d0:	6002      	str	r2, [r0, #0]

      /* HCLK = SYSCLK / 1*/
      RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80125d2:	6898      	ldr	r0, [r3, #8]
 80125d4:	6098      	str	r0, [r3, #8]
      
      /* PCLK2 = HCLK / 2*/
      RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80125d6:	6899      	ldr	r1, [r3, #8]
 80125d8:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
 80125dc:	609a      	str	r2, [r3, #8]
    
      /* PCLK1 = HCLK / 4*/
      RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80125de:	6898      	ldr	r0, [r3, #8]

      /* Configure the main PLL */
      RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80125e0:	4a1f      	ldr	r2, [pc, #124]	; (8012660 <MIOS32_SYS_Init+0x124>)
      
      /* PCLK2 = HCLK / 2*/
      RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
    
      /* PCLK1 = HCLK / 4*/
      RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80125e2:	f440 51a0 	orr.w	r1, r0, #5120	; 0x1400
 80125e6:	6099      	str	r1, [r3, #8]

      /* Configure the main PLL */
      RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80125e8:	605a      	str	r2, [r3, #4]
	             (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

      /* Enable the main PLL */
      RCC->CR |= RCC_CR_PLLON;
 80125ea:	6818      	ldr	r0, [r3, #0]
 80125ec:	f040 7180 	orr.w	r1, r0, #16777216	; 0x1000000
 80125f0:	6019      	str	r1, [r3, #0]

      /* Wait till the main PLL is ready */
      while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80125f2:	6818      	ldr	r0, [r3, #0]
 80125f4:	4a17      	ldr	r2, [pc, #92]	; (8012654 <MIOS32_SYS_Init+0x118>)
 80125f6:	0180      	lsls	r0, r0, #6
 80125f8:	d5fb      	bpl.n	80125f2 <MIOS32_SYS_Init+0xb6>
   
      /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
      FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80125fa:	4b1a      	ldr	r3, [pc, #104]	; (8012664 <MIOS32_SYS_Init+0x128>)
 80125fc:	f240 6105 	movw	r1, #1541	; 0x605
 8012600:	6019      	str	r1, [r3, #0]

      /* Select the main PLL as system clock source */
      RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8012602:	6890      	ldr	r0, [r2, #8]
 8012604:	f020 0103 	bic.w	r1, r0, #3
 8012608:	6091      	str	r1, [r2, #8]
      RCC->CFGR |= RCC_CFGR_SW_PLL;
 801260a:	6893      	ldr	r3, [r2, #8]
 801260c:	f043 0002 	orr.w	r0, r3, #2
 8012610:	6090      	str	r0, [r2, #8]

      /* Wait till the main PLL is used as system clock source */
      while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8012612:	4a10      	ldr	r2, [pc, #64]	; (8012654 <MIOS32_SYS_Init+0x118>)
 8012614:	6891      	ldr	r1, [r2, #8]
 8012616:	f001 030c 	and.w	r3, r1, #12
 801261a:	2b08      	cmp	r3, #8
 801261c:	d1f9      	bne.n	8012612 <MIOS32_SYS_Init+0xd6>
         configuration. User can add here some code to deal with this error */
    }
  }

  // Set the Vector Table base address as specified in .ld file (-> mios32_sys_isr_vector)
  NVIC_SetVectorTable((u32)&mios32_sys_isr_vector, 0x0);
 801261e:	2100      	movs	r1, #0
 8012620:	4811      	ldr	r0, [pc, #68]	; (8012668 <MIOS32_SYS_Init+0x12c>)
 8012622:	f002 f8c1 	bl	80147a8 <NVIC_SetVectorTable>
  NVIC_PriorityGroupConfig(MIOS32_IRQ_PRIGROUP);
 8012626:	f44f 7040 	mov.w	r0, #768	; 0x300
 801262a:	f002 f8b3 	bl	8014794 <NVIC_PriorityGroupConfig>

#ifndef MIOS32_SYS_DONT_INIT_RTC
  // initialize system clock
  mios32_sys_time_t t = { .seconds=0, .fraction_ms=0 };
 801262e:	2200      	movs	r2, #0
 8012630:	9202      	str	r2, [sp, #8]
 8012632:	9203      	str	r2, [sp, #12]
  MIOS32_SYS_TimeSet(t);
 8012634:	a904      	add	r1, sp, #16
 8012636:	e911 0003 	ldmdb	r1, {r0, r1}
 801263a:	f7ff ff41 	bl	80124c0 <MIOS32_SYS_TimeSet>
#endif

  // error during clock configuration?
  return HSEStatus == SUCCESS ? 0 : -1;
 801263e:	9b00      	ldr	r3, [sp, #0]
 8012640:	2b01      	cmp	r3, #1
 8012642:	bf14      	ite	ne
 8012644:	f04f 30ff 	movne.w	r0, #4294967295
 8012648:	2000      	moveq	r0, #0
 801264a:	e001      	b.n	8012650 <MIOS32_SYS_Init+0x114>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 801264c:	f04f 30ff 	mov.w	r0, #4294967295
  MIOS32_SYS_TimeSet(t);
#endif

  // error during clock configuration?
  return HSEStatus == SUCCESS ? 0 : -1;
}
 8012650:	b004      	add	sp, #16
 8012652:	bd10      	pop	{r4, pc}
 8012654:	40023800 	.word	0x40023800
 8012658:	24003010 	.word	0x24003010
 801265c:	40007000 	.word	0x40007000
 8012660:	07405408 	.word	0x07405408
 8012664:	40023c00 	.word	0x40023c00
 8012668:	08004000 	.word	0x08004000

0801266c <MIOS32_IRQ_Disable>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Disable(void)
{
  // get current priority if nested level == 0
  if( !nested_ctr ) {
 801266c:	4b07      	ldr	r3, [pc, #28]	; (801268c <MIOS32_IRQ_Disable+0x20>)
 801266e:	681a      	ldr	r2, [r3, #0]
 8012670:	b91a      	cbnz	r2, 801267a <MIOS32_IRQ_Disable+0xe>
    __asm volatile (			   \
 8012672:	f3ef 8110 	mrs	r1, PRIMASK
 8012676:	4806      	ldr	r0, [pc, #24]	; (8012690 <MIOS32_IRQ_Disable+0x24>)
 8012678:	6001      	str	r1, [r0, #0]
		    : "=r" (prev_primask)  \
		    );
  }

  // disable interrupts
  __asm volatile ( \
 801267a:	f04f 0001 	mov.w	r0, #1
 801267e:	f380 8810 	msr	PRIMASK, r0
		  "	mov r0, #1     \n" \
		  "	msr primask, r0\n" \
		  :::"r0"	 \
		  );

  ++nested_ctr;
 8012682:	681a      	ldr	r2, [r3, #0]
 8012684:	1c51      	adds	r1, r2, #1
 8012686:	6019      	str	r1, [r3, #0]

  return 0; // no error
}
 8012688:	2000      	movs	r0, #0
 801268a:	4770      	bx	lr
 801268c:	200001e8 	.word	0x200001e8
 8012690:	200001e4 	.word	0x200001e4

08012694 <MIOS32_IRQ_Enable>:
//! \return -1 on nesting errors (MIOS32_IRQ_Disable() hasn't been called before)
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Enable(void)
{
  // check for nesting error
  if( nested_ctr == 0 )
 8012694:	4a07      	ldr	r2, [pc, #28]	; (80126b4 <MIOS32_IRQ_Enable+0x20>)
 8012696:	6813      	ldr	r3, [r2, #0]
 8012698:	b13b      	cbz	r3, 80126aa <MIOS32_IRQ_Enable+0x16>
    return -1; // nesting error

  // decrease nesting level
  --nested_ctr;
 801269a:	1e58      	subs	r0, r3, #1
 801269c:	6010      	str	r0, [r2, #0]

  // set back previous priority once nested level reached 0 again
  if( nested_ctr == 0 ) {
 801269e:	b938      	cbnz	r0, 80126b0 <MIOS32_IRQ_Enable+0x1c>
    __asm volatile ( \
 80126a0:	4905      	ldr	r1, [pc, #20]	; (80126b8 <MIOS32_IRQ_Enable+0x24>)
 80126a2:	680a      	ldr	r2, [r1, #0]
 80126a4:	f382 8810 	msr	PRIMASK, r2
 80126a8:	e002      	b.n	80126b0 <MIOS32_IRQ_Enable+0x1c>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Enable(void)
{
  // check for nesting error
  if( nested_ctr == 0 )
    return -1; // nesting error
 80126aa:	f04f 30ff 	mov.w	r0, #4294967295
 80126ae:	4770      	bx	lr
		    "	msr primask, %0\n" \
		    :: "r" (prev_primask)  \
		    );
  }

  return 0; // no error
 80126b0:	2000      	movs	r0, #0
}
 80126b2:	4770      	bx	lr
 80126b4:	200001e8 	.word	0x200001e8
 80126b8:	200001e4 	.word	0x200001e4

080126bc <MIOS32_IRQ_Install>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Install(u8 IRQn, u8 priority)
{
  // no check for IRQn as it's device dependent

  if( priority >= 16 )
 80126bc:	290f      	cmp	r1, #15
 80126be:	d81c      	bhi.n	80126fa <MIOS32_IRQ_Install+0x3e>
    return -1; // invalid priority

  u32 tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700)) >> 8;
 80126c0:	4b0f      	ldr	r3, [pc, #60]	; (8012700 <MIOS32_IRQ_Install+0x44>)
 80126c2:	68da      	ldr	r2, [r3, #12]
 80126c4:	43d3      	mvns	r3, r2
 80126c6:	f3c3 2202 	ubfx	r2, r3, #8, #3
  u32 tmppre = (4 - tmppriority);
 80126ca:	f1c2 0304 	rsb	r3, r2, #4
  tmppriority = priority << tmppre;
 80126ce:	fa01 f103 	lsl.w	r1, r1, r3
  tmppriority = tmppriority << 4;
 80126d2:	0109      	lsls	r1, r1, #4
  NVIC->IP[IRQn] = tmppriority;
 80126d4:	f100 4360 	add.w	r3, r0, #3758096384	; 0xe0000000
 80126d8:	b2ca      	uxtb	r2, r1
 80126da:	f503 4161 	add.w	r1, r3, #57600	; 0xe100
    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80126de:	2301      	movs	r3, #1
 80126e0:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
 80126e4:	b242      	sxtb	r2, r0
 80126e6:	f000 001f 	and.w	r0, r0, #31
 80126ea:	0951      	lsrs	r1, r2, #5
 80126ec:	fa03 f200 	lsl.w	r2, r3, r0
 80126f0:	4804      	ldr	r0, [pc, #16]	; (8012704 <MIOS32_IRQ_Install+0x48>)
 80126f2:	f840 2021 	str.w	r2, [r0, r1, lsl #2]

  NVIC_EnableIRQ(IRQn);

  return 0; // no error
 80126f6:	2000      	movs	r0, #0
 80126f8:	4770      	bx	lr
s32 MIOS32_IRQ_Install(u8 IRQn, u8 priority)
{
  // no check for IRQn as it's device dependent

  if( priority >= 16 )
    return -1; // invalid priority
 80126fa:	f04f 30ff 	mov.w	r0, #4294967295
  NVIC->IP[IRQn] = tmppriority;

  NVIC_EnableIRQ(IRQn);

  return 0; // no error
}
 80126fe:	4770      	bx	lr
 8012700:	e000ed00 	.word	0xe000ed00
 8012704:	e000e100 	.word	0xe000e100

08012708 <MIOS32_SPI_IO_Init>:
//! \return -1 if disabled SPI port selected
//! \return -2 if unsupported SPI port selected
//! \return -3 if unsupported pin driver mode
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_IO_Init(u8 spi, mios32_spi_pin_driver_t spi_pin_driver)
{
 8012708:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801270c:	4605      	mov	r5, r0
 801270e:	460c      	mov	r4, r1
  // init GPIO structure
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 8012710:	4668      	mov	r0, sp
 8012712:	f002 f902 	bl	801491a <GPIO_StructInit>

  // select pin driver and output mode
  u8 slave = 0;
  switch( spi_pin_driver ) {
 8012716:	2c07      	cmp	r4, #7
 8012718:	f200 8128 	bhi.w	801296c <MIOS32_SPI_IO_Init+0x264>
 801271c:	e8df f004 	tbb	[pc, r4]
 8012720:	0406080a 	.word	0x0406080a
 8012724:	1a15120c 	.word	0x1a15120c
  // init GPIO structure
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  // select pin driver and output mode
  u8 slave = 0;
 8012728:	2400      	movs	r4, #0
 801272a:	e014      	b.n	8012756 <MIOS32_SPI_IO_Init+0x4e>
 801272c:	2400      	movs	r4, #0
 801272e:	e00d      	b.n	801274c <MIOS32_SPI_IO_Init+0x44>
 8012730:	2400      	movs	r4, #0
 8012732:	e008      	b.n	8012746 <MIOS32_SPI_IO_Init+0x3e>
 8012734:	2400      	movs	r4, #0
 8012736:	e000      	b.n	801273a <MIOS32_SPI_IO_Init+0x32>
  switch( spi_pin_driver ) {
    case MIOS32_SPI_PIN_SLAVE_DRIVER_STRONG:
      slave = 1;
 8012738:	2401      	movs	r4, #1
    case MIOS32_SPI_PIN_DRIVER_STRONG:
      GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 801273a:	2102      	movs	r1, #2
 801273c:	f88d 1005 	strb.w	r1, [sp, #5]
      GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8012740:	2000      	movs	r0, #0
 8012742:	e00c      	b.n	801275e <MIOS32_SPI_IO_Init+0x56>
      break;

    case MIOS32_SPI_PIN_SLAVE_DRIVER_STRONG_OD:
      slave = 1;
 8012744:	2401      	movs	r4, #1
    case MIOS32_SPI_PIN_DRIVER_STRONG_OD:
      GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8012746:	2302      	movs	r3, #2
 8012748:	e006      	b.n	8012758 <MIOS32_SPI_IO_Init+0x50>
      GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
      break;

    case MIOS32_SPI_PIN_SLAVE_DRIVER_WEAK:
      slave = 1;
 801274a:	2401      	movs	r4, #1
    case MIOS32_SPI_PIN_DRIVER_WEAK:
      GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 801274c:	2000      	movs	r0, #0
 801274e:	f88d 0005 	strb.w	r0, [sp, #5]
 8012752:	e004      	b.n	801275e <MIOS32_SPI_IO_Init+0x56>
      GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
      break;

    case MIOS32_SPI_PIN_SLAVE_DRIVER_WEAK_OD:
      slave = 1;
 8012754:	2401      	movs	r4, #1
    case MIOS32_SPI_PIN_DRIVER_WEAK_OD:
      GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8012756:	2300      	movs	r3, #0
 8012758:	f88d 3005 	strb.w	r3, [sp, #5]
      GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 801275c:	2001      	movs	r0, #1

    default:
      return -3; // unsupported pin driver mode
  }

  switch( spi ) {
 801275e:	2d01      	cmp	r5, #1

    case MIOS32_SPI_PIN_SLAVE_DRIVER_WEAK_OD:
      slave = 1;
    case MIOS32_SPI_PIN_DRIVER_WEAK_OD:
      GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
      GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012760:	f88d 0006 	strb.w	r0, [sp, #6]

    default:
      return -3; // unsupported pin driver mode
  }

  switch( spi ) {
 8012764:	d04b      	beq.n	80127fe <MIOS32_SPI_IO_Init+0xf6>
 8012766:	d303      	bcc.n	8012770 <MIOS32_SPI_IO_Init+0x68>
 8012768:	2d02      	cmp	r5, #2
 801276a:	f040 80fc 	bne.w	8012966 <MIOS32_SPI_IO_Init+0x25e>
 801276e:	e09f      	b.n	80128b0 <MIOS32_SPI_IO_Init+0x1a8>
#ifdef MIOS32_DONT_USE_SPI0
      return -1; // disabled SPI port
#else
      MIOS32_SPI0_RCLK1_AF;
      MIOS32_SPI0_RCLK2_AF;
      MIOS32_SPI0_SCLK_AF;
 8012770:	2105      	movs	r1, #5
 8012772:	460a      	mov	r2, r1
 8012774:	487f      	ldr	r0, [pc, #508]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
 8012776:	f002 f8dd 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI0_MISO_AF;
 801277a:	487e      	ldr	r0, [pc, #504]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
 801277c:	2106      	movs	r1, #6
 801277e:	2205      	movs	r2, #5
 8012780:	f002 f8d8 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI0_MOSI_AF;
 8012784:	487b      	ldr	r0, [pc, #492]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
 8012786:	2107      	movs	r1, #7
 8012788:	2205      	movs	r2, #5
 801278a:	f002 f8d3 	bl	8014934 <GPIO_PinAFConfig>

      if( slave ) {
 801278e:	2c00      	cmp	r4, #0
 8012790:	f040 80ec 	bne.w	801296c <MIOS32_SPI_IO_Init+0x264>
	GPIO_Init(MIOS32_SPI0_MISO_PORT, &GPIO_InitStructure);
#endif
      } else {
	// SCLK and DOUT are outputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_SCLK_PIN;
 8012794:	ad02      	add	r5, sp, #8
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MISO_PIN;
	GPIO_Init(MIOS32_SPI0_MISO_PORT, &GPIO_InitStructure);
#endif
      } else {
	// SCLK and DOUT are outputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8012796:	2702      	movs	r7, #2
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_SCLK_PIN;
 8012798:	2620      	movs	r6, #32
	GPIO_Init(MIOS32_SPI0_SCLK_PORT, &GPIO_InitStructure);
 801279a:	4876      	ldr	r0, [pc, #472]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
	GPIO_Init(MIOS32_SPI0_MISO_PORT, &GPIO_InitStructure);
#endif
      } else {
	// SCLK and DOUT are outputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_SCLK_PIN;
 801279c:	f845 6d08 	str.w	r6, [r5, #-8]!
	GPIO_Init(MIOS32_SPI0_SCLK_PORT, &GPIO_InitStructure);
 80127a0:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MISO_PIN;
	GPIO_Init(MIOS32_SPI0_MISO_PORT, &GPIO_InitStructure);
#endif
      } else {
	// SCLK and DOUT are outputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80127a2:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_SCLK_PIN;
	GPIO_Init(MIOS32_SPI0_SCLK_PORT, &GPIO_InitStructure);
 80127a6:	f002 f86b 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MOSI_PIN;
 80127aa:	2180      	movs	r1, #128	; 0x80
 80127ac:	9100      	str	r1, [sp, #0]
	GPIO_Init(MIOS32_SPI0_MOSI_PORT, &GPIO_InitStructure);
 80127ae:	4871      	ldr	r0, [pc, #452]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
	GPIO_Init(MIOS32_SPI0_RCLK2_PORT, &GPIO_InitStructure);

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
	// set RE3=1 to ensure that the on-board MEMs is disabled
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
	GPIO_Init(GPIOE, &GPIO_InitStructure);	
 80127b0:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8012980 <MIOS32_SPI_IO_Init+0x278>
	// SCLK and DOUT are outputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_SCLK_PIN;
	GPIO_Init(MIOS32_SPI0_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MOSI_PIN;
	GPIO_Init(MIOS32_SPI0_MOSI_PORT, &GPIO_InitStructure);
 80127b4:	4669      	mov	r1, sp
 80127b6:	f002 f863 	bl	8014880 <GPIO_Init>
    
	// RCLK outputs assigned to GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80127ba:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK1_PIN;
 80127bc:	2204      	movs	r2, #4
	GPIO_Init(MIOS32_SPI0_RCLK1_PORT, &GPIO_InitStructure);
 80127be:	486e      	ldr	r0, [pc, #440]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MOSI_PIN;
	GPIO_Init(MIOS32_SPI0_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK outputs assigned to GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK1_PIN;
 80127c0:	9200      	str	r2, [sp, #0]
	GPIO_Init(MIOS32_SPI0_RCLK1_PORT, &GPIO_InitStructure);
 80127c2:	4669      	mov	r1, sp
	GPIO_Init(MIOS32_SPI0_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MOSI_PIN;
	GPIO_Init(MIOS32_SPI0_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK outputs assigned to GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80127c4:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI0_RCLK1_PORT, &GPIO_InitStructure);
 80127c8:	f002 f85a 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK2_PIN;
 80127cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
	GPIO_Init(MIOS32_SPI0_RCLK2_PORT, &GPIO_InitStructure);
 80127d0:	486a      	ldr	r0, [pc, #424]	; (801297c <MIOS32_SPI_IO_Init+0x274>)
    
	// RCLK outputs assigned to GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI0_RCLK1_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK2_PIN;
 80127d2:	9300      	str	r3, [sp, #0]
	GPIO_Init(MIOS32_SPI0_RCLK2_PORT, &GPIO_InitStructure);
 80127d4:	4669      	mov	r1, sp
 80127d6:	f002 f853 	bl	8014880 <GPIO_Init>

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
	// set RE3=1 to ensure that the on-board MEMs is disabled
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 80127da:	f04f 0908 	mov.w	r9, #8
	GPIO_Init(GPIOE, &GPIO_InitStructure);	
 80127de:	4640      	mov	r0, r8
 80127e0:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_RCLK2_PIN;
	GPIO_Init(MIOS32_SPI0_RCLK2_PORT, &GPIO_InitStructure);

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
	// set RE3=1 to ensure that the on-board MEMs is disabled
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 80127e2:	f8cd 9000 	str.w	r9, [sp]
	GPIO_Init(GPIOE, &GPIO_InitStructure);	
 80127e6:	f002 f84b 	bl	8014880 <GPIO_Init>
#endif
    
	// DIN is input with pull-up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MISO_PIN;
 80127ea:	2040      	movs	r0, #64	; 0x40

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
	// set RE3=1 to ensure that the on-board MEMs is disabled
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
	GPIO_Init(GPIOE, &GPIO_InitStructure);	
	MIOS32_SYS_STM_PINSET_1(GPIOE, GPIO_Pin_3);
 80127ec:	f8a8 9018 	strh.w	r9, [r8, #24]
#endif
    
	// DIN is input with pull-up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MISO_PIN;
 80127f0:	9000      	str	r0, [sp, #0]
#else
# warning "Please doublecheck if RE3 has to be set to 1 to disable MEMs"
#endif
    
	// DIN is input with pull-up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80127f2:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80127f6:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI0_MISO_PIN;
	GPIO_Init(MIOS32_SPI0_MISO_PORT, &GPIO_InitStructure);
 80127fa:	485e      	ldr	r0, [pc, #376]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
 80127fc:	e090      	b.n	8012920 <MIOS32_SPI_IO_Init+0x218>

    case 1:
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      MIOS32_SPI1_RCLK1_AF;
 80127fe:	485e      	ldr	r0, [pc, #376]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012800:	210c      	movs	r1, #12
 8012802:	2205      	movs	r2, #5
 8012804:	f002 f896 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI1_RCLK2_AF;
      MIOS32_SPI1_SCLK_AF;
 8012808:	485b      	ldr	r0, [pc, #364]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 801280a:	210d      	movs	r1, #13
 801280c:	2205      	movs	r2, #5
 801280e:	f002 f891 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI1_MISO_AF;
 8012812:	4859      	ldr	r0, [pc, #356]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012814:	210e      	movs	r1, #14
 8012816:	2205      	movs	r2, #5
 8012818:	f002 f88c 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI1_MOSI_AF;
 801281c:	4856      	ldr	r0, [pc, #344]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 801281e:	210f      	movs	r1, #15
 8012820:	2205      	movs	r2, #5
 8012822:	f002 f887 	bl	8014934 <GPIO_PinAFConfig>
 8012826:	2602      	movs	r6, #2
 8012828:	f44f 5100 	mov.w	r1, #8192	; 0x2000

      if( slave ) {
	// SCLK and DOUT are inputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_SCLK_PIN;
 801282c:	9100      	str	r1, [sp, #0]
      MIOS32_SPI1_MISO_AF;
      MIOS32_SPI1_MOSI_AF;

      if( slave ) {
	// SCLK and DOUT are inputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 801282e:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_SCLK_PIN;
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
 8012832:	4851      	ldr	r0, [pc, #324]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012834:	4669      	mov	r1, sp
      MIOS32_SPI1_RCLK2_AF;
      MIOS32_SPI1_SCLK_AF;
      MIOS32_SPI1_MISO_AF;
      MIOS32_SPI1_MOSI_AF;

      if( slave ) {
 8012836:	b1dc      	cbz	r4, 8012870 <MIOS32_SPI_IO_Init+0x168>
	// SCLK and DOUT are inputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_SCLK_PIN;
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
 8012838:	f002 f822 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
 801283c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8012840:	9100      	str	r1, [sp, #0]
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
 8012842:	484d      	ldr	r0, [pc, #308]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012844:	4669      	mov	r1, sp
 8012846:	f002 f81b 	bl	8014880 <GPIO_Init>
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
 801284a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 801284e:	484a      	ldr	r0, [pc, #296]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
 8012850:	9200      	str	r2, [sp, #0]
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 8012852:	4669      	mov	r1, sp
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8012854:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 8012858:	f002 f812 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK2_PIN;
 801285c:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_Init(MIOS32_SPI1_RCLK2_PORT, &GPIO_InitStructure);
 8012860:	4846      	ldr	r0, [pc, #280]	; (801297c <MIOS32_SPI_IO_Init+0x274>)
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK2_PIN;
 8012862:	9300      	str	r3, [sp, #0]
	GPIO_Init(MIOS32_SPI1_RCLK2_PORT, &GPIO_InitStructure);
 8012864:	4669      	mov	r1, sp
 8012866:	f002 f80b 	bl	8014880 <GPIO_Init>

	// DOUT is output assigned to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 801286a:	f88d 6004 	strb.w	r6, [sp, #4]
 801286e:	e01c      	b.n	80128aa <MIOS32_SPI_IO_Init+0x1a2>
	GPIO_Init(MIOS32_SPI1_MISO_PORT, &GPIO_InitStructure);    
      } else {
	// SCLK and DIN are inputs
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_SCLK_PIN;
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
 8012870:	f002 f806 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
 8012874:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
 8012878:	483f      	ldr	r0, [pc, #252]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
      } else {
	// SCLK and DIN are inputs
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_SCLK_PIN;
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
 801287a:	9200      	str	r2, [sp, #0]
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
 801287c:	4669      	mov	r1, sp
 801287e:	f001 ffff 	bl	8014880 <GPIO_Init>
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
 8012882:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 8012886:	483c      	ldr	r0, [pc, #240]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
 8012888:	9300      	str	r3, [sp, #0]
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 801288a:	4669      	mov	r1, sp
	GPIO_Init(MIOS32_SPI1_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MOSI_PIN;
	GPIO_Init(MIOS32_SPI1_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 801288c:	f88d 5004 	strb.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI1_RCLK1_PORT, &GPIO_InitStructure);
 8012890:	f001 fff6 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_RCLK2_PIN;
 8012894:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8012898:	9000      	str	r0, [sp, #0]
	GPIO_Init(MIOS32_SPI1_RCLK2_PORT, &GPIO_InitStructure);
 801289a:	4669      	mov	r1, sp
 801289c:	4837      	ldr	r0, [pc, #220]	; (801297c <MIOS32_SPI_IO_Init+0x274>)
 801289e:	f001 ffef 	bl	8014880 <GPIO_Init>
    
	// DIN is input with pull-up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80128a2:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80128a6:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI1_MISO_PIN;
 80128aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80128ae:	e035      	b.n	801291c <MIOS32_SPI_IO_Init+0x214>

    case 2:
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      MIOS32_SPI2_RCLK1_AF;
 80128b0:	4830      	ldr	r0, [pc, #192]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
 80128b2:	210f      	movs	r1, #15
 80128b4:	2206      	movs	r2, #6
 80128b6:	f002 f83d 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI2_RCLK2_AF;
      MIOS32_SPI2_SCLK_AF;
 80128ba:	482f      	ldr	r0, [pc, #188]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 80128bc:	2103      	movs	r1, #3
 80128be:	2206      	movs	r2, #6
 80128c0:	f002 f838 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI2_MISO_AF;
 80128c4:	482c      	ldr	r0, [pc, #176]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 80128c6:	2104      	movs	r1, #4
 80128c8:	2206      	movs	r2, #6
 80128ca:	f002 f833 	bl	8014934 <GPIO_PinAFConfig>
      MIOS32_SPI2_MOSI_AF;
 80128ce:	482a      	ldr	r0, [pc, #168]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 80128d0:	2105      	movs	r1, #5
 80128d2:	2206      	movs	r2, #6
 80128d4:	f002 f82e 	bl	8014934 <GPIO_PinAFConfig>
 80128d8:	2208      	movs	r2, #8

      if( slave ) {
	// SCLK and DOUT are inputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80128da:	f88d 5004 	strb.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_SCLK_PIN;
 80128de:	9200      	str	r2, [sp, #0]
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
 80128e0:	4825      	ldr	r0, [pc, #148]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 80128e2:	4669      	mov	r1, sp
      MIOS32_SPI2_RCLK2_AF;
      MIOS32_SPI2_SCLK_AF;
      MIOS32_SPI2_MISO_AF;
      MIOS32_SPI2_MOSI_AF;

      if( slave ) {
 80128e4:	b30c      	cbz	r4, 801292a <MIOS32_SPI_IO_Init+0x222>
	// SCLK and DOUT are inputs assigned to alternate functions
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_SCLK_PIN;
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
 80128e6:	f001 ffcb 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
 80128ea:	2120      	movs	r1, #32
 80128ec:	9100      	str	r1, [sp, #0]
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
 80128ee:	4822      	ldr	r0, [pc, #136]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 80128f0:	4669      	mov	r1, sp
 80128f2:	f001 ffc5 	bl	8014880 <GPIO_Init>
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
 80128f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 80128fa:	481e      	ldr	r0, [pc, #120]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
 80128fc:	9200      	str	r2, [sp, #0]
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 80128fe:	4669      	mov	r1, sp
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8012900:	f88d 5004 	strb.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 8012904:	f001 ffbc 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK2_PIN;
 8012908:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_Init(MIOS32_SPI2_RCLK2_PORT, &GPIO_InitStructure);
 801290c:	481a      	ldr	r0, [pc, #104]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK2_PIN;
 801290e:	9300      	str	r3, [sp, #0]
	GPIO_Init(MIOS32_SPI2_RCLK2_PORT, &GPIO_InitStructure);
 8012910:	4669      	mov	r1, sp
 8012912:	f001 ffb5 	bl	8014880 <GPIO_Init>

	// DOUT is output assigned to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8012916:	f88d 5004 	strb.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MISO_PIN;
 801291a:	2010      	movs	r0, #16
 801291c:	9000      	str	r0, [sp, #0]
	GPIO_Init(MIOS32_SPI2_MISO_PORT, &GPIO_InitStructure);    
 801291e:	4816      	ldr	r0, [pc, #88]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012920:	4669      	mov	r1, sp
 8012922:	f001 ffad 	bl	8014880 <GPIO_Init>

    default:
      return -2; // unsupported SPI port
  }

  return 0; // no error
 8012926:	2000      	movs	r0, #0
 8012928:	e022      	b.n	8012970 <MIOS32_SPI_IO_Init+0x268>
	GPIO_Init(MIOS32_SPI2_MISO_PORT, &GPIO_InitStructure);    
      } else {
	// SCLK and DIN are inputs
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_SCLK_PIN;
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
 801292a:	f001 ffa9 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
 801292e:	2620      	movs	r6, #32
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
 8012930:	4811      	ldr	r0, [pc, #68]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
      } else {
	// SCLK and DIN are inputs
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_SCLK_PIN;
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
 8012932:	9600      	str	r6, [sp, #0]
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
 8012934:	4669      	mov	r1, sp
 8012936:	f001 ffa3 	bl	8014880 <GPIO_Init>
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 801293a:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
 801293c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 8012940:	480c      	ldr	r0, [pc, #48]	; (8012974 <MIOS32_SPI_IO_Init+0x26c>)
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
 8012942:	9300      	str	r3, [sp, #0]
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 8012944:	4669      	mov	r1, sp
	GPIO_Init(MIOS32_SPI2_SCLK_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_MOSI_PIN;
	GPIO_Init(MIOS32_SPI2_MOSI_PORT, &GPIO_InitStructure);
    
	// RCLK (resp. CS) are configured as inputs as well
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012946:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK1_PIN;
	GPIO_Init(MIOS32_SPI2_RCLK1_PORT, &GPIO_InitStructure);
 801294a:	f001 ff99 	bl	8014880 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin  = MIOS32_SPI2_RCLK2_PIN;
 801294e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8012952:	9000      	str	r0, [sp, #0]
	GPIO_Init(MIOS32_SPI2_RCLK2_PORT, &GPIO_InitStructure);
 8012954:	4669      	mov	r1, sp
 8012956:	4808      	ldr	r0, [pc, #32]	; (8012978 <MIOS32_SPI_IO_Init+0x270>)
 8012958:	f001 ff92 	bl	8014880 <GPIO_Init>
    
	// DIN is input with pull-up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 801295c:	f88d 5004 	strb.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8012960:	f88d 6007 	strb.w	r6, [sp, #7]
 8012964:	e7d9      	b.n	801291a <MIOS32_SPI_IO_Init+0x212>

      break;
#endif

    default:
      return -2; // unsupported SPI port
 8012966:	f06f 0001 	mvn.w	r0, #1
 801296a:	e001      	b.n	8012970 <MIOS32_SPI_IO_Init+0x268>
      MIOS32_SPI0_MISO_AF;
      MIOS32_SPI0_MOSI_AF;

      if( slave ) {
#if 1
	return -3; // slave mode not supported for this pin
 801296c:	f06f 0002 	mvn.w	r0, #2
    default:
      return -2; // unsupported SPI port
  }

  return 0; // no error
}
 8012970:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8012974:	40020000 	.word	0x40020000
 8012978:	40020400 	.word	0x40020400
 801297c:	40020c00 	.word	0x40020c00
 8012980:	40021000 	.word	0x40021000

08012984 <MIOS32_SPI_RC_PinSet>:
//! \return -2 if unsupported SPI port selected
//! \return -3 if unsupported RCx pin selected
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_RC_PinSet(u8 spi, u8 rc_pin, u8 pin_value)
{
  switch( spi ) {
 8012984:	2801      	cmp	r0, #1
 8012986:	d00d      	beq.n	80129a4 <MIOS32_SPI_RC_PinSet+0x20>
 8012988:	d302      	bcc.n	8012990 <MIOS32_SPI_RC_PinSet+0xc>
 801298a:	2802      	cmp	r0, #2
 801298c:	d12a      	bne.n	80129e4 <MIOS32_SPI_RC_PinSet+0x60>
 801298e:	e014      	b.n	80129ba <MIOS32_SPI_RC_PinSet+0x36>
  case 0:
#ifdef MIOS32_DONT_USE_SPI0
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
 8012990:	b129      	cbz	r1, 801299e <MIOS32_SPI_RC_PinSet+0x1a>
 8012992:	2901      	cmp	r1, #1
 8012994:	d129      	bne.n	80129ea <MIOS32_SPI_RC_PinSet+0x66>
 8012996:	4b16      	ldr	r3, [pc, #88]	; (80129f0 <MIOS32_SPI_RC_PinSet+0x6c>)
 8012998:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801299c:	e01c      	b.n	80129d8 <MIOS32_SPI_RC_PinSet+0x54>
 801299e:	4b15      	ldr	r3, [pc, #84]	; (80129f4 <MIOS32_SPI_RC_PinSet+0x70>)
 80129a0:	2004      	movs	r0, #4
 80129a2:	e014      	b.n	80129ce <MIOS32_SPI_RC_PinSet+0x4a>

  case 1:
#ifdef MIOS32_DONT_USE_SPI1
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
 80129a4:	b129      	cbz	r1, 80129b2 <MIOS32_SPI_RC_PinSet+0x2e>
 80129a6:	2901      	cmp	r1, #1
 80129a8:	d11f      	bne.n	80129ea <MIOS32_SPI_RC_PinSet+0x66>
 80129aa:	4b11      	ldr	r3, [pc, #68]	; (80129f0 <MIOS32_SPI_RC_PinSet+0x6c>)
 80129ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80129b0:	e012      	b.n	80129d8 <MIOS32_SPI_RC_PinSet+0x54>
 80129b2:	4b10      	ldr	r3, [pc, #64]	; (80129f4 <MIOS32_SPI_RC_PinSet+0x70>)
 80129b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80129b8:	e009      	b.n	80129ce <MIOS32_SPI_RC_PinSet+0x4a>

  case 2:
#ifdef MIOS32_DONT_USE_SPI2
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
 80129ba:	b129      	cbz	r1, 80129c8 <MIOS32_SPI_RC_PinSet+0x44>
 80129bc:	2901      	cmp	r1, #1
 80129be:	d114      	bne.n	80129ea <MIOS32_SPI_RC_PinSet+0x66>
 80129c0:	4b0c      	ldr	r3, [pc, #48]	; (80129f4 <MIOS32_SPI_RC_PinSet+0x70>)
 80129c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80129c6:	e007      	b.n	80129d8 <MIOS32_SPI_RC_PinSet+0x54>
 80129c8:	4b0b      	ldr	r3, [pc, #44]	; (80129f8 <MIOS32_SPI_RC_PinSet+0x74>)
 80129ca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
 80129ce:	b10a      	cbz	r2, 80129d4 <MIOS32_SPI_RC_PinSet+0x50>
 80129d0:	8318      	strh	r0, [r3, #24]
 80129d2:	e003      	b.n	80129dc <MIOS32_SPI_RC_PinSet+0x58>
 80129d4:	8358      	strh	r0, [r3, #26]
 80129d6:	e001      	b.n	80129dc <MIOS32_SPI_RC_PinSet+0x58>
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK2_PORT, MIOS32_SPI2_RCLK2_PIN, pin_value); break;
 80129d8:	b112      	cbz	r2, 80129e0 <MIOS32_SPI_RC_PinSet+0x5c>
 80129da:	8319      	strh	r1, [r3, #24]

  default:
    return -2; // unsupported SPI port
  }

  return 0; // no error
 80129dc:	2000      	movs	r0, #0
 80129de:	4770      	bx	lr
#ifdef MIOS32_DONT_USE_SPI2
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK2_PORT, MIOS32_SPI2_RCLK2_PIN, pin_value); break;
 80129e0:	8359      	strh	r1, [r3, #26]
 80129e2:	e7fb      	b.n	80129dc <MIOS32_SPI_RC_PinSet+0x58>
    }
    break;
#endif

  default:
    return -2; // unsupported SPI port
 80129e4:	f06f 0001 	mvn.w	r0, #1
 80129e8:	4770      	bx	lr
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK2_PORT, MIOS32_SPI2_RCLK2_PIN, pin_value); break;
    default: return -3; // unsupported RC pin
 80129ea:	f06f 0002 	mvn.w	r0, #2
  default:
    return -2; // unsupported SPI port
  }

  return 0; // no error
}
 80129ee:	4770      	bx	lr
 80129f0:	40020c00 	.word	0x40020c00
 80129f4:	40020400 	.word	0x40020400
 80129f8:	40020000 	.word	0x40020000

080129fc <MIOS32_SPI_TransferByte>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferByte(u8 spi, u8 b)
{
  SPI_TypeDef *spi_ptr;

  switch( spi ) {
 80129fc:	2801      	cmp	r0, #1
 80129fe:	d006      	beq.n	8012a0e <MIOS32_SPI_TransferByte+0x12>
 8012a00:	d303      	bcc.n	8012a0a <MIOS32_SPI_TransferByte+0xe>
 8012a02:	2802      	cmp	r0, #2
 8012a04:	d116      	bne.n	8012a34 <MIOS32_SPI_TransferByte+0x38>

    case 2:
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI2_PTR;
 8012a06:	4b0d      	ldr	r3, [pc, #52]	; (8012a3c <MIOS32_SPI_TransferByte+0x40>)
      break;
 8012a08:	e002      	b.n	8012a10 <MIOS32_SPI_TransferByte+0x14>
  switch( spi ) {
    case 0:
#ifdef MIOS32_DONT_USE_SPI0
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI0_PTR;
 8012a0a:	4b0d      	ldr	r3, [pc, #52]	; (8012a40 <MIOS32_SPI_TransferByte+0x44>)
 8012a0c:	e000      	b.n	8012a10 <MIOS32_SPI_TransferByte+0x14>

    case 1:
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI1_PTR;
 8012a0e:	4b0d      	ldr	r3, [pc, #52]	; (8012a44 <MIOS32_SPI_TransferByte+0x48>)
    default:
      return -2; // unsupported SPI port
  }

  // send byte
  spi_ptr->DR = b;
 8012a10:	8199      	strh	r1, [r3, #12]

  // TK update: the dummy read above becomes obsolete since we are checking for SPI Master mode now
  // which requires a read operation as well

  // wait until SPI transfer finished
  if( spi_ptr->CR1 & SPI_Mode_Master ) {
 8012a12:	881a      	ldrh	r2, [r3, #0]
 8012a14:	f402 7082 	and.w	r0, r2, #260	; 0x104
 8012a18:	b130      	cbz	r0, 8012a28 <MIOS32_SPI_TransferByte+0x2c>
    while( spi_ptr->SR & SPI_I2S_FLAG_BSY );
 8012a1a:	891a      	ldrh	r2, [r3, #8]
 8012a1c:	f002 0080 	and.w	r0, r2, #128	; 0x80
 8012a20:	b281      	uxth	r1, r0
 8012a22:	2900      	cmp	r1, #0
 8012a24:	d1f9      	bne.n	8012a1a <MIOS32_SPI_TransferByte+0x1e>
 8012a26:	e002      	b.n	8012a2e <MIOS32_SPI_TransferByte+0x32>
  } else {
    while( !(spi_ptr->SR & SPI_I2S_FLAG_RXNE) );
 8012a28:	8919      	ldrh	r1, [r3, #8]
 8012a2a:	07ca      	lsls	r2, r1, #31
 8012a2c:	d5fc      	bpl.n	8012a28 <MIOS32_SPI_TransferByte+0x2c>
  }

  // return received byte
  return spi_ptr->DR;
 8012a2e:	899b      	ldrh	r3, [r3, #12]
 8012a30:	b298      	uxth	r0, r3
 8012a32:	4770      	bx	lr
      spi_ptr = MIOS32_SPI2_PTR;
      break;
#endif

    default:
      return -2; // unsupported SPI port
 8012a34:	f06f 0001 	mvn.w	r0, #1
    while( !(spi_ptr->SR & SPI_I2S_FLAG_RXNE) );
  }

  // return received byte
  return spi_ptr->DR;
}
 8012a38:	4770      	bx	lr
 8012a3a:	bf00      	nop
 8012a3c:	40003c00 	.word	0x40003c00
 8012a40:	40013000 	.word	0x40013000
 8012a44:	40003800 	.word	0x40003800

08012a48 <MIOS32_SPI_TransferModeInit>:
//! \return -2 if unsupported SPI port selected
//! \return -3 if invalid spi_prescaler selected
//! \return -4 if invalid spi_mode selected
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferModeInit(u8 spi, mios32_spi_mode_t spi_mode, mios32_spi_prescaler_t spi_prescaler)
{
 8012a48:	b570      	push	{r4, r5, r6, lr}
 8012a4a:	b086      	sub	sp, #24
 8012a4c:	4604      	mov	r4, r0
  // SPI configuration
  SPI_InitTypeDef SPI_InitStructure;
  SPI_InitStructure.SPI_Direction     = SPI_Direction_2Lines_FullDuplex;
  SPI_InitStructure.SPI_Mode          = SPI_Mode_Master;
 8012a4e:	f44f 7082 	mov.w	r0, #260	; 0x104
 8012a52:	f8ad 0006 	strh.w	r0, [sp, #6]
  SPI_InitStructure.SPI_DataSize      = SPI_DataSize_8b;
  SPI_InitStructure.SPI_NSS           = SPI_NSS_Soft;
 8012a56:	f44f 7000 	mov.w	r0, #512	; 0x200
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferModeInit(u8 spi, mios32_spi_mode_t spi_mode, mios32_spi_prescaler_t spi_prescaler)
{
  // SPI configuration
  SPI_InitTypeDef SPI_InitStructure;
  SPI_InitStructure.SPI_Direction     = SPI_Direction_2Lines_FullDuplex;
 8012a5a:	2300      	movs	r3, #0
  SPI_InitStructure.SPI_Mode          = SPI_Mode_Master;
  SPI_InitStructure.SPI_DataSize      = SPI_DataSize_8b;
  SPI_InitStructure.SPI_NSS           = SPI_NSS_Soft;
 8012a5c:	f8ad 000e 	strh.w	r0, [sp, #14]
  SPI_InitStructure.SPI_FirstBit      = SPI_FirstBit_MSB;
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8012a60:	2007      	movs	r0, #7
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferModeInit(u8 spi, mios32_spi_mode_t spi_mode, mios32_spi_prescaler_t spi_prescaler)
{
  // SPI configuration
  SPI_InitTypeDef SPI_InitStructure;
  SPI_InitStructure.SPI_Direction     = SPI_Direction_2Lines_FullDuplex;
 8012a62:	f8ad 3004 	strh.w	r3, [sp, #4]
  SPI_InitStructure.SPI_Mode          = SPI_Mode_Master;
  SPI_InitStructure.SPI_DataSize      = SPI_DataSize_8b;
 8012a66:	f8ad 3008 	strh.w	r3, [sp, #8]
  SPI_InitStructure.SPI_NSS           = SPI_NSS_Soft;
  SPI_InitStructure.SPI_FirstBit      = SPI_FirstBit_MSB;
 8012a6a:	f8ad 3012 	strh.w	r3, [sp, #18]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8012a6e:	f8ad 0014 	strh.w	r0, [sp, #20]

  switch( spi_mode ) {
 8012a72:	2907      	cmp	r1, #7
 8012a74:	d860      	bhi.n	8012b38 <MIOS32_SPI_TransferModeInit+0xf0>
 8012a76:	e8df f001 	tbb	[pc, r1]
 8012a7a:	1e08      	.short	0x1e08
 8012a7c:	0b041d14 	.word	0x0b041d14
 8012a80:	1910      	.short	0x1910
    case MIOS32_SPI_MODE_SLAVE_CLK0_PHASE0:
      SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 8012a82:	f8ad 3006 	strh.w	r3, [sp, #6]
      SPI_InitStructure.SPI_NSS  = SPI_NSS_Hard;
 8012a86:	f8ad 300e 	strh.w	r3, [sp, #14]
    case MIOS32_SPI_MODE_CLK0_PHASE0:
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8012a8a:	f8ad 300a 	strh.w	r3, [sp, #10]
 8012a8e:	e015      	b.n	8012abc <MIOS32_SPI_TransferModeInit+0x74>
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
      break;

    case MIOS32_SPI_MODE_SLAVE_CLK0_PHASE1:
      SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 8012a90:	f8ad 3006 	strh.w	r3, [sp, #6]
      SPI_InitStructure.SPI_NSS  = SPI_NSS_Hard;
 8012a94:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012a98:	e00d      	b.n	8012ab6 <MIOS32_SPI_TransferModeInit+0x6e>
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
      break;

    case MIOS32_SPI_MODE_SLAVE_CLK1_PHASE0:
      SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 8012a9a:	f8ad 3006 	strh.w	r3, [sp, #6]
      SPI_InitStructure.SPI_NSS  = SPI_NSS_Hard;
 8012a9e:	f8ad 300e 	strh.w	r3, [sp, #14]
    case MIOS32_SPI_MODE_CLK1_PHASE0:
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8012aa2:	2302      	movs	r3, #2
 8012aa4:	f8ad 300a 	strh.w	r3, [sp, #10]
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	e007      	b.n	8012abc <MIOS32_SPI_TransferModeInit+0x74>
      break;

    case MIOS32_SPI_MODE_SLAVE_CLK1_PHASE1:
      SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 8012aac:	f8ad 3006 	strh.w	r3, [sp, #6]
      SPI_InitStructure.SPI_NSS  = SPI_NSS_Hard;
 8012ab0:	f8ad 300e 	strh.w	r3, [sp, #14]
    case MIOS32_SPI_MODE_CLK1_PHASE1:
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8012ab4:	2302      	movs	r3, #2
 8012ab6:	f8ad 300a 	strh.w	r3, [sp, #10]
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8012aba:	2301      	movs	r3, #1
      break;
    default:
      return -4; // invalid SPI clock/phase mode
  }

  if( spi_prescaler >= 8 )
 8012abc:	2a07      	cmp	r2, #7
    case MIOS32_SPI_MODE_SLAVE_CLK1_PHASE1:
      SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
      SPI_InitStructure.SPI_NSS  = SPI_NSS_Hard;
    case MIOS32_SPI_MODE_CLK1_PHASE1:
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8012abe:	f8ad 300c 	strh.w	r3, [sp, #12]
      break;
    default:
      return -4; // invalid SPI clock/phase mode
  }

  if( spi_prescaler >= 8 )
 8012ac2:	d83f      	bhi.n	8012b44 <MIOS32_SPI_TransferModeInit+0xfc>
    return -3; // invalid prescaler selected

  switch( spi ) {
 8012ac4:	2c01      	cmp	r4, #1
 8012ac6:	d01d      	beq.n	8012b04 <MIOS32_SPI_TransferModeInit+0xbc>
 8012ac8:	d303      	bcc.n	8012ad2 <MIOS32_SPI_TransferModeInit+0x8a>
 8012aca:	2c02      	cmp	r4, #2
 8012acc:	d137      	bne.n	8012b3e <MIOS32_SPI_TransferModeInit+0xf6>

    case 2: {
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      u16 prev_cr1 = MIOS32_SPI2_PTR->CR1;
 8012ace:	4d1f      	ldr	r5, [pc, #124]	; (8012b4c <MIOS32_SPI_TransferModeInit+0x104>)
 8012ad0:	e019      	b.n	8012b06 <MIOS32_SPI_TransferModeInit+0xbe>
  switch( spi ) {
    case 0: {
#ifdef MIOS32_DONT_USE_SPI0
      return -1; // disabled SPI port
#else
      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Slave ) {
 8012ad2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8012ad6:	2900      	cmp	r1, #0
 8012ad8:	d034      	beq.n	8012b44 <MIOS32_SPI_TransferModeInit+0xfc>
	return -3; // slave mode not supported for this SPI
      }
      u16 prev_cr1 = MIOS32_SPI0_PTR->CR1;
 8012ada:	4c1d      	ldr	r4, [pc, #116]	; (8012b50 <MIOS32_SPI_TransferModeInit+0x108>)
      SPI_InitStructure.SPI_BaudRatePrescaler = ((u16)spi_prescaler&7) << 3;
 8012adc:	00d2      	lsls	r2, r2, #3
      SPI_Init(MIOS32_SPI0_PTR, &SPI_InitStructure);
 8012ade:	4620      	mov	r0, r4
 8012ae0:	a901      	add	r1, sp, #4
      return -1; // disabled SPI port
#else
      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Slave ) {
	return -3; // slave mode not supported for this SPI
      }
      u16 prev_cr1 = MIOS32_SPI0_PTR->CR1;
 8012ae2:	8825      	ldrh	r5, [r4, #0]
      SPI_InitStructure.SPI_BaudRatePrescaler = ((u16)spi_prescaler&7) << 3;
 8012ae4:	f8ad 2010 	strh.w	r2, [sp, #16]
      SPI_Init(MIOS32_SPI0_PTR, &SPI_InitStructure);
 8012ae8:	f002 f8f2 	bl	8014cd0 <SPI_Init>

      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Master ) {
 8012aec:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8012af0:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
      return -1; // disabled SPI port
#else
      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Slave ) {
	return -3; // slave mode not supported for this SPI
      }
      u16 prev_cr1 = MIOS32_SPI0_PTR->CR1;
 8012af4:	b2ad      	uxth	r5, r5
      SPI_InitStructure.SPI_BaudRatePrescaler = ((u16)spi_prescaler&7) << 3;
      SPI_Init(MIOS32_SPI0_PTR, &SPI_InitStructure);

      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Master ) {
 8012af6:	d11d      	bne.n	8012b34 <MIOS32_SPI_TransferModeInit+0xec>
	if( (prev_cr1 ^ MIOS32_SPI0_PTR->CR1) & 3 ) { // CPOL and CPHA located at bit #1 and #0
 8012af8:	8823      	ldrh	r3, [r4, #0]
 8012afa:	405d      	eors	r5, r3
 8012afc:	07a8      	lsls	r0, r5, #30
 8012afe:	d019      	beq.n	8012b34 <MIOS32_SPI_TransferModeInit+0xec>
	  // clock configuration has been changed - we should send a dummy byte
	  // before the application activates chip select.
	  // this solves a dependency between SDCard and ENC28J60 driver
	  MIOS32_SPI_TransferByte(spi, 0xff);
 8012b00:	2000      	movs	r0, #0
 8012b02:	e014      	b.n	8012b2e <MIOS32_SPI_TransferModeInit+0xe6>

    case 1: {
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      u16 prev_cr1 = MIOS32_SPI1_PTR->CR1;
 8012b04:	4d13      	ldr	r5, [pc, #76]	; (8012b54 <MIOS32_SPI_TransferModeInit+0x10c>)
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      u16 prev_cr1 = MIOS32_SPI2_PTR->CR1;

      SPI_InitStructure.SPI_BaudRatePrescaler = (((u16)spi_prescaler&7)-1) << 3;
 8012b06:	1e51      	subs	r1, r2, #1
 8012b08:	00ca      	lsls	r2, r1, #3
      SPI_Init(MIOS32_SPI2_PTR, &SPI_InitStructure);
 8012b0a:	4628      	mov	r0, r5
 8012b0c:	a901      	add	r1, sp, #4

    case 2: {
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      u16 prev_cr1 = MIOS32_SPI2_PTR->CR1;
 8012b0e:	882e      	ldrh	r6, [r5, #0]

      SPI_InitStructure.SPI_BaudRatePrescaler = (((u16)spi_prescaler&7)-1) << 3;
 8012b10:	f8ad 2010 	strh.w	r2, [sp, #16]
      SPI_Init(MIOS32_SPI2_PTR, &SPI_InitStructure);
 8012b14:	f002 f8dc 	bl	8014cd0 <SPI_Init>

      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Master ) {
 8012b18:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8012b1c:	f5b0 7f82 	cmp.w	r0, #260	; 0x104

    case 2: {
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      u16 prev_cr1 = MIOS32_SPI2_PTR->CR1;
 8012b20:	b2b6      	uxth	r6, r6

      SPI_InitStructure.SPI_BaudRatePrescaler = (((u16)spi_prescaler&7)-1) << 3;
      SPI_Init(MIOS32_SPI2_PTR, &SPI_InitStructure);

      if( SPI_InitStructure.SPI_Mode == SPI_Mode_Master ) {
 8012b22:	d107      	bne.n	8012b34 <MIOS32_SPI_TransferModeInit+0xec>
	if( (prev_cr1 ^ MIOS32_SPI2_PTR->CR1) & 3 ) { // CPOL and CPHA located at bit #1 and #0
 8012b24:	882b      	ldrh	r3, [r5, #0]
 8012b26:	405e      	eors	r6, r3
 8012b28:	07b1      	lsls	r1, r6, #30
 8012b2a:	d003      	beq.n	8012b34 <MIOS32_SPI_TransferModeInit+0xec>
	  // clock configuration has been changed - we should send a dummy byte
	  // before the application activates chip select.
	  // this solves a dependency between SDCard and ENC28J60 driver
	  MIOS32_SPI_TransferByte(spi, 0xff);
 8012b2c:	4620      	mov	r0, r4
 8012b2e:	21ff      	movs	r1, #255	; 0xff
 8012b30:	f7ff ff64 	bl	80129fc <MIOS32_SPI_TransferByte>

    default:
      return -2; // unsupported SPI port
  }

  return 0; // no error
 8012b34:	2000      	movs	r0, #0
 8012b36:	e007      	b.n	8012b48 <MIOS32_SPI_TransferModeInit+0x100>
    case MIOS32_SPI_MODE_CLK1_PHASE1:
      SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
      SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
      break;
    default:
      return -4; // invalid SPI clock/phase mode
 8012b38:	f06f 0003 	mvn.w	r0, #3
 8012b3c:	e004      	b.n	8012b48 <MIOS32_SPI_TransferModeInit+0x100>
      }
#endif
    } break;

    default:
      return -2; // unsupported SPI port
 8012b3e:	f06f 0001 	mvn.w	r0, #1
 8012b42:	e001      	b.n	8012b48 <MIOS32_SPI_TransferModeInit+0x100>
    default:
      return -4; // invalid SPI clock/phase mode
  }

  if( spi_prescaler >= 8 )
    return -3; // invalid prescaler selected
 8012b44:	f06f 0002 	mvn.w	r0, #2
    default:
      return -2; // unsupported SPI port
  }

  return 0; // no error
}
 8012b48:	b006      	add	sp, #24
 8012b4a:	bd70      	pop	{r4, r5, r6, pc}
 8012b4c:	40003c00 	.word	0x40003c00
 8012b50:	40013000 	.word	0x40013000
 8012b54:	40003800 	.word	0x40003800

08012b58 <MIOS32_SPI_Init>:
//! Initializes SPI pins
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_Init(u32 mode)
{
 8012b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 8012b5c:	4604      	mov	r4, r0
//! Initializes SPI pins
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_Init(u32 mode)
{
 8012b5e:	b090      	sub	sp, #64	; 0x40
  // currently only mode 0 supported
  if( mode != 0 )
 8012b60:	2800      	cmp	r0, #0
 8012b62:	f040 80ff 	bne.w	8012d64 <MIOS32_SPI_Init+0x20c>
  // SPI0
  ///////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_USE_SPI0

  // disable callback function
  spi_callback[0] = NULL;
 8012b66:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8012da4 <MIOS32_SPI_Init+0x24c>
  case 0:
#ifdef MIOS32_DONT_USE_SPI0
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK1_PORT, MIOS32_SPI0_RCLK1_PIN, pin_value); break;
 8012b6a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8012da8 <MIOS32_SPI_Init+0x250>
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK2_PORT, MIOS32_SPI0_RCLK2_PIN, pin_value); break;
 8012b6e:	f8df a23c 	ldr.w	sl, [pc, #572]	; 8012dac <MIOS32_SPI_Init+0x254>
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  DMA_InitTypeDef DMA_InitStructure;
  DMA_StructInit(&DMA_InitStructure);
 8012b72:	a801      	add	r0, sp, #4
 8012b74:	f001 fe4c 	bl	8014810 <DMA_StructInit>
  case 0:
#ifdef MIOS32_DONT_USE_SPI0
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK1_PORT, MIOS32_SPI0_RCLK1_PIN, pin_value); break;
 8012b78:	2304      	movs	r3, #4
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK2_PORT, MIOS32_SPI0_RCLK2_PIN, pin_value); break;
 8012b7a:	f44f 6000 	mov.w	r0, #2048	; 0x800
  // SPI0
  ///////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_USE_SPI0

  // disable callback function
  spi_callback[0] = NULL;
 8012b7e:	f8c9 4000 	str.w	r4, [r9]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(0, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(0, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(0, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012b82:	2102      	movs	r1, #2
  case 0:
#ifdef MIOS32_DONT_USE_SPI0
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK1_PORT, MIOS32_SPI0_RCLK1_PIN, pin_value); break;
 8012b84:	f8a8 3018 	strh.w	r3, [r8, #24]
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI0_RCLK2_PORT, MIOS32_SPI0_RCLK2_PIN, pin_value); break;
 8012b88:	f8aa 0018 	strh.w	r0, [sl, #24]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(0, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(0, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(0, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012b8c:	4620      	mov	r0, r4
 8012b8e:	f7ff fdbb 	bl	8012708 <MIOS32_SPI_IO_Init>

  // enable SPI peripheral clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8012b92:	2101      	movs	r1, #1
 8012b94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8012b98:	f001 ff92 	bl	8014ac0 <RCC_APB2PeriphClockCmd>

  // enable DMA1 and DMA2 clock
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8012b9c:	2101      	movs	r1, #1
 8012b9e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8012ba2:	f001 ff69 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8012ba6:	2101      	movs	r1, #1
 8012ba8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8012bac:	f001 ff64 	bl	8014a78 <RCC_AHB1PeriphClockCmd>

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI0_DMA_RX_PTR, DISABLE);
 8012bb0:	486f      	ldr	r0, [pc, #444]	; (8012d70 <MIOS32_SPI_Init+0x218>)
 8012bb2:	4621      	mov	r1, r4
 8012bb4:	f001 fe3d 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI0_PTR->DR;
 8012bb8:	496e      	ldr	r1, [pc, #440]	; (8012d74 <MIOS32_SPI_Init+0x21c>)
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
  DMA_Init(MIOS32_SPI0_DMA_RX_PTR, &DMA_InitStructure);
 8012bba:	486d      	ldr	r0, [pc, #436]	; (8012d70 <MIOS32_SPI_Init+0x218>)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI0_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI0_PTR->DR;
 8012bbc:	9102      	str	r1, [sp, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012bbe:	f44f 6580 	mov.w	r5, #1024	; 0x400
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI0_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_RX_CHN;
 8012bc2:	f04f 66c0 	mov.w	r6, #100663296	; 0x6000000
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8012bc6:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  DMA_Init(MIOS32_SPI0_DMA_RX_PTR, &DMA_InitStructure);
 8012bca:	a901      	add	r1, sp, #4
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI0_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_RX_CHN;
 8012bcc:	9601      	str	r6, [sp, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI0_PTR->DR;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012bce:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8012bd0:	9404      	str	r4, [sp, #16]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012bd2:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8012bd4:	9406      	str	r4, [sp, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012bd6:	9507      	str	r5, [sp, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8012bd8:	9408      	str	r4, [sp, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8012bda:	9409      	str	r4, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8012bdc:	940a      	str	r4, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8012bde:	970b      	str	r7, [sp, #44]	; 0x2c
  DMA_Init(MIOS32_SPI0_DMA_RX_PTR, &DMA_InitStructure);
 8012be0:	f001 fdec 	bl	80147bc <DMA_Init>

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI0_DMA_TX_PTR, DISABLE);
 8012be4:	4864      	ldr	r0, [pc, #400]	; (8012d78 <MIOS32_SPI_Init+0x220>)
 8012be6:	4621      	mov	r1, r4
 8012be8:	f001 fe23 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_TX_CHN;
 8012bec:	9601      	str	r6, [sp, #4]
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI0_DMA_TX_PTR, &DMA_InitStructure);
 8012bee:	4862      	ldr	r0, [pc, #392]	; (8012d78 <MIOS32_SPI_Init+0x220>)

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI0_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012bf0:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8012bf2:	2640      	movs	r6, #64	; 0x40
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI0_DMA_TX_PTR, &DMA_InitStructure);
 8012bf4:	a901      	add	r1, sp, #4
  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI0_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI0_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012bf6:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8012bf8:	9604      	str	r6, [sp, #16]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012bfa:	9507      	str	r5, [sp, #28]
  DMA_Init(MIOS32_SPI0_DMA_TX_PTR, &DMA_InitStructure);
 8012bfc:	f001 fdde 	bl	80147bc <DMA_Init>

  // enable SPI
  SPI_Cmd(MIOS32_SPI0_PTR, ENABLE);
 8012c00:	2101      	movs	r1, #1
 8012c02:	485e      	ldr	r0, [pc, #376]	; (8012d7c <MIOS32_SPI_Init+0x224>)
 8012c04:	f002 f883 	bl	8014d0e <SPI_Cmd>

  // enable SPI interrupts to DMA
  SPI_I2S_DMACmd(MIOS32_SPI0_PTR, SPI_I2S_DMAReq_Tx | SPI_I2S_DMAReq_Rx, ENABLE);
 8012c08:	2201      	movs	r2, #1
 8012c0a:	2103      	movs	r1, #3
 8012c0c:	485b      	ldr	r0, [pc, #364]	; (8012d7c <MIOS32_SPI_Init+0x224>)
 8012c0e:	f002 f88a 	bl	8014d26 <SPI_I2S_DMACmd>

  // Configure DMA interrupt
  MIOS32_IRQ_Install(MIOS32_SPI0_DMA_IRQ_CHANNEL, MIOS32_IRQ_SPI_DMA_PRIORITY);
 8012c12:	2105      	movs	r1, #5
 8012c14:	203a      	movs	r0, #58	; 0x3a
 8012c16:	f7ff fd51 	bl	80126bc <MIOS32_IRQ_Install>

  // initial SPI peripheral configuration
  MIOS32_SPI_TransferModeInit(0, MIOS32_SPI_MODE_CLK1_PHASE1, MIOS32_SPI_PRESCALER_128);
 8012c1a:	2103      	movs	r1, #3
 8012c1c:	2206      	movs	r2, #6
 8012c1e:	4620      	mov	r0, r4
 8012c20:	f7ff ff12 	bl	8012a48 <MIOS32_SPI_TransferModeInit>
  case 1:
#ifdef MIOS32_DONT_USE_SPI1
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI1_RCLK1_PORT, MIOS32_SPI1_RCLK1_PIN, pin_value); break;
 8012c24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  // SPI1
  ///////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_USE_SPI1

  // disable callback function
  spi_callback[1] = NULL;
 8012c28:	f8c9 4004 	str.w	r4, [r9, #4]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(1, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(1, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(1, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012c2c:	2102      	movs	r1, #2
  case 1:
#ifdef MIOS32_DONT_USE_SPI1
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI1_RCLK1_PORT, MIOS32_SPI1_RCLK1_PIN, pin_value); break;
 8012c2e:	f8a8 2018 	strh.w	r2, [r8, #24]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(1, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(1, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(1, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012c32:	2001      	movs	r0, #1
#ifdef MIOS32_DONT_USE_SPI1
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI1_RCLK1_PORT, MIOS32_SPI1_RCLK1_PIN, pin_value); break;
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI1_RCLK2_PORT, MIOS32_SPI1_RCLK2_PIN, pin_value); break;
 8012c34:	f8aa 5018 	strh.w	r5, [sl, #24]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(1, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(1, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(1, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012c38:	f7ff fd66 	bl	8012708 <MIOS32_SPI_IO_Init>

  // enable SPI peripheral clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8012c3c:	2101      	movs	r1, #1
 8012c3e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8012c42:	f001 ff31 	bl	8014aa8 <RCC_APB1PeriphClockCmd>

  // enable DMA1 and DMA2 clock
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8012c46:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8012c4a:	2101      	movs	r1, #1
 8012c4c:	f001 ff14 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8012c50:	2101      	movs	r1, #1
 8012c52:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8012c56:	f001 ff0f 	bl	8014a78 <RCC_AHB1PeriphClockCmd>

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI1_DMA_RX_PTR, DISABLE);
 8012c5a:	4849      	ldr	r0, [pc, #292]	; (8012d80 <MIOS32_SPI_Init+0x228>)
 8012c5c:	4621      	mov	r1, r4
 8012c5e:	f001 fde8 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI1_PTR->DR;
 8012c62:	4b48      	ldr	r3, [pc, #288]	; (8012d84 <MIOS32_SPI_Init+0x22c>)
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
  DMA_Init(MIOS32_SPI1_DMA_RX_PTR, &DMA_InitStructure);
 8012c64:	4846      	ldr	r0, [pc, #280]	; (8012d80 <MIOS32_SPI_Init+0x228>)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI1_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI1_PTR->DR;
 8012c66:	9302      	str	r3, [sp, #8]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
  DMA_Init(MIOS32_SPI1_DMA_RX_PTR, &DMA_InitStructure);
 8012c68:	a901      	add	r1, sp, #4
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI1_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_RX_CHN;
 8012c6a:	9401      	str	r4, [sp, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI1_PTR->DR;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012c6c:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8012c6e:	9404      	str	r4, [sp, #16]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012c70:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8012c72:	9406      	str	r4, [sp, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012c74:	9507      	str	r5, [sp, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8012c76:	9408      	str	r4, [sp, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8012c78:	9409      	str	r4, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8012c7a:	940a      	str	r4, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8012c7c:	970b      	str	r7, [sp, #44]	; 0x2c
  DMA_Init(MIOS32_SPI1_DMA_RX_PTR, &DMA_InitStructure);
 8012c7e:	f001 fd9d 	bl	80147bc <DMA_Init>

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI1_DMA_TX_PTR, DISABLE);
 8012c82:	4841      	ldr	r0, [pc, #260]	; (8012d88 <MIOS32_SPI_Init+0x230>)
 8012c84:	4621      	mov	r1, r4
 8012c86:	f001 fdd4 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI1_DMA_TX_PTR, &DMA_InitStructure);
 8012c8a:	483f      	ldr	r0, [pc, #252]	; (8012d88 <MIOS32_SPI_Init+0x230>)
  DMA_Init(MIOS32_SPI1_DMA_RX_PTR, &DMA_InitStructure);

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI1_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_TX_CHN;
 8012c8c:	9401      	str	r4, [sp, #4]
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI1_DMA_TX_PTR, &DMA_InitStructure);
 8012c8e:	a901      	add	r1, sp, #4

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI1_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI1_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012c90:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012c92:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8012c94:	9604      	str	r6, [sp, #16]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012c96:	9507      	str	r5, [sp, #28]
  DMA_Init(MIOS32_SPI1_DMA_TX_PTR, &DMA_InitStructure);
 8012c98:	f001 fd90 	bl	80147bc <DMA_Init>

  // enable SPI
  SPI_Cmd(MIOS32_SPI1_PTR, ENABLE);
 8012c9c:	2101      	movs	r1, #1
 8012c9e:	483b      	ldr	r0, [pc, #236]	; (8012d8c <MIOS32_SPI_Init+0x234>)
 8012ca0:	f002 f835 	bl	8014d0e <SPI_Cmd>

  // enable SPI interrupts to DMA
  SPI_I2S_DMACmd(MIOS32_SPI1_PTR, SPI_I2S_DMAReq_Tx | SPI_I2S_DMAReq_Rx, ENABLE);
 8012ca4:	2201      	movs	r2, #1
 8012ca6:	2103      	movs	r1, #3
 8012ca8:	4838      	ldr	r0, [pc, #224]	; (8012d8c <MIOS32_SPI_Init+0x234>)
 8012caa:	f002 f83c 	bl	8014d26 <SPI_I2S_DMACmd>

  // Configure DMA interrupt
  MIOS32_IRQ_Install(MIOS32_SPI1_DMA_IRQ_CHANNEL, MIOS32_IRQ_SPI_DMA_PRIORITY);
 8012cae:	2105      	movs	r1, #5
 8012cb0:	200e      	movs	r0, #14
 8012cb2:	f7ff fd03 	bl	80126bc <MIOS32_IRQ_Install>

  // initial SPI peripheral configuration
  MIOS32_SPI_TransferModeInit(1, MIOS32_SPI_MODE_CLK1_PHASE1, MIOS32_SPI_PRESCALER_128);
 8012cb6:	2206      	movs	r2, #6
 8012cb8:	2103      	movs	r1, #3
 8012cba:	2001      	movs	r0, #1
 8012cbc:	f7ff fec4 	bl	8012a48 <MIOS32_SPI_TransferModeInit>
  case 2:
#ifdef MIOS32_DONT_USE_SPI2
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
 8012cc0:	4833      	ldr	r0, [pc, #204]	; (8012d90 <MIOS32_SPI_Init+0x238>)
  // SPI2
  ///////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_USE_SPI2

  // disable callback function
  spi_callback[2] = NULL;
 8012cc2:	f8c9 4008 	str.w	r4, [r9, #8]
  case 2:
#ifdef MIOS32_DONT_USE_SPI2
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
 8012cc6:	f44f 4900 	mov.w	r9, #32768	; 0x8000
 8012cca:	f8a0 9018 	strh.w	r9, [r0, #24]
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK2_PORT, MIOS32_SPI2_RCLK2_PIN, pin_value); break;
 8012cce:	f44f 7180 	mov.w	r1, #256	; 0x100
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(2, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(2, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(2, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012cd2:	2002      	movs	r0, #2
#ifdef MIOS32_DONT_USE_SPI2
    return -1; // disabled SPI port
#else
    switch( rc_pin ) {
    case 0: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK1_PORT, MIOS32_SPI2_RCLK1_PIN, pin_value); break;
    case 1: MIOS32_SYS_STM_PINSET(MIOS32_SPI2_RCLK2_PORT, MIOS32_SPI2_RCLK2_PIN, pin_value); break;
 8012cd4:	f8a8 1018 	strh.w	r1, [r8, #24]
  // set RC pin(s) to 1
  MIOS32_SPI_RC_PinSet(2, 0, 1); // spi, rc_pin, pin_value
  MIOS32_SPI_RC_PinSet(2, 1, 1); // spi, rc_pin, pin_value

  // IO configuration
  MIOS32_SPI_IO_Init(2, MIOS32_SPI_PIN_DRIVER_WEAK);
 8012cd8:	4601      	mov	r1, r0
 8012cda:	f7ff fd15 	bl	8012708 <MIOS32_SPI_IO_Init>

  // enable SPI peripheral clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);
 8012cde:	2101      	movs	r1, #1
 8012ce0:	4648      	mov	r0, r9
 8012ce2:	f001 fee1 	bl	8014aa8 <RCC_APB1PeriphClockCmd>

  // enable DMA1 and DMA2 clock
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8012ce6:	2101      	movs	r1, #1
 8012ce8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8012cec:	f001 fec4 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8012cf0:	2101      	movs	r1, #1
 8012cf2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8012cf6:	f001 febf 	bl	8014a78 <RCC_AHB1PeriphClockCmd>

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI2_DMA_RX_PTR, DISABLE);
 8012cfa:	4826      	ldr	r0, [pc, #152]	; (8012d94 <MIOS32_SPI_Init+0x23c>)
 8012cfc:	4621      	mov	r1, r4
 8012cfe:	f001 fd98 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI2_PTR->DR;
 8012d02:	4a25      	ldr	r2, [pc, #148]	; (8012d98 <MIOS32_SPI_Init+0x240>)
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
  DMA_Init(MIOS32_SPI2_DMA_RX_PTR, &DMA_InitStructure);
 8012d04:	4823      	ldr	r0, [pc, #140]	; (8012d94 <MIOS32_SPI_Init+0x23c>)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI2_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_RX_CHN;
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI2_PTR->DR;
 8012d06:	9202      	str	r2, [sp, #8]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
  DMA_Init(MIOS32_SPI2_DMA_RX_PTR, &DMA_InitStructure);
 8012d08:	a901      	add	r1, sp, #4
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

  // DMA Configuration for SPI Rx Event
  DMA_Cmd(MIOS32_SPI2_DMA_RX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_RX_CHN;
 8012d0a:	9401      	str	r4, [sp, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&MIOS32_SPI2_PTR->DR;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012d0c:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8012d0e:	9404      	str	r4, [sp, #16]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012d10:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8012d12:	9406      	str	r4, [sp, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012d14:	9507      	str	r5, [sp, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8012d16:	9408      	str	r4, [sp, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8012d18:	9409      	str	r4, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8012d1a:	940a      	str	r4, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8012d1c:	970b      	str	r7, [sp, #44]	; 0x2c
  DMA_Init(MIOS32_SPI2_DMA_RX_PTR, &DMA_InitStructure);
 8012d1e:	f001 fd4d 	bl	80147bc <DMA_Init>

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI2_DMA_TX_PTR, DISABLE);
 8012d22:	481e      	ldr	r0, [pc, #120]	; (8012d9c <MIOS32_SPI_Init+0x244>)
 8012d24:	4621      	mov	r1, r4
 8012d26:	f001 fd84 	bl	8014832 <DMA_Cmd>
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI2_DMA_TX_PTR, &DMA_InitStructure);
 8012d2a:	481c      	ldr	r0, [pc, #112]	; (8012d9c <MIOS32_SPI_Init+0x244>)
  DMA_Init(MIOS32_SPI2_DMA_RX_PTR, &DMA_InitStructure);

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI2_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_TX_CHN;
 8012d2c:	9401      	str	r4, [sp, #4]
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
  DMA_Init(MIOS32_SPI2_DMA_TX_PTR, &DMA_InitStructure);
 8012d2e:	a901      	add	r1, sp, #4

  // DMA Configuration for SPI Tx Event
  // (partly re-using previous DMA setup)
  DMA_Cmd(MIOS32_SPI2_DMA_TX_PTR, DISABLE);
  DMA_InitStructure.DMA_Channel = MIOS32_SPI2_DMA_TX_CHN;
  DMA_InitStructure.DMA_Memory0BaseAddr = 0; // will be configured later
 8012d30:	9403      	str	r4, [sp, #12]
  DMA_InitStructure.DMA_BufferSize = 0; // will be configured later
 8012d32:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8012d34:	9604      	str	r6, [sp, #16]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8012d36:	9507      	str	r5, [sp, #28]
  DMA_Init(MIOS32_SPI2_DMA_TX_PTR, &DMA_InitStructure);
 8012d38:	f001 fd40 	bl	80147bc <DMA_Init>

  // enable SPI
  SPI_Cmd(MIOS32_SPI2_PTR, ENABLE);
 8012d3c:	2101      	movs	r1, #1
 8012d3e:	4818      	ldr	r0, [pc, #96]	; (8012da0 <MIOS32_SPI_Init+0x248>)
 8012d40:	f001 ffe5 	bl	8014d0e <SPI_Cmd>

  // enable SPI interrupts to DMA
  SPI_I2S_DMACmd(MIOS32_SPI2_PTR, SPI_I2S_DMAReq_Tx | SPI_I2S_DMAReq_Rx, ENABLE);
 8012d44:	2103      	movs	r1, #3
 8012d46:	4816      	ldr	r0, [pc, #88]	; (8012da0 <MIOS32_SPI_Init+0x248>)
 8012d48:	2201      	movs	r2, #1
 8012d4a:	f001 ffec 	bl	8014d26 <SPI_I2S_DMACmd>

  // Configure DMA interrupt
  MIOS32_IRQ_Install(MIOS32_SPI2_DMA_IRQ_CHANNEL, MIOS32_IRQ_SPI_DMA_PRIORITY);
 8012d4e:	2105      	movs	r1, #5
 8012d50:	200d      	movs	r0, #13
 8012d52:	f7ff fcb3 	bl	80126bc <MIOS32_IRQ_Install>

  // initial SPI peripheral configuration
  MIOS32_SPI_TransferModeInit(2, MIOS32_SPI_MODE_CLK1_PHASE1, MIOS32_SPI_PRESCALER_128);
 8012d56:	2002      	movs	r0, #2
 8012d58:	2103      	movs	r1, #3
 8012d5a:	2206      	movs	r2, #6
 8012d5c:	f7ff fe74 	bl	8012a48 <MIOS32_SPI_TransferModeInit>
#endif /* MIOS32_DONT_USE_SPI2 */


  return 0; // no error
 8012d60:	4620      	mov	r0, r4
 8012d62:	e001      	b.n	8012d68 <MIOS32_SPI_Init+0x210>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8012d64:	f04f 30ff 	mov.w	r0, #4294967295
  MIOS32_SPI_TransferModeInit(2, MIOS32_SPI_MODE_CLK1_PHASE1, MIOS32_SPI_PRESCALER_128);
#endif /* MIOS32_DONT_USE_SPI2 */


  return 0; // no error
}
 8012d68:	b010      	add	sp, #64	; 0x40
 8012d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d6e:	bf00      	nop
 8012d70:	40026440 	.word	0x40026440
 8012d74:	4001300c 	.word	0x4001300c
 8012d78:	40026458 	.word	0x40026458
 8012d7c:	40013000 	.word	0x40013000
 8012d80:	40026058 	.word	0x40026058
 8012d84:	4000380c 	.word	0x4000380c
 8012d88:	40026070 	.word	0x40026070
 8012d8c:	40003800 	.word	0x40003800
 8012d90:	40020000 	.word	0x40020000
 8012d94:	40026040 	.word	0x40026040
 8012d98:	40003c0c 	.word	0x40003c0c
 8012d9c:	40026088 	.word	0x40026088
 8012da0:	40003c00 	.word	0x40003c00
 8012da4:	200001ec 	.word	0x200001ec
 8012da8:	40020400 	.word	0x40020400
 8012dac:	40020c00 	.word	0x40020c00

08012db0 <MIOS32_SPI_TransferBlock>:
//! \return -1 if disabled SPI port selected
//! \return -2 if unsupported SPI port selected
//! \return -3 if function has been called during an ongoing DMA transfer
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferBlock(u8 spi, u8 *send_buffer, u8 *receive_buffer, u16 len, void *callback)
{
 8012db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  SPI_TypeDef *spi_ptr;
  DMA_Stream_TypeDef *dma_tx_ptr, *dma_rx_ptr;
  u32 dma_tx_irq_flags, dma_rx_irq_flags;

  switch( spi ) {
 8012db4:	2801      	cmp	r0, #1
//! \return -1 if disabled SPI port selected
//! \return -2 if unsupported SPI port selected
//! \return -3 if function has been called during an ongoing DMA transfer
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SPI_TransferBlock(u8 spi, u8 *send_buffer, u8 *receive_buffer, u16 len, void *callback)
{
 8012db6:	468c      	mov	ip, r1
 8012db8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  SPI_TypeDef *spi_ptr;
  DMA_Stream_TypeDef *dma_tx_ptr, *dma_rx_ptr;
  u32 dma_tx_irq_flags, dma_rx_irq_flags;

  switch( spi ) {
 8012dbc:	d00f      	beq.n	8012dde <MIOS32_SPI_TransferBlock+0x2e>
 8012dbe:	d307      	bcc.n	8012dd0 <MIOS32_SPI_TransferBlock+0x20>
 8012dc0:	2802      	cmp	r0, #2
 8012dc2:	d163      	bne.n	8012e8c <MIOS32_SPI_TransferBlock+0xdc>
#else
      spi_ptr = MIOS32_SPI2_PTR;
      dma_tx_ptr = MIOS32_SPI2_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI2_DMA_TX_IRQ_FLAGS;
      dma_rx_ptr = MIOS32_SPI2_DMA_RX_PTR;
      dma_rx_irq_flags = MIOS32_SPI2_DMA_RX_IRQ_FLAGS;
 8012dc4:	4935      	ldr	r1, [pc, #212]	; (8012e9c <MIOS32_SPI_TransferBlock+0xec>)
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI2_PTR;
      dma_tx_ptr = MIOS32_SPI2_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI2_DMA_TX_IRQ_FLAGS;
 8012dc6:	4f36      	ldr	r7, [pc, #216]	; (8012ea0 <MIOS32_SPI_TransferBlock+0xf0>)
      dma_rx_ptr = MIOS32_SPI2_DMA_RX_PTR;
 8012dc8:	4c36      	ldr	r4, [pc, #216]	; (8012ea4 <MIOS32_SPI_TransferBlock+0xf4>)
    case 2:
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI2_PTR;
      dma_tx_ptr = MIOS32_SPI2_DMA_TX_PTR;
 8012dca:	4d37      	ldr	r5, [pc, #220]	; (8012ea8 <MIOS32_SPI_TransferBlock+0xf8>)

    case 2:
#ifdef MIOS32_DONT_USE_SPI2
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI2_PTR;
 8012dcc:	4e37      	ldr	r6, [pc, #220]	; (8012eac <MIOS32_SPI_TransferBlock+0xfc>)
      dma_tx_ptr = MIOS32_SPI2_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI2_DMA_TX_IRQ_FLAGS;
      dma_rx_ptr = MIOS32_SPI2_DMA_RX_PTR;
      dma_rx_irq_flags = MIOS32_SPI2_DMA_RX_IRQ_FLAGS;
      break;
 8012dce:	e00c      	b.n	8012dea <MIOS32_SPI_TransferBlock+0x3a>
#else
      spi_ptr = MIOS32_SPI0_PTR;
      dma_tx_ptr = MIOS32_SPI0_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI0_DMA_TX_IRQ_FLAGS;
      dma_rx_ptr = MIOS32_SPI0_DMA_RX_PTR;
      dma_rx_irq_flags = MIOS32_SPI0_DMA_RX_IRQ_FLAGS;
 8012dd0:	4932      	ldr	r1, [pc, #200]	; (8012e9c <MIOS32_SPI_TransferBlock+0xec>)
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI0_PTR;
      dma_tx_ptr = MIOS32_SPI0_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI0_DMA_TX_IRQ_FLAGS;
      dma_rx_ptr = MIOS32_SPI0_DMA_RX_PTR;
 8012dd2:	4c37      	ldr	r4, [pc, #220]	; (8012eb0 <MIOS32_SPI_TransferBlock+0x100>)
    case 0:
#ifdef MIOS32_DONT_USE_SPI0
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI0_PTR;
      dma_tx_ptr = MIOS32_SPI0_DMA_TX_PTR;
 8012dd4:	4d37      	ldr	r5, [pc, #220]	; (8012eb4 <MIOS32_SPI_TransferBlock+0x104>)
  switch( spi ) {
    case 0:
#ifdef MIOS32_DONT_USE_SPI0
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI0_PTR;
 8012dd6:	4e38      	ldr	r6, [pc, #224]	; (8012eb8 <MIOS32_SPI_TransferBlock+0x108>)
      dma_tx_ptr = MIOS32_SPI0_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI0_DMA_TX_IRQ_FLAGS;
 8012dd8:	f04f 57f2 	mov.w	r7, #507510784	; 0x1e400000
 8012ddc:	e005      	b.n	8012dea <MIOS32_SPI_TransferBlock+0x3a>
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI1_PTR;
      dma_tx_ptr = MIOS32_SPI1_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI1_DMA_TX_IRQ_FLAGS;
 8012dde:	4f37      	ldr	r7, [pc, #220]	; (8012ebc <MIOS32_SPI_TransferBlock+0x10c>)
      dma_rx_ptr = MIOS32_SPI1_DMA_RX_PTR;
 8012de0:	4c37      	ldr	r4, [pc, #220]	; (8012ec0 <MIOS32_SPI_TransferBlock+0x110>)
    case 1:
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI1_PTR;
      dma_tx_ptr = MIOS32_SPI1_DMA_TX_PTR;
 8012de2:	4d38      	ldr	r5, [pc, #224]	; (8012ec4 <MIOS32_SPI_TransferBlock+0x114>)

    case 1:
#ifdef MIOS32_DONT_USE_SPI1
      return -1; // disabled SPI port
#else
      spi_ptr = MIOS32_SPI1_PTR;
 8012de4:	4e38      	ldr	r6, [pc, #224]	; (8012ec8 <MIOS32_SPI_TransferBlock+0x118>)
      dma_tx_ptr = MIOS32_SPI1_DMA_TX_PTR;
      dma_tx_irq_flags = MIOS32_SPI1_DMA_TX_IRQ_FLAGS;
      dma_rx_ptr = MIOS32_SPI1_DMA_RX_PTR;
      dma_rx_irq_flags = MIOS32_SPI1_DMA_RX_IRQ_FLAGS;
 8012de6:	f04f 51f2 	mov.w	r1, #507510784	; 0x1e400000
    default:
      return -2; // unsupported SPI port
  }

  // exit if ongoing transfer
  if( dma_rx_ptr->NDTR )
 8012dea:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8012dee:	f1b9 0f00 	cmp.w	r9, #0
 8012df2:	d14f      	bne.n	8012e94 <MIOS32_SPI_TransferBlock+0xe4>
    return -3;

  // set callback function
  spi_callback[spi] = callback;
 8012df4:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8012ed4 <MIOS32_SPI_TransferBlock+0x124>
 8012df8:	f84e 8020 	str.w	r8, [lr, r0, lsl #2]

  // ensure that previously received value doesn't cause DMA access
  if( spi_ptr->DR );
 8012dfc:	89b0      	ldrh	r0, [r6, #12]

  // configure Rx channel
  // TK: optimization method: read rx_CCR once, write back only when required
  // the channel must be disabled to configure new values
  u32 rx_CCR = dma_rx_ptr->CR & ~CCR_ENABLE;
 8012dfe:	6820      	ldr	r0, [r4, #0]
 8012e00:	f020 0601 	bic.w	r6, r0, #1
  dma_rx_ptr->CR = rx_CCR;
 8012e04:	6026      	str	r6, [r4, #0]
  if( receive_buffer != NULL ) {
 8012e06:	b11a      	cbz	r2, 8012e10 <MIOS32_SPI_TransferBlock+0x60>
    // enable memory addr. increment - bytes written into receive buffer
    dma_rx_ptr->M0AR = (u32)receive_buffer;
 8012e08:	60e2      	str	r2, [r4, #12]
    rx_CCR |= DMA_MemoryInc_Enable;
 8012e0a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 8012e0e:	e007      	b.n	8012e20 <MIOS32_SPI_TransferBlock+0x70>
  } else {
    // disable memory addr. increment - bytes written into dummy buffer
    rx_dummy_byte = 0xff;
 8012e10:	4a2e      	ldr	r2, [pc, #184]	; (8012ecc <MIOS32_SPI_TransferBlock+0x11c>)
 8012e12:	26ff      	movs	r6, #255	; 0xff
    dma_rx_ptr->M0AR = (u32)&rx_dummy_byte;
    rx_CCR &= ~DMA_MemoryInc_Enable;
 8012e14:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
    // enable memory addr. increment - bytes written into receive buffer
    dma_rx_ptr->M0AR = (u32)receive_buffer;
    rx_CCR |= DMA_MemoryInc_Enable;
  } else {
    // disable memory addr. increment - bytes written into dummy buffer
    rx_dummy_byte = 0xff;
 8012e18:	7016      	strb	r6, [r2, #0]
    dma_rx_ptr->M0AR = (u32)&rx_dummy_byte;
 8012e1a:	60e2      	str	r2, [r4, #12]
    rx_CCR &= ~DMA_MemoryInc_Enable;
 8012e1c:	f020 0601 	bic.w	r6, r0, #1
  }
  dma_rx_ptr->NDTR = len;
 8012e20:	6063      	str	r3, [r4, #4]


  // configure Tx channel
  // TK: optimization method: read tx_CCR once, write back only when required
  // the channel must be disabled to configure new values
  u32 tx_CCR = dma_tx_ptr->CR & ~CCR_ENABLE;
 8012e22:	682a      	ldr	r2, [r5, #0]
 8012e24:	f022 0001 	bic.w	r0, r2, #1
  dma_tx_ptr->CR = tx_CCR;
 8012e28:	6028      	str	r0, [r5, #0]
  if( send_buffer != NULL ) {
 8012e2a:	f1bc 0f00 	cmp.w	ip, #0
 8012e2e:	d004      	beq.n	8012e3a <MIOS32_SPI_TransferBlock+0x8a>
    // enable memory addr. increment - bytes read from send buffer
    dma_tx_ptr->M0AR = (u32)send_buffer;
 8012e30:	f8c5 c00c 	str.w	ip, [r5, #12]
    tx_CCR |= DMA_MemoryInc_Enable;
 8012e34:	f440 6980 	orr.w	r9, r0, #1024	; 0x400
 8012e38:	e009      	b.n	8012e4e <MIOS32_SPI_TransferBlock+0x9e>
  } else {
    // disable memory addr. increment - bytes read from dummy buffer
    tx_dummy_byte = 0xff;
 8012e3a:	4825      	ldr	r0, [pc, #148]	; (8012ed0 <MIOS32_SPI_TransferBlock+0x120>)
 8012e3c:	f04f 09ff 	mov.w	r9, #255	; 0xff
    dma_tx_ptr->M0AR = (u32)&tx_dummy_byte;
    tx_CCR &= ~DMA_MemoryInc_Enable;
 8012e40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    // enable memory addr. increment - bytes read from send buffer
    dma_tx_ptr->M0AR = (u32)send_buffer;
    tx_CCR |= DMA_MemoryInc_Enable;
  } else {
    // disable memory addr. increment - bytes read from dummy buffer
    tx_dummy_byte = 0xff;
 8012e44:	f880 9000 	strb.w	r9, [r0]
    dma_tx_ptr->M0AR = (u32)&tx_dummy_byte;
 8012e48:	60e8      	str	r0, [r5, #12]
    tx_CCR &= ~DMA_MemoryInc_Enable;
 8012e4a:	f022 0901 	bic.w	r9, r2, #1
  }
  dma_tx_ptr->NDTR = len;
 8012e4e:	606b      	str	r3, [r5, #4]

  // new for STM32F4 DMA: it's required to clear interrupt flags before DMA channel is enabled again
  DMA_ClearFlag(dma_rx_ptr, dma_rx_irq_flags);
 8012e50:	4620      	mov	r0, r4
 8012e52:	f001 fcf7 	bl	8014844 <DMA_ClearFlag>
  DMA_ClearFlag(dma_tx_ptr, dma_tx_irq_flags);
 8012e56:	4628      	mov	r0, r5
 8012e58:	4639      	mov	r1, r7
 8012e5a:	f001 fcf3 	bl	8014844 <DMA_ClearFlag>
 8012e5e:	f049 0301 	orr.w	r3, r9, #1

  // enable DMA interrupt if callback function active
  if( callback != NULL ) {
 8012e62:	f1b8 0f00 	cmp.w	r8, #0
 8012e66:	d006      	beq.n	8012e76 <MIOS32_SPI_TransferBlock+0xc6>
    rx_CCR |= DMA_IT_TC;
 8012e68:	f046 0611 	orr.w	r6, r6, #17
    dma_rx_ptr->CR = rx_CCR;
 8012e6c:	6026      	str	r6, [r4, #0]

    // if no callback: wait until all bytes have been transmitted/received
    while( dma_rx_ptr->NDTR );
  }

  return 0; // no error;
 8012e6e:	2000      	movs	r0, #0
  if( callback != NULL ) {
    rx_CCR |= DMA_IT_TC;
    dma_rx_ptr->CR = rx_CCR;

    // start DMA transfer
    dma_tx_ptr->CR = tx_CCR | CCR_ENABLE;
 8012e70:	602b      	str	r3, [r5, #0]
 8012e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  } else {
    rx_CCR &= ~DMA_IT_TC;
 8012e76:	f026 0110 	bic.w	r1, r6, #16
 8012e7a:	f041 0601 	orr.w	r6, r1, #1
    dma_rx_ptr->CR = rx_CCR;
 8012e7e:	6026      	str	r6, [r4, #0]

    // start DMA transfer
    dma_tx_ptr->CR = tx_CCR | CCR_ENABLE;
 8012e80:	602b      	str	r3, [r5, #0]

    // if no callback: wait until all bytes have been transmitted/received
    while( dma_rx_ptr->NDTR );
 8012e82:	6860      	ldr	r0, [r4, #4]
 8012e84:	2800      	cmp	r0, #0
 8012e86:	d1fc      	bne.n	8012e82 <MIOS32_SPI_TransferBlock+0xd2>
 8012e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      dma_rx_irq_flags = MIOS32_SPI2_DMA_RX_IRQ_FLAGS;
      break;
#endif

    default:
      return -2; // unsupported SPI port
 8012e8c:	f06f 0001 	mvn.w	r0, #1
 8012e90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  }

  // exit if ongoing transfer
  if( dma_rx_ptr->NDTR )
    return -3;
 8012e94:	f06f 0002 	mvn.w	r0, #2
    // if no callback: wait until all bytes have been transmitted/received
    while( dma_rx_ptr->NDTR );
  }

  return 0; // no error;
}
 8012e98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e9c:	10390000 	.word	0x10390000
 8012ea0:	20000e40 	.word	0x20000e40
 8012ea4:	40026040 	.word	0x40026040
 8012ea8:	40026088 	.word	0x40026088
 8012eac:	40003c00 	.word	0x40003c00
 8012eb0:	40026440 	.word	0x40026440
 8012eb4:	40026458 	.word	0x40026458
 8012eb8:	40013000 	.word	0x40013000
 8012ebc:	20000039 	.word	0x20000039
 8012ec0:	40026058 	.word	0x40026058
 8012ec4:	40026070 	.word	0x40026070
 8012ec8:	40003800 	.word	0x40003800
 8012ecc:	200001f9 	.word	0x200001f9
 8012ed0:	200001f8 	.word	0x200001f8
 8012ed4:	200001ec 	.word	0x200001ec

08012ed8 <DMA2_Stream2_IRQHandler>:

/////////////////////////////////////////////////////////////////////////////
// Called when callback function has been defined and SPI transfer has finished
/////////////////////////////////////////////////////////////////////////////
MIOS32_SPI0_DMA_IRQHANDLER_FUNC
{
 8012ed8:	b508      	push	{r3, lr}
  DMA_ClearFlag(MIOS32_SPI0_DMA_RX_PTR, MIOS32_SPI0_DMA_RX_IRQ_FLAGS);
 8012eda:	4804      	ldr	r0, [pc, #16]	; (8012eec <DMA2_Stream2_IRQHandler+0x14>)
 8012edc:	4904      	ldr	r1, [pc, #16]	; (8012ef0 <DMA2_Stream2_IRQHandler+0x18>)
 8012ede:	f001 fcb1 	bl	8014844 <DMA_ClearFlag>

  if( spi_callback[0] != NULL )
 8012ee2:	4b04      	ldr	r3, [pc, #16]	; (8012ef4 <DMA2_Stream2_IRQHandler+0x1c>)
 8012ee4:	6818      	ldr	r0, [r3, #0]
 8012ee6:	b100      	cbz	r0, 8012eea <DMA2_Stream2_IRQHandler+0x12>
    spi_callback[0]();
 8012ee8:	4780      	blx	r0
 8012eea:	bd08      	pop	{r3, pc}
 8012eec:	40026440 	.word	0x40026440
 8012ef0:	10390000 	.word	0x10390000
 8012ef4:	200001ec 	.word	0x200001ec

08012ef8 <DMA1_Stream3_IRQHandler>:
}

MIOS32_SPI1_DMA_IRQHANDLER_FUNC
{
 8012ef8:	b508      	push	{r3, lr}
  DMA_ClearFlag(MIOS32_SPI1_DMA_RX_PTR, MIOS32_SPI1_DMA_RX_IRQ_FLAGS);
 8012efa:	4805      	ldr	r0, [pc, #20]	; (8012f10 <DMA1_Stream3_IRQHandler+0x18>)
 8012efc:	f04f 51f2 	mov.w	r1, #507510784	; 0x1e400000
 8012f00:	f001 fca0 	bl	8014844 <DMA_ClearFlag>

  if( spi_callback[1] != NULL )
 8012f04:	4b03      	ldr	r3, [pc, #12]	; (8012f14 <DMA1_Stream3_IRQHandler+0x1c>)
 8012f06:	6858      	ldr	r0, [r3, #4]
 8012f08:	b100      	cbz	r0, 8012f0c <DMA1_Stream3_IRQHandler+0x14>
    spi_callback[1]();
 8012f0a:	4780      	blx	r0
 8012f0c:	bd08      	pop	{r3, pc}
 8012f0e:	bf00      	nop
 8012f10:	40026058 	.word	0x40026058
 8012f14:	200001ec 	.word	0x200001ec

08012f18 <DMA1_Stream2_IRQHandler>:
}

MIOS32_SPI2_DMA_IRQHANDLER_FUNC
{
 8012f18:	b508      	push	{r3, lr}
  DMA_ClearFlag(MIOS32_SPI2_DMA_RX_PTR, MIOS32_SPI2_DMA_RX_IRQ_FLAGS);
 8012f1a:	4804      	ldr	r0, [pc, #16]	; (8012f2c <DMA1_Stream2_IRQHandler+0x14>)
 8012f1c:	4904      	ldr	r1, [pc, #16]	; (8012f30 <DMA1_Stream2_IRQHandler+0x18>)
 8012f1e:	f001 fc91 	bl	8014844 <DMA_ClearFlag>

  if( spi_callback[2] != NULL )
 8012f22:	4b04      	ldr	r3, [pc, #16]	; (8012f34 <DMA1_Stream2_IRQHandler+0x1c>)
 8012f24:	6898      	ldr	r0, [r3, #8]
 8012f26:	b100      	cbz	r0, 8012f2a <DMA1_Stream2_IRQHandler+0x12>
    spi_callback[2]();
 8012f28:	4780      	blx	r0
 8012f2a:	bd08      	pop	{r3, pc}
 8012f2c:	40026040 	.word	0x40026040
 8012f30:	10390000 	.word	0x10390000
 8012f34:	200001ec 	.word	0x200001ec

08012f38 <MIOS32_BOARD_PinInitHlp>:

/////////////////////////////////////////////////////////////////////////////
//! Internally used help function to initialize a pin
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_BOARD_PinInitHlp(GPIO_TypeDef *port, u16 pin_mask, mios32_board_pin_mode_t mode)
{
 8012f38:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012f3a:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 8012f3c:	4668      	mov	r0, sp

/////////////////////////////////////////////////////////////////////////////
//! Internally used help function to initialize a pin
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_BOARD_PinInitHlp(GPIO_TypeDef *port, u16 pin_mask, mios32_board_pin_mode_t mode)
{
 8012f3e:	460e      	mov	r6, r1
 8012f40:	4614      	mov	r4, r2
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 8012f42:	f001 fcea 	bl	801491a <GPIO_StructInit>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8012f46:	2302      	movs	r3, #2
 8012f48:	f88d 3005 	strb.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_Pin = pin_mask;
 8012f4c:	9600      	str	r6, [sp, #0]

  switch( mode ) {
 8012f4e:	2c06      	cmp	r4, #6
 8012f50:	d829      	bhi.n	8012fa6 <MIOS32_BOARD_PinInitHlp+0x6e>
 8012f52:	e8df f004 	tbb	[pc, r4]
 8012f56:	0426      	.short	0x0426
 8012f58:	18130f09 	.word	0x18130f09
 8012f5c:	1d          	.byte	0x1d
 8012f5d:	00          	.byte	0x00
  case MIOS32_BOARD_PIN_MODE_IGNORE:
    return 0; // don't touch
  case MIOS32_BOARD_PIN_MODE_ANALOG:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8012f5e:	2003      	movs	r0, #3
 8012f60:	f88d 0004 	strb.w	r0, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8012f64:	2300      	movs	r3, #0
 8012f66:	e002      	b.n	8012f6e <MIOS32_BOARD_PinInitHlp+0x36>
    break;
  case MIOS32_BOARD_PIN_MODE_INPUT:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8012f68:	2300      	movs	r3, #0
 8012f6a:	f88d 3004 	strb.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8012f6e:	f88d 3007 	strb.w	r3, [sp, #7]
    break;
 8012f72:	e012      	b.n	8012f9a <MIOS32_BOARD_PinInitHlp+0x62>
  case MIOS32_BOARD_PIN_MODE_INPUT_PD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8012f74:	2200      	movs	r2, #0
 8012f76:	f88d 2004 	strb.w	r2, [sp, #4]
 8012f7a:	e7f8      	b.n	8012f6e <MIOS32_BOARD_PinInitHlp+0x36>
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
    break;
  case MIOS32_BOARD_PIN_MODE_INPUT_PU:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8012f7c:	2100      	movs	r1, #0
 8012f7e:	f88d 1004 	strb.w	r1, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8012f82:	2301      	movs	r3, #1
 8012f84:	e7f3      	b.n	8012f6e <MIOS32_BOARD_PinInitHlp+0x36>
    break;
  case MIOS32_BOARD_PIN_MODE_OUTPUT_PP:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012f86:	2001      	movs	r0, #1
 8012f88:	f88d 0004 	strb.w	r0, [sp, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	e002      	b.n	8012f96 <MIOS32_BOARD_PinInitHlp+0x5e>
    break;
  case MIOS32_BOARD_PIN_MODE_OUTPUT_OD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012f90:	2301      	movs	r3, #1
 8012f92:	f88d 3004 	strb.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012f96:	f88d 3006 	strb.w	r3, [sp, #6]
  default:
    return -2; // invalid pin mode
  }

  // init IO mode
  GPIO_Init(port, &GPIO_InitStructure);
 8012f9a:	4628      	mov	r0, r5
 8012f9c:	4669      	mov	r1, sp
 8012f9e:	f001 fc6f 	bl	8014880 <GPIO_Init>

  return 0; // no error
 8012fa2:	2000      	movs	r0, #0
 8012fa4:	e001      	b.n	8012faa <MIOS32_BOARD_PinInitHlp+0x72>
  case MIOS32_BOARD_PIN_MODE_OUTPUT_OD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
    break;
  default:
    return -2; // invalid pin mode
 8012fa6:	f06f 0001 	mvn.w	r0, #1

  // init IO mode
  GPIO_Init(port, &GPIO_InitStructure);

  return 0; // no error
}
 8012faa:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08012fac <MIOS32_BOARD_Init>:
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
 8012fac:	b920      	cbnz	r0, 8012fb8 <MIOS32_BOARD_Init+0xc>
    return -1; // unsupported mode

  j5_enable_mask = 0;
 8012fae:	4b04      	ldr	r3, [pc, #16]	; (8012fc0 <MIOS32_BOARD_Init+0x14>)
  j10_enable_mask = 0;
 8012fb0:	4904      	ldr	r1, [pc, #16]	; (8012fc4 <MIOS32_BOARD_Init+0x18>)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  j5_enable_mask = 0;
 8012fb2:	8018      	strh	r0, [r3, #0]
  j10_enable_mask = 0;
 8012fb4:	8008      	strh	r0, [r1, #0]

  return 0; // no error
 8012fb6:	4770      	bx	lr
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8012fb8:	f04f 30ff 	mov.w	r0, #4294967295

  j5_enable_mask = 0;
  j10_enable_mask = 0;

  return 0; // no error
}
 8012fbc:	4770      	bx	lr
 8012fbe:	bf00      	nop
 8012fc0:	200001fc 	.word	0x200001fc
 8012fc4:	200001fa 	.word	0x200001fa

08012fc8 <MIOS32_BOARD_LED_Init>:
//! \return 0 if initialisation passed
//! \return -1 if no LEDs specified for board
//! \return -2 if one or more LEDs not available on board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_LED_Init(u32 leds)
{
 8012fc8:	b510      	push	{r4, lr}
 8012fca:	4604      	mov	r4, r0
#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1

  // 4 LEDs are available
  if( leds & 1 ) {
 8012fcc:	07e0      	lsls	r0, r4, #31
 8012fce:	d505      	bpl.n	8012fdc <MIOS32_BOARD_LED_Init+0x14>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_12, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED4 (Green)
 8012fd0:	4812      	ldr	r0, [pc, #72]	; (801301c <MIOS32_BOARD_LED_Init+0x54>)
 8012fd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8012fd6:	2205      	movs	r2, #5
 8012fd8:	f7ff ffae 	bl	8012f38 <MIOS32_BOARD_PinInitHlp>
  }

#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( leds & 2 ) {
 8012fdc:	07a1      	lsls	r1, r4, #30
 8012fde:	d505      	bpl.n	8012fec <MIOS32_BOARD_LED_Init+0x24>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_13, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED3 (Orange)
 8012fe0:	480e      	ldr	r0, [pc, #56]	; (801301c <MIOS32_BOARD_LED_Init+0x54>)
 8012fe2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8012fe6:	2205      	movs	r2, #5
 8012fe8:	f7ff ffa6 	bl	8012f38 <MIOS32_BOARD_PinInitHlp>
  }
#endif

#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( leds & 4 ) {
 8012fec:	0762      	lsls	r2, r4, #29
 8012fee:	d505      	bpl.n	8012ffc <MIOS32_BOARD_LED_Init+0x34>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_14, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED5 (Red)
 8012ff0:	480a      	ldr	r0, [pc, #40]	; (801301c <MIOS32_BOARD_LED_Init+0x54>)
 8012ff2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8012ff6:	2205      	movs	r2, #5
 8012ff8:	f7ff ff9e 	bl	8012f38 <MIOS32_BOARD_PinInitHlp>
  }
#endif

#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( leds & 8 ) {
 8012ffc:	0723      	lsls	r3, r4, #28
 8012ffe:	d505      	bpl.n	801300c <MIOS32_BOARD_LED_Init+0x44>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_15, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED6 (Blue)
 8013000:	4806      	ldr	r0, [pc, #24]	; (801301c <MIOS32_BOARD_LED_Init+0x54>)
 8013002:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8013006:	2205      	movs	r2, #5
 8013008:	f7ff ff96 	bl	8012f38 <MIOS32_BOARD_PinInitHlp>
  }
#endif

  if( leds & 0xfffffff0)
    return -2; // LED doesn't exist
 801300c:	f034 030f 	bics.w	r3, r4, #15
#endif
  return 0; // no error
#else
  return -1; // no LED specified for board
#endif
}
 8013010:	bf14      	ite	ne
 8013012:	f06f 0001 	mvnne.w	r0, #1
 8013016:	2000      	moveq	r0, #0
 8013018:	bd10      	pop	{r4, pc}
 801301a:	bf00      	nop
 801301c:	40020c00 	.word	0x40020c00

08013020 <MIOS32_BOARD_LED_Set>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_LED_Set(u32 leds, u32 value)
{
#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( leds & 1 ) { // LED4 (Green)
 8013020:	07c2      	lsls	r2, r0, #31
 8013022:	d507      	bpl.n	8013034 <MIOS32_BOARD_LED_Set+0x14>
 8013024:	4b16      	ldr	r3, [pc, #88]	; (8013080 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_12, value & 1);
 8013026:	f011 0f01 	tst.w	r1, #1
 801302a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801302e:	bf14      	ite	ne
 8013030:	831a      	strhne	r2, [r3, #24]
 8013032:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( leds & 2 ) { // LED3 (Orange)
 8013034:	0783      	lsls	r3, r0, #30
 8013036:	d507      	bpl.n	8013048 <MIOS32_BOARD_LED_Set+0x28>
 8013038:	4b11      	ldr	r3, [pc, #68]	; (8013080 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_13, value & 2);
 801303a:	f011 0f02 	tst.w	r1, #2
 801303e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013042:	bf14      	ite	ne
 8013044:	831a      	strhne	r2, [r3, #24]
 8013046:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( leds & 4 ) { // LED5 (Red)
 8013048:	0742      	lsls	r2, r0, #29
 801304a:	d507      	bpl.n	801305c <MIOS32_BOARD_LED_Set+0x3c>
 801304c:	4b0c      	ldr	r3, [pc, #48]	; (8013080 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_14, value & 4);
 801304e:	f011 0f04 	tst.w	r1, #4
 8013052:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8013056:	bf14      	ite	ne
 8013058:	831a      	strhne	r2, [r3, #24]
 801305a:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( leds & 8 ) { // LED6 (Blue)
 801305c:	0703      	lsls	r3, r0, #28
 801305e:	d507      	bpl.n	8013070 <MIOS32_BOARD_LED_Set+0x50>
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_15, value & 8);
 8013060:	f011 0f08 	tst.w	r1, #8
 8013064:	4906      	ldr	r1, [pc, #24]	; (8013080 <MIOS32_BOARD_LED_Set+0x60>)
 8013066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801306a:	bf14      	ite	ne
 801306c:	830b      	strhne	r3, [r1, #24]
 801306e:	834b      	strheq	r3, [r1, #26]
  }
#endif

  if( leds & 0xfffffff0)
    return -2; // LED doesn't exist
 8013070:	f030 030f 	bics.w	r3, r0, #15

  return 0; // no error
#else
  return -1; // no LED specified for board
#endif
}
 8013074:	bf14      	ite	ne
 8013076:	f06f 0001 	mvnne.w	r0, #1
 801307a:	2000      	moveq	r0, #0
 801307c:	4770      	bx	lr
 801307e:	bf00      	nop
 8013080:	40020c00 	.word	0x40020c00

08013084 <MIOS32_BOARD_LED_Get>:
{
  u32 values = 0;

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( GPIOD->ODR & GPIO_Pin_12 ) // LED4 (Green)
 8013084:	4b09      	ldr	r3, [pc, #36]	; (80130ac <MIOS32_BOARD_LED_Get+0x28>)
 8013086:	6958      	ldr	r0, [r3, #20]
    values |= (1 << 0);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( GPIOD->ODR & GPIO_Pin_13 ) // LED3 (Orange)
 8013088:	695a      	ldr	r2, [r3, #20]
 801308a:	0491      	lsls	r1, r2, #18
    values |= (1 << 1);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( GPIOD->ODR & GPIO_Pin_14 ) // LED4 (Red)
 801308c:	6959      	ldr	r1, [r3, #20]
    values |= (1 << 2);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( GPIOD->ODR & GPIO_Pin_15 ) // LED6 (Blue)
 801308e:	695b      	ldr	r3, [r3, #20]
{
  u32 values = 0;

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( GPIOD->ODR & GPIO_Pin_12 ) // LED4 (Green)
 8013090:	f3c0 3000 	ubfx	r0, r0, #12, #1
    values |= (1 << 0);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( GPIOD->ODR & GPIO_Pin_13 ) // LED3 (Orange)
    values |= (1 << 1);
 8013094:	bf48      	it	mi
 8013096:	f040 0002 	orrmi.w	r0, r0, #2
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( GPIOD->ODR & GPIO_Pin_14 ) // LED4 (Red)
 801309a:	044a      	lsls	r2, r1, #17
    values |= (1 << 2);
 801309c:	bf48      	it	mi
 801309e:	f040 0004 	orrmi.w	r0, r0, #4
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( GPIOD->ODR & GPIO_Pin_15 ) // LED6 (Blue)
 80130a2:	0419      	lsls	r1, r3, #16
    values |= (1 << 3);
 80130a4:	bf48      	it	mi
 80130a6:	f040 0008 	orrmi.w	r0, r0, #8
#endif
#endif

  return values;
}
 80130aa:	4770      	bx	lr
 80130ac:	40020c00 	.word	0x40020c00

080130b0 <MIOS32_BOARD_J10_PinInit>:
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
 80130b0:	280f      	cmp	r0, #15
//!     <LI>MIOS32_BOARD_PIN_MODE_OUTPUT_OD: pin is used as output in open drain mode
//!   </UL>
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J10_PinInit(u8 pin, mios32_board_pin_mode_t mode)
{
 80130b2:	b510      	push	{r4, lr}
 80130b4:	460a      	mov	r2, r1
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
 80130b6:	d817      	bhi.n	80130e8 <MIOS32_BOARD_J10_PinInit+0x38>
 80130b8:	4b0d      	ldr	r3, [pc, #52]	; (80130f0 <MIOS32_BOARD_J10_PinInit+0x40>)
 80130ba:	2101      	movs	r1, #1
    return -1; // pin not supported

  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
    // don't touch
    j10_enable_mask &= ~(1 << pin);
 80130bc:	fa01 f100 	lsl.w	r1, r1, r0
 80130c0:	881c      	ldrh	r4, [r3, #0]
#else

  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported

  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
 80130c2:	b922      	cbnz	r2, 80130ce <MIOS32_BOARD_J10_PinInit+0x1e>
    // don't touch
    j10_enable_mask &= ~(1 << pin);
 80130c4:	ea24 0001 	bic.w	r0, r4, r1
 80130c8:	8018      	strh	r0, [r3, #0]

    if( status < 0 )
      return status;
  }

  return 0; // no error
 80130ca:	4610      	mov	r0, r2
 80130cc:	bd10      	pop	{r4, pc}
  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
    // don't touch
    j10_enable_mask &= ~(1 << pin);
  } else {
    // enable pin
    j10_enable_mask |= (1 << pin);
 80130ce:	4321      	orrs	r1, r4
 80130d0:	8019      	strh	r1, [r3, #0]

    s32 status = MIOS32_BOARD_PinInitHlp(j10_pin[pin].port, j10_pin[pin].pin_mask, mode);
 80130d2:	4b08      	ldr	r3, [pc, #32]	; (80130f4 <MIOS32_BOARD_J10_PinInit+0x44>)
 80130d4:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 80130d8:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80130dc:	8889      	ldrh	r1, [r1, #4]
 80130de:	f7ff ff2b 	bl	8012f38 <MIOS32_BOARD_PinInitHlp>
 80130e2:	ea00 70e0 	and.w	r0, r0, r0, asr #31
 80130e6:	bd10      	pop	{r4, pc}
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported
 80130e8:	f04f 30ff 	mov.w	r0, #4294967295
      return status;
  }

  return 0; // no error
#endif
}
 80130ec:	bd10      	pop	{r4, pc}
 80130ee:	bf00      	nop
 80130f0:	200001fa 	.word	0x200001fa
 80130f4:	0801a8b8 	.word	0x0801a8b8

080130f8 <MIOS32_BOARD_J10_PinSet>:
s32 MIOS32_BOARD_J10_PinSet(u8 pin, u8 value)
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else
  if( pin >= J10_NUM_PINS )
 80130f8:	280f      	cmp	r0, #15
 80130fa:	d815      	bhi.n	8013128 <MIOS32_BOARD_J10_PinSet+0x30>
    return -1; // pin not supported

  if( !(j10_enable_mask & (1 << pin)) )
 80130fc:	4b0d      	ldr	r3, [pc, #52]	; (8013134 <MIOS32_BOARD_J10_PinSet+0x3c>)
 80130fe:	881a      	ldrh	r2, [r3, #0]
 8013100:	fa42 f200 	asr.w	r2, r2, r0
 8013104:	07d3      	lsls	r3, r2, #31
 8013106:	d512      	bpl.n	801312e <MIOS32_BOARD_J10_PinSet+0x36>
 8013108:	4b0b      	ldr	r3, [pc, #44]	; (8013138 <MIOS32_BOARD_J10_PinSet+0x40>)
 801310a:	00c2      	lsls	r2, r0, #3
    return -2; // pin disabled

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);
 801310c:	b131      	cbz	r1, 801311c <MIOS32_BOARD_J10_PinSet+0x24>
 801310e:	189a      	adds	r2, r3, r2
 8013110:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 8013114:	8891      	ldrh	r1, [r2, #4]
 8013116:	8301      	strh	r1, [r0, #24]

  return 0; // no error
 8013118:	2000      	movs	r0, #0
 801311a:	4770      	bx	lr
    return -1; // pin not supported

  if( !(j10_enable_mask & (1 << pin)) )
    return -2; // pin disabled

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);
 801311c:	1899      	adds	r1, r3, r2
 801311e:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 8013122:	888b      	ldrh	r3, [r1, #4]
 8013124:	8343      	strh	r3, [r0, #26]
 8013126:	e7f7      	b.n	8013118 <MIOS32_BOARD_J10_PinSet+0x20>
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else
  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported
 8013128:	f04f 30ff 	mov.w	r0, #4294967295
 801312c:	4770      	bx	lr

  if( !(j10_enable_mask & (1 << pin)) )
    return -2; // pin disabled
 801312e:	f06f 0001 	mvn.w	r0, #1

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);

  return 0; // no error
#endif
}
 8013132:	4770      	bx	lr
 8013134:	200001fa 	.word	0x200001fa
 8013138:	0801a8b8 	.word	0x0801a8b8

0801313c <MIOS32_BOARD_J15_PortInit>:
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  // currently only mode 0 and 1 supported
  if( mode != 0 && mode != 1 )
 801313c:	2801      	cmp	r0, #1
//!   <LI>1: J15 pins are configured in Open Drain mode (perfect for 3.3V->5V levelshifting)
//! </UL>
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_PortInit(u32 mode)
{
 801313e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013142:	4606      	mov	r6, r0
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  // currently only mode 0 and 1 supported
  if( mode != 0 && mode != 1 )
 8013144:	d850      	bhi.n	80131e8 <MIOS32_BOARD_J15_PortInit+0xac>
    return -1; // unsupported mode

  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 8013146:	4668      	mov	r0, sp
 8013148:	f001 fbe7 	bl	801491a <GPIO_StructInit>

  J15_PIN_SCLK_0;
 801314c:	4c28      	ldr	r4, [pc, #160]	; (80131f0 <MIOS32_BOARD_J15_PortInit+0xb4>)
  J15_PIN_RCLK_0;
  J15_PIN_RW(0);
 801314e:	4b29      	ldr	r3, [pc, #164]	; (80131f4 <MIOS32_BOARD_J15_PortInit+0xb8>)
    return -1; // unsupported mode

  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  J15_PIN_SCLK_0;
 8013150:	2240      	movs	r2, #64	; 0x40
  J15_PIN_RCLK_0;
 8013152:	f04f 0808 	mov.w	r8, #8
  J15_PIN_RW(0);
 8013156:	f44f 6100 	mov.w	r1, #2048	; 0x800
  J15_PIN_E1(0);
 801315a:	f44f 7780 	mov.w	r7, #256	; 0x100
  J15_PIN_E2(0);
 801315e:	f44f 7000 	mov.w	r0, #512	; 0x200
    return -1; // unsupported mode

  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  J15_PIN_SCLK_0;
 8013162:	8362      	strh	r2, [r4, #26]
#ifdef MIOS32_BOARD_LCD_E4_PORT
  LCD_PIN_E4(0);
#endif

  // configure push-pull pins
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8013164:	2501      	movs	r5, #1

  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  J15_PIN_SCLK_0;
  J15_PIN_RCLK_0;
 8013166:	f8a4 801a 	strh.w	r8, [r4, #26]
  J15_PIN_RW(0);
 801316a:	8359      	strh	r1, [r3, #26]
  J15_PIN_E1(0);
 801316c:	835f      	strh	r7, [r3, #26]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz; // weak driver to reduce transients

  GPIO_InitStructure.GPIO_Pin = J15_SCLK_PIN;
  GPIO_Init(J15_SCLK_PORT, &GPIO_InitStructure);
 801316e:	4669      	mov	r1, sp

  J15_PIN_SCLK_0;
  J15_PIN_RCLK_0;
  J15_PIN_RW(0);
  J15_PIN_E1(0);
  J15_PIN_E2(0);
 8013170:	8358      	strh	r0, [r3, #26]
  LCD_PIN_E4(0);
#endif

  // configure push-pull pins
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8013172:	2300      	movs	r3, #0
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz; // weak driver to reduce transients

  GPIO_InitStructure.GPIO_Pin = J15_SCLK_PIN;
  GPIO_Init(J15_SCLK_PORT, &GPIO_InitStructure);
 8013174:	4620      	mov	r0, r4
  LCD_PIN_E4(0);
#endif

  // configure push-pull pins
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8013176:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz; // weak driver to reduce transients

  GPIO_InitStructure.GPIO_Pin = J15_SCLK_PIN;
 801317a:	9200      	str	r2, [sp, #0]
#ifdef MIOS32_BOARD_LCD_E4_PORT
  LCD_PIN_E4(0);
#endif

  // configure push-pull pins
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 801317c:	f88d 5004 	strb.w	r5, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz; // weak driver to reduce transients
 8013180:	f88d 5005 	strb.w	r5, [sp, #5]

  GPIO_InitStructure.GPIO_Pin = J15_SCLK_PIN;
  GPIO_Init(J15_SCLK_PORT, &GPIO_InitStructure);
 8013184:	f001 fb7c 	bl	8014880 <GPIO_Init>

  GPIO_InitStructure.GPIO_Pin = J15_RCLK_PIN;
  GPIO_Init(J15_RCLK_PORT, &GPIO_InitStructure);
 8013188:	4620      	mov	r0, r4
 801318a:	4669      	mov	r1, sp
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz; // weak driver to reduce transients

  GPIO_InitStructure.GPIO_Pin = J15_SCLK_PIN;
  GPIO_Init(J15_SCLK_PORT, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = J15_RCLK_PIN;
 801318c:	f8cd 8000 	str.w	r8, [sp]
 8013190:	463c      	mov	r4, r7
  GPIO_Init(J15_RCLK_PORT, &GPIO_InitStructure);
 8013192:	f001 fb75 	bl	8014880 <GPIO_Init>

  // configure open-drain pins (if OD option enabled)
  if( mode )
 8013196:	b10e      	cbz	r6, 801319c <MIOS32_BOARD_J15_PortInit+0x60>
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8013198:	f88d 5006 	strb.w	r5, [sp, #6]

  GPIO_InitStructure.GPIO_Pin = J15_SER_PIN;
  GPIO_Init(J15_SER_PORT, &GPIO_InitStructure);
 801319c:	4816      	ldr	r0, [pc, #88]	; (80131f8 <MIOS32_BOARD_J15_PortInit+0xbc>)

  // configure open-drain pins (if OD option enabled)
  if( mode )
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;

  GPIO_InitStructure.GPIO_Pin = J15_SER_PIN;
 801319e:	9400      	str	r4, [sp, #0]
  GPIO_Init(J15_SER_PORT, &GPIO_InitStructure);
 80131a0:	4669      	mov	r1, sp
 80131a2:	f001 fb6d 	bl	8014880 <GPIO_Init>

  GPIO_InitStructure.GPIO_Pin = J15_E1_PIN;
  GPIO_Init(J15_E1_PORT, &GPIO_InitStructure);
 80131a6:	4813      	ldr	r0, [pc, #76]	; (80131f4 <MIOS32_BOARD_J15_PortInit+0xb8>)
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;

  GPIO_InitStructure.GPIO_Pin = J15_SER_PIN;
  GPIO_Init(J15_SER_PORT, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = J15_E1_PIN;
 80131a8:	9400      	str	r4, [sp, #0]
  GPIO_Init(J15_E1_PORT, &GPIO_InitStructure);
 80131aa:	4669      	mov	r1, sp
 80131ac:	f001 fb68 	bl	8014880 <GPIO_Init>

  GPIO_InitStructure.GPIO_Pin = J15_E2_PIN;
 80131b0:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_Init(J15_E2_PORT, &GPIO_InitStructure);
 80131b4:	480f      	ldr	r0, [pc, #60]	; (80131f4 <MIOS32_BOARD_J15_PortInit+0xb8>)
  GPIO_Init(J15_SER_PORT, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = J15_E1_PIN;
  GPIO_Init(J15_E1_PORT, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = J15_E2_PIN;
 80131b6:	9200      	str	r2, [sp, #0]
  GPIO_Init(J15_E2_PORT, &GPIO_InitStructure);
 80131b8:	4669      	mov	r1, sp
 80131ba:	f001 fb61 	bl	8014880 <GPIO_Init>
#ifdef MIOS32_BOARD_LCD_E4_PORT
  GPIO_InitStructure.GPIO_Pin = LCD_E4_PIN;
  GPIO_Init(LCD_E4_PORT, &GPIO_InitStructure);
#endif

  GPIO_InitStructure.GPIO_Pin = J15_RW_PIN;
 80131be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80131c2:	9100      	str	r1, [sp, #0]
  GPIO_Init(J15_RW_PORT, &GPIO_InitStructure);
 80131c4:	480b      	ldr	r0, [pc, #44]	; (80131f4 <MIOS32_BOARD_J15_PortInit+0xb8>)
 80131c6:	4669      	mov	r1, sp
 80131c8:	f001 fb5a 	bl	8014880 <GPIO_Init>

  // configure "busy" input with pull-up
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80131cc:	2001      	movs	r0, #1

  GPIO_InitStructure.GPIO_Pin = J15_RW_PIN;
  GPIO_Init(J15_RW_PORT, &GPIO_InitStructure);

  // configure "busy" input with pull-up
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80131ce:	2400      	movs	r4, #0
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80131d0:	f88d 0007 	strb.w	r0, [sp, #7]
  GPIO_InitStructure.GPIO_Pin = J15_D7_PIN;
 80131d4:	2380      	movs	r3, #128	; 0x80
  GPIO_Init(J15_D7_PORT, &GPIO_InitStructure);
 80131d6:	4806      	ldr	r0, [pc, #24]	; (80131f0 <MIOS32_BOARD_J15_PortInit+0xb4>)

  GPIO_InitStructure.GPIO_Pin = J15_RW_PIN;
  GPIO_Init(J15_RW_PORT, &GPIO_InitStructure);

  // configure "busy" input with pull-up
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80131d8:	f88d 4004 	strb.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_InitStructure.GPIO_Pin = J15_D7_PIN;
  GPIO_Init(J15_D7_PORT, &GPIO_InitStructure);
 80131dc:	4669      	mov	r1, sp
  GPIO_Init(J15_RW_PORT, &GPIO_InitStructure);

  // configure "busy" input with pull-up
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_InitStructure.GPIO_Pin = J15_D7_PIN;
 80131de:	9300      	str	r3, [sp, #0]
  GPIO_Init(J15_D7_PORT, &GPIO_InitStructure);
 80131e0:	f001 fb4e 	bl	8014880 <GPIO_Init>

  return 0; // no error
 80131e4:	4620      	mov	r0, r4
 80131e6:	e001      	b.n	80131ec <MIOS32_BOARD_J15_PortInit+0xb0>
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  // currently only mode 0 and 1 supported
  if( mode != 0 && mode != 1 )
    return -1; // unsupported mode
 80131e8:	f04f 30ff 	mov.w	r0, #4294967295
  GPIO_InitStructure.GPIO_Pin = J15_D7_PIN;
  GPIO_Init(J15_D7_PORT, &GPIO_InitStructure);

  return 0; // no error
#endif
}
 80131ec:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 80131f0:	40020c00 	.word	0x40020c00
 80131f4:	40020800 	.word	0x40020800
 80131f8:	40020000 	.word	0x40020000

080131fc <MIOS32_BOARD_J15_DataSet>:
//! to output an 8bit value on the data lines
//! \param[in] data the 8bit value
//! \return < 0 if access to data port not supported by board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_DataSet(u8 data)
{
 80131fc:	2108      	movs	r1, #8
 80131fe:	4b0e      	ldr	r3, [pc, #56]	; (8013238 <MIOS32_BOARD_J15_DataSet+0x3c>)
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  int i;
  for(i=0; i<8; ++i, data <<= 1) {
    J15_PIN_SER(data & 0x80);
 8013200:	f010 0f80 	tst.w	r0, #128	; 0x80
 8013204:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013208:	bf14      	ite	ne
 801320a:	831a      	strhne	r2, [r3, #24]
 801320c:	835a      	strheq	r2, [r3, #26]
    J15_PIN_SCLK_0; // setup delay
 801320e:	4b0b      	ldr	r3, [pc, #44]	; (801323c <MIOS32_BOARD_J15_DataSet+0x40>)
 8013210:	2240      	movs	r2, #64	; 0x40
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 8013212:	0040      	lsls	r0, r0, #1
 8013214:	3901      	subs	r1, #1
    J15_PIN_SER(data & 0x80);
    J15_PIN_SCLK_0; // setup delay
 8013216:	835a      	strh	r2, [r3, #26]
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 8013218:	b2c0      	uxtb	r0, r0
    J15_PIN_SER(data & 0x80);
    J15_PIN_SCLK_0; // setup delay
    J15_PIN_SCLK_0; // stretch...
 801321a:	835a      	strh	r2, [r3, #26]
    J15_PIN_SCLK_0; // stretch...
 801321c:	835a      	strh	r2, [r3, #26]
    J15_PIN_SCLK_0; // stretch...
 801321e:	835a      	strh	r2, [r3, #26]
    J15_PIN_SCLK_0; // stretch...
 8013220:	835a      	strh	r2, [r3, #26]
    J15_PIN_SCLK_1;
 8013222:	831a      	strh	r2, [r3, #24]
    J15_PIN_SCLK_1;
 8013224:	831a      	strh	r2, [r3, #24]
    J15_PIN_SCLK_1;
 8013226:	831a      	strh	r2, [r3, #24]
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 8013228:	d1e9      	bne.n	80131fe <MIOS32_BOARD_J15_DataSet+0x2>
    J15_PIN_SCLK_1;
    J15_PIN_SCLK_1;
  }

  // transfer to output register
  J15_PIN_RCLK_1;
 801322a:	2208      	movs	r2, #8
 801322c:	831a      	strh	r2, [r3, #24]
  J15_PIN_RCLK_1;
  J15_PIN_RCLK_0;

  return 0; // no error
#endif
}
 801322e:	4608      	mov	r0, r1
    J15_PIN_SCLK_1;
  }

  // transfer to output register
  J15_PIN_RCLK_1;
  J15_PIN_RCLK_1;
 8013230:	831a      	strh	r2, [r3, #24]
  J15_PIN_RCLK_1;
 8013232:	831a      	strh	r2, [r3, #24]
  J15_PIN_RCLK_0;
 8013234:	835a      	strh	r2, [r3, #26]

  return 0; // no error
#endif
}
 8013236:	4770      	bx	lr
 8013238:	40020000 	.word	0x40020000
 801323c:	40020c00 	.word	0x40020c00

08013240 <MIOS32_BOARD_J15_SerDataShift>:
//! (SCLK connected to J15A:E, Data line connected to J15A:RW)
//! \param[in] data the 8bit value
//! \return < 0 if access to data port not supported by board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_SerDataShift(u8 data)
{
 8013240:	b570      	push	{r4, r5, r6, lr}
 8013242:	4606      	mov	r6, r0
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  MIOS32_IRQ_Disable();
 8013244:	f7ff fa12 	bl	801266c <MIOS32_IRQ_Disable>
 8013248:	2508      	movs	r5, #8
 801324a:	4b16      	ldr	r3, [pc, #88]	; (80132a4 <MIOS32_BOARD_J15_SerDataShift+0x64>)

  int i;
  for(i=0; i<8; ++i, data <<= 1) {
    J15_PIN_SERLCD_DATAOUT(data & 0x80);
    J15_PIN_SERLCD_SCLK_0; // setup delay
 801324c:	4c15      	ldr	r4, [pc, #84]	; (80132a4 <MIOS32_BOARD_J15_SerDataShift+0x64>)
#else
  MIOS32_IRQ_Disable();

  int i;
  for(i=0; i<8; ++i, data <<= 1) {
    J15_PIN_SERLCD_DATAOUT(data & 0x80);
 801324e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8013252:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013256:	bf14      	ite	ne
 8013258:	831a      	strhne	r2, [r3, #24]
 801325a:	835a      	strheq	r2, [r3, #26]
    J15_PIN_SERLCD_SCLK_0; // setup delay
 801325c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8013260:	f44f 7000 	mov.w	r0, #512	; 0x200
  return -1; // LCD port not available
#else
  MIOS32_IRQ_Disable();

  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 8013264:	0076      	lsls	r6, r6, #1
 8013266:	3d01      	subs	r5, #1
    J15_PIN_SERLCD_DATAOUT(data & 0x80);
    J15_PIN_SERLCD_SCLK_0; // setup delay
 8013268:	8359      	strh	r1, [r3, #26]
  return -1; // LCD port not available
#else
  MIOS32_IRQ_Disable();

  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 801326a:	b2f6      	uxtb	r6, r6
    J15_PIN_SERLCD_DATAOUT(data & 0x80);
    J15_PIN_SERLCD_SCLK_0; // setup delay
 801326c:	8358      	strh	r0, [r3, #26]
    J15_PIN_SERLCD_SCLK_0; // stretch...
 801326e:	8359      	strh	r1, [r3, #26]
 8013270:	8358      	strh	r0, [r3, #26]
    J15_PIN_SERLCD_SCLK_0; // stretch...
 8013272:	8359      	strh	r1, [r3, #26]
 8013274:	8358      	strh	r0, [r3, #26]
    J15_PIN_SERLCD_SCLK_0; // stretch...
 8013276:	8359      	strh	r1, [r3, #26]
 8013278:	8358      	strh	r0, [r3, #26]
    J15_PIN_SERLCD_SCLK_0; // stretch...
 801327a:	8359      	strh	r1, [r3, #26]
 801327c:	8358      	strh	r0, [r3, #26]
    J15_PIN_SERLCD_SCLK_1;
 801327e:	8319      	strh	r1, [r3, #24]
 8013280:	8318      	strh	r0, [r3, #24]
    J15_PIN_SERLCD_SCLK_1;
 8013282:	8319      	strh	r1, [r3, #24]
 8013284:	8318      	strh	r0, [r3, #24]
    J15_PIN_SERLCD_SCLK_1;
 8013286:	8319      	strh	r1, [r3, #24]
 8013288:	8318      	strh	r0, [r3, #24]
  return -1; // LCD port not available
#else
  MIOS32_IRQ_Disable();

  int i;
  for(i=0; i<8; ++i, data <<= 1) {
 801328a:	d1de      	bne.n	801324a <MIOS32_BOARD_J15_SerDataShift+0xa>
  // Although I assume that this can't cause an issue (because CS is only relevant when
  // the display gets a SCLK_0->SCLK_1 clock), I feel better when we ensure a proper CS state
  // after each MIOS32_BOARD_J15_SerDataShift call.
  J15_PIN_SERLCD_SCLK_0;
  J15_PIN_SERLCD_SCLK_0;
  J15_PIN_SERLCD_DATAOUT(0); 
 801328c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  // With RW=1 the CS lines will go into high impedance state, and after 100..200 uS we will
  // see on the scope how CS line levels are changing, e.g. from high to mid level.
  // Although I assume that this can't cause an issue (because CS is only relevant when
  // the display gets a SCLK_0->SCLK_1 clock), I feel better when we ensure a proper CS state
  // after each MIOS32_BOARD_J15_SerDataShift call.
  J15_PIN_SERLCD_SCLK_0;
 8013290:	8361      	strh	r1, [r4, #26]
 8013292:	8360      	strh	r0, [r4, #26]
  J15_PIN_SERLCD_SCLK_0;
 8013294:	8361      	strh	r1, [r4, #26]
 8013296:	8360      	strh	r0, [r4, #26]
  J15_PIN_SERLCD_DATAOUT(0); 
 8013298:	8363      	strh	r3, [r4, #26]

  MIOS32_IRQ_Enable();
 801329a:	f7ff f9fb 	bl	8012694 <MIOS32_IRQ_Enable>

  return 0; // no error
#endif
}
 801329e:	4628      	mov	r0, r5
 80132a0:	bd70      	pop	{r4, r5, r6, pc}
 80132a2:	bf00      	nop
 80132a4:	40020800 	.word	0x40020800

080132a8 <MIOS32_BOARD_J15_RS_Set>:
//! to set the RS pin
//! \param[in] rs state of the RS pin
//! \return < 0 if access to RS pin not supported by board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_RS_Set(u8 rs)
{
 80132a8:	4b04      	ldr	r3, [pc, #16]	; (80132bc <MIOS32_BOARD_J15_RS_Set+0x14>)
 80132aa:	f44f 7280 	mov.w	r2, #256	; 0x100
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_SER(rs);
 80132ae:	b108      	cbz	r0, 80132b4 <MIOS32_BOARD_J15_RS_Set+0xc>
 80132b0:	831a      	strh	r2, [r3, #24]
 80132b2:	e000      	b.n	80132b6 <MIOS32_BOARD_J15_RS_Set+0xe>
 80132b4:	835a      	strh	r2, [r3, #26]

  return 0; // no error
#endif
}
 80132b6:	2000      	movs	r0, #0
 80132b8:	4770      	bx	lr
 80132ba:	bf00      	nop
 80132bc:	40020000 	.word	0x40020000

080132c0 <MIOS32_BOARD_J15_RW_Set>:
//! to set the RW pin
//! \param[in] rw state of the RW pin
//! \return < 0 if access to RW pin not supported by board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
 80132c0:	4b04      	ldr	r3, [pc, #16]	; (80132d4 <MIOS32_BOARD_J15_RW_Set+0x14>)
 80132c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 80132c6:	b108      	cbz	r0, 80132cc <MIOS32_BOARD_J15_RW_Set+0xc>
 80132c8:	831a      	strh	r2, [r3, #24]
 80132ca:	e000      	b.n	80132ce <MIOS32_BOARD_J15_RW_Set+0xe>
 80132cc:	835a      	strh	r2, [r3, #26]

  return 0; // no error
#endif
}
 80132ce:	2000      	movs	r0, #0
 80132d0:	4770      	bx	lr
 80132d2:	bf00      	nop
 80132d4:	40020800 	.word	0x40020800

080132d8 <MIOS32_BOARD_J15_E_Set>:
s32 MIOS32_BOARD_J15_E_Set(u8 lcd, u8 e)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  switch( lcd ) {
 80132d8:	b110      	cbz	r0, 80132e0 <MIOS32_BOARD_J15_E_Set+0x8>
 80132da:	2801      	cmp	r0, #1
 80132dc:	d10f      	bne.n	80132fe <MIOS32_BOARD_J15_E_Set+0x26>
 80132de:	e005      	b.n	80132ec <MIOS32_BOARD_J15_E_Set+0x14>
 80132e0:	4b08      	ldr	r3, [pc, #32]	; (8013304 <MIOS32_BOARD_J15_E_Set+0x2c>)
 80132e2:	f44f 7280 	mov.w	r2, #256	; 0x100
    case 0: 
      J15_PIN_E1(e);
 80132e6:	b141      	cbz	r1, 80132fa <MIOS32_BOARD_J15_E_Set+0x22>
 80132e8:	831a      	strh	r2, [r3, #24]
 80132ea:	4770      	bx	lr
 80132ec:	4b05      	ldr	r3, [pc, #20]	; (8013304 <MIOS32_BOARD_J15_E_Set+0x2c>)
 80132ee:	f44f 7200 	mov.w	r2, #512	; 0x200
      return 0; // no error

    case 1: 
      J15_PIN_E2(e);
 80132f2:	b111      	cbz	r1, 80132fa <MIOS32_BOARD_J15_E_Set+0x22>
 80132f4:	831a      	strh	r2, [r3, #24]
      return 0; // no error
 80132f6:	2000      	movs	r0, #0
 80132f8:	4770      	bx	lr
    case 0: 
      J15_PIN_E1(e);
      return 0; // no error

    case 1: 
      J15_PIN_E2(e);
 80132fa:	835a      	strh	r2, [r3, #26]
 80132fc:	e7fb      	b.n	80132f6 <MIOS32_BOARD_J15_E_Set+0x1e>
      return 0; // no error
#endif

  }

  return -1; // pin not available
 80132fe:	f04f 30ff 	mov.w	r0, #4294967295
#endif
}
 8013302:	4770      	bx	lr
 8013304:	40020800 	.word	0x40020800

08013308 <MIOS32_BOARD_J15_GetD7In>:
s32 MIOS32_BOARD_J15_GetD7In(void)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  return J15_PIN_D7_IN ? 1 : 0;
 8013308:	4b02      	ldr	r3, [pc, #8]	; (8013314 <MIOS32_BOARD_J15_GetD7In+0xc>)
 801330a:	6918      	ldr	r0, [r3, #16]
#endif
}
 801330c:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 8013310:	4770      	bx	lr
 8013312:	bf00      	nop
 8013314:	40020c00 	.word	0x40020c00

08013318 <MIOS32_BOARD_J15_D7InPullUpEnable>:
  return -1; // LCD port not available
#else
  return 0; // not relevant for MBHP_CORE_STM32 board
  // TODO: check if this is true 
#endif
}
 8013318:	2000      	movs	r0, #0
 801331a:	4770      	bx	lr

0801331c <MIOS32_BOARD_J15_PollUnbusy>:
s32 MIOS32_BOARD_J15_RS_Set(u8 rs)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_SER(rs);
 801331c:	4b1d      	ldr	r3, [pc, #116]	; (8013394 <MIOS32_BOARD_J15_PollUnbusy+0x78>)
//! \return -1 if LCD not available
//! \return -2 on timeout
//! return >= 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_PollUnbusy(u8 lcd, u32 time_out)
{
 801331e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
s32 MIOS32_BOARD_J15_RS_Set(u8 rs)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_SER(rs);
 8013322:	f44f 7280 	mov.w	r2, #256	; 0x100
//! \return -1 if LCD not available
//! \return -2 on timeout
//! return >= 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_PollUnbusy(u8 lcd, u32 time_out)
{
 8013326:	460c      	mov	r4, r1
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 8013328:	f44f 6100 	mov.w	r1, #2048	; 0x800
s32 MIOS32_BOARD_J15_RS_Set(u8 rs)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_SER(rs);
 801332c:	835a      	strh	r2, [r3, #26]
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 801332e:	f8a3 1818 	strh.w	r1, [r3, #2072]	; 0x818

  // select read (will also disable output buffer of 74HC595)
  MIOS32_BOARD_J15_RW_Set(1);

  // check if E pin is available
  if( MIOS32_BOARD_J15_E_Set(lcd, 1) < 0 )
 8013332:	2101      	movs	r1, #1
//! \return -1 if LCD not available
//! \return -2 on timeout
//! return >= 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J15_PollUnbusy(u8 lcd, u32 time_out)
{
 8013334:	4607      	mov	r7, r0

  // select read (will also disable output buffer of 74HC595)
  MIOS32_BOARD_J15_RW_Set(1);

  // check if E pin is available
  if( MIOS32_BOARD_J15_E_Set(lcd, 1) < 0 )
 8013336:	f7ff ffcf 	bl	80132d8 <MIOS32_BOARD_J15_E_Set>
 801333a:	2800      	cmp	r0, #0
 801333c:	db25      	blt.n	801338a <MIOS32_BOARD_J15_PollUnbusy+0x6e>
 801333e:	2600      	movs	r6, #0
    return -1; // LCD port not available

  // poll busy flag, timeout after 10 mS
  // each loop takes ca. 4 uS @ 72MHz, this has to be considered when defining the time_out value
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
 8013340:	b1c4      	cbz	r4, 8013374 <MIOS32_BOARD_J15_PollUnbusy+0x58>
    MIOS32_BOARD_J15_E_Set(lcd, 1);
 8013342:	4638      	mov	r0, r7
 8013344:	2101      	movs	r1, #1
 8013346:	f7ff ffc7 	bl	80132d8 <MIOS32_BOARD_J15_E_Set>
 801334a:	250a      	movs	r5, #10
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 801334c:	4a12      	ldr	r2, [pc, #72]	; (8013398 <MIOS32_BOARD_J15_PollUnbusy+0x7c>)
 801334e:	f44f 6000 	mov.w	r0, #2048	; 0x800
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
    MIOS32_BOARD_J15_E_Set(lcd, 1);

    // due to slow slope we should wait at least for 1 uS
    for(delay_ctr=0; delay_ctr<10; ++delay_ctr)
 8013352:	3d01      	subs	r5, #1
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 8013354:	8310      	strh	r0, [r2, #24]
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
    MIOS32_BOARD_J15_E_Set(lcd, 1);

    // due to slow slope we should wait at least for 1 uS
    for(delay_ctr=0; delay_ctr<10; ++delay_ctr)
 8013356:	d1f9      	bne.n	801334c <MIOS32_BOARD_J15_PollUnbusy+0x30>
      MIOS32_BOARD_J15_RW_Set(1);

    u32 busy = MIOS32_BOARD_J15_GetD7In();
 8013358:	f7ff ffd6 	bl	8013308 <MIOS32_BOARD_J15_GetD7In>
    MIOS32_BOARD_J15_E_Set(lcd, 0);
 801335c:	4629      	mov	r1, r5

    // due to slow slope we should wait at least for 1 uS
    for(delay_ctr=0; delay_ctr<10; ++delay_ctr)
      MIOS32_BOARD_J15_RW_Set(1);

    u32 busy = MIOS32_BOARD_J15_GetD7In();
 801335e:	4680      	mov	r8, r0
    MIOS32_BOARD_J15_E_Set(lcd, 0);
 8013360:	4638      	mov	r0, r7
 8013362:	f7ff ffb9 	bl	80132d8 <MIOS32_BOARD_J15_E_Set>
    if( !busy && ++repeat_ctr >= 2)
 8013366:	f1b8 0f00 	cmp.w	r8, #0
 801336a:	d101      	bne.n	8013370 <MIOS32_BOARD_J15_PollUnbusy+0x54>
 801336c:	b916      	cbnz	r6, 8013374 <MIOS32_BOARD_J15_PollUnbusy+0x58>
 801336e:	2601      	movs	r6, #1
    return -1; // LCD port not available

  // poll busy flag, timeout after 10 mS
  // each loop takes ca. 4 uS @ 72MHz, this has to be considered when defining the time_out value
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
 8013370:	3c01      	subs	r4, #1
 8013372:	e7e5      	b.n	8013340 <MIOS32_BOARD_J15_PollUnbusy+0x24>
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 8013374:	4b08      	ldr	r3, [pc, #32]	; (8013398 <MIOS32_BOARD_J15_PollUnbusy+0x7c>)
 8013376:	f44f 6100 	mov.w	r1, #2048	; 0x800
  // deselect read (output buffers of 74HC595 enabled again)
  MIOS32_BOARD_J15_RW_Set(0);

  // timeout?
  if( poll_ctr == 0 )
    return -2; // timeout error
 801337a:	2c00      	cmp	r4, #0
s32 MIOS32_BOARD_J15_RW_Set(u8 rw)
{
#if J15_AVAILABLE == 0
  return -1; // LCD port not available
#else
  J15_PIN_RW(rw);
 801337c:	8359      	strh	r1, [r3, #26]
  // deselect read (output buffers of 74HC595 enabled again)
  MIOS32_BOARD_J15_RW_Set(0);

  // timeout?
  if( poll_ctr == 0 )
    return -2; // timeout error
 801337e:	bf14      	ite	ne
 8013380:	2000      	movne	r0, #0
 8013382:	f06f 0001 	mvneq.w	r0, #1
 8013386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  // select read (will also disable output buffer of 74HC595)
  MIOS32_BOARD_J15_RW_Set(1);

  // check if E pin is available
  if( MIOS32_BOARD_J15_E_Set(lcd, 1) < 0 )
    return -1; // LCD port not available
 801338a:	f04f 30ff 	mov.w	r0, #4294967295
  if( poll_ctr == 0 )
    return -2; // timeout error

  return 0; // no error
#endif
}
 801338e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013392:	bf00      	nop
 8013394:	40020000 	.word	0x40020000
 8013398:	40020800 	.word	0x40020800

0801339c <TIM2_IRQHandler>:
//! Interrupt handlers
//! \note don't call them directly from application
/////////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_ALLOCATE_TIM2_IRQn
TIMER0_IRQ_HANDLER
{
 801339c:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER0_BASE, TIM_IT_Update) != RESET ) {
 801339e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80133a2:	2101      	movs	r1, #1
 80133a4:	f001 fd12 	bl	8014dcc <TIM_GetITStatus>
 80133a8:	b138      	cbz	r0, 80133ba <TIM2_IRQHandler+0x1e>
    TIM_ClearITPendingBit(TIMER0_BASE, TIM_IT_Update);
 80133aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80133ae:	2101      	movs	r1, #1
 80133b0:	f001 fd17 	bl	8014de2 <TIM_ClearITPendingBit>
    timer_callback[0]();
 80133b4:	4b01      	ldr	r3, [pc, #4]	; (80133bc <TIM2_IRQHandler+0x20>)
 80133b6:	6818      	ldr	r0, [r3, #0]
 80133b8:	4780      	blx	r0
 80133ba:	bd08      	pop	{r3, pc}
 80133bc:	20000200 	.word	0x20000200

080133c0 <TIM3_IRQHandler>:
}
#endif

#ifndef MIOS32_DONT_ALLOCATE_TIM3_IRQn
TIMER1_IRQ_HANDLER
{
 80133c0:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER1_BASE, TIM_IT_Update) != RESET ) {
 80133c2:	4806      	ldr	r0, [pc, #24]	; (80133dc <TIM3_IRQHandler+0x1c>)
 80133c4:	2101      	movs	r1, #1
 80133c6:	f001 fd01 	bl	8014dcc <TIM_GetITStatus>
 80133ca:	b130      	cbz	r0, 80133da <TIM3_IRQHandler+0x1a>
    TIM_ClearITPendingBit(TIMER1_BASE, TIM_IT_Update);
 80133cc:	4803      	ldr	r0, [pc, #12]	; (80133dc <TIM3_IRQHandler+0x1c>)
 80133ce:	2101      	movs	r1, #1
 80133d0:	f001 fd07 	bl	8014de2 <TIM_ClearITPendingBit>
    timer_callback[1]();
 80133d4:	4b02      	ldr	r3, [pc, #8]	; (80133e0 <TIM3_IRQHandler+0x20>)
 80133d6:	6858      	ldr	r0, [r3, #4]
 80133d8:	4780      	blx	r0
 80133da:	bd08      	pop	{r3, pc}
 80133dc:	40000400 	.word	0x40000400
 80133e0:	20000200 	.word	0x20000200

080133e4 <TIM5_IRQHandler>:
}
#endif

#ifndef MIOS32_DONT_ALLOCATE_TIM5_IRQn
TIMER2_IRQ_HANDLER
{
 80133e4:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER2_BASE, TIM_IT_Update) != RESET ) {
 80133e6:	4806      	ldr	r0, [pc, #24]	; (8013400 <TIM5_IRQHandler+0x1c>)
 80133e8:	2101      	movs	r1, #1
 80133ea:	f001 fcef 	bl	8014dcc <TIM_GetITStatus>
 80133ee:	b130      	cbz	r0, 80133fe <TIM5_IRQHandler+0x1a>
    TIM_ClearITPendingBit(TIMER2_BASE, TIM_IT_Update);
 80133f0:	4803      	ldr	r0, [pc, #12]	; (8013400 <TIM5_IRQHandler+0x1c>)
 80133f2:	2101      	movs	r1, #1
 80133f4:	f001 fcf5 	bl	8014de2 <TIM_ClearITPendingBit>
    timer_callback[2]();
 80133f8:	4b02      	ldr	r3, [pc, #8]	; (8013404 <TIM5_IRQHandler+0x20>)
 80133fa:	6898      	ldr	r0, [r3, #8]
 80133fc:	4780      	blx	r0
 80133fe:	bd08      	pop	{r3, pc}
 8013400:	40000c00 	.word	0x40000c00
 8013404:	20000200 	.word	0x20000200

08013408 <MIOS32_DELAY_Init>:
//!
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Init(u32 mode)
{
 8013408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 801340a:	4604      	mov	r4, r0
 801340c:	b9b8      	cbnz	r0, 801343e <MIOS32_DELAY_Init+0x36>
    return -1; // unsupported mode

  // enable timer clock
  if( MIOS32_DELAY_TIMER == TIM1 || MIOS32_DELAY_TIMER == TIM8 )
    RCC_APB2PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);
 801340e:	2001      	movs	r0, #1
 8013410:	4601      	mov	r1, r0
 8013412:	f001 fb55 	bl	8014ac0 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
 8013416:	20a7      	movs	r0, #167	; 0xa7
  else
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
 8013418:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
 801341c:	f8ad 0004 	strh.w	r0, [sp, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInit(MIOS32_DELAY_TIMER, &TIM_TimeBaseStructure);
 8013420:	a901      	add	r1, sp, #4
 8013422:	4809      	ldr	r0, [pc, #36]	; (8013448 <MIOS32_DELAY_Init+0x40>)
  else
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
 8013424:	9302      	str	r3, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8013426:	f8ad 400c 	strh.w	r4, [sp, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 801342a:	f8ad 4006 	strh.w	r4, [sp, #6]
  TIM_TimeBaseInit(MIOS32_DELAY_TIMER, &TIM_TimeBaseStructure);
 801342e:	f001 fc83 	bl	8014d38 <TIM_TimeBaseInit>

  // enable counter
  TIM_Cmd(MIOS32_DELAY_TIMER, ENABLE);
 8013432:	4805      	ldr	r0, [pc, #20]	; (8013448 <MIOS32_DELAY_Init+0x40>)
 8013434:	2101      	movs	r1, #1
 8013436:	f001 fcbd 	bl	8014db4 <TIM_Cmd>

  return 0; // no error
 801343a:	4620      	mov	r0, r4
 801343c:	e001      	b.n	8013442 <MIOS32_DELAY_Init+0x3a>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 801343e:	f04f 30ff 	mov.w	r0, #4294967295

  // enable counter
  TIM_Cmd(MIOS32_DELAY_TIMER, ENABLE);

  return 0; // no error
}
 8013442:	b004      	add	sp, #16
 8013444:	bd10      	pop	{r4, pc}
 8013446:	bf00      	nop
 8013448:	40010000 	.word	0x40010000

0801344c <MIOS32_DELAY_Wait_uS>:
//! \param[in] uS delay (1..65535 microseconds)
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Wait_uS(u16 uS)
{
  u16 start = MIOS32_DELAY_TIMER->CNT;
 801344c:	4b04      	ldr	r3, [pc, #16]	; (8013460 <MIOS32_DELAY_Wait_uS+0x14>)
 801344e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8013450:	b289      	uxth	r1, r1

  // note that this even works on 16bit counter wrap-arounds
  while( (u16)(MIOS32_DELAY_TIMER->CNT - start) <= uS );
 8013452:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013454:	1a52      	subs	r2, r2, r1
 8013456:	b292      	uxth	r2, r2
 8013458:	4282      	cmp	r2, r0
 801345a:	d9fa      	bls.n	8013452 <MIOS32_DELAY_Wait_uS+0x6>

  return 0; // no error
}
 801345c:	2000      	movs	r0, #0
 801345e:	4770      	bx	lr
 8013460:	40010000 	.word	0x40010000

08013464 <MIOS32_AIN_Init>:
  // finally start initial conversion
  MIOS32_AIN_StartConversions();

  return 0;
#endif
}
 8013464:	f04f 30ff 	mov.w	r0, #4294967295
 8013468:	4770      	bx	lr

0801346a <MIOS32_AIN_Handler>:
  // start next scan
  MIOS32_AIN_StartConversions();

  return 0; // no error
#endif
}
 801346a:	f04f 30ff 	mov.w	r0, #4294967295
 801346e:	4770      	bx	lr

08013470 <USBD_USR_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
  *length = sizeof(MIOS32_USB_DeviceDescriptor);
 8013470:	2312      	movs	r3, #18
 8013472:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)MIOS32_USB_DeviceDescriptor;
}
 8013474:	4800      	ldr	r0, [pc, #0]	; (8013478 <USBD_USR_DeviceDescriptor+0x8>)
 8013476:	4770      	bx	lr
 8013478:	0801a9b4 	.word	0x0801a9b4

0801347c <USBD_USR_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 801347c:	2304      	movs	r3, #4
 801347e:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)USBD_LangIDDesc;
}
 8013480:	4800      	ldr	r0, [pc, #0]	; (8013484 <USBD_USR_LangIDStrDescriptor+0x8>)
 8013482:	4770      	bx	lr
 8013484:	0801a9b0 	.word	0x0801a9b0

08013488 <USBD_USR_Init>:
*         Displays the message on LCD for host lib initialization
* @param  None
* @retval None
*/
static void USBD_USR_Init(void)
{   
 8013488:	4770      	bx	lr

0801348a <USBD_USR_DeviceReset>:
*         Displays the message on LCD on device Reset Event
* @param  speed : device speed
* @retval None
*/
static void USBD_USR_DeviceReset(uint8_t speed )
{
 801348a:	4770      	bx	lr

0801348c <USBD_USR_DeviceConnected>:
*         Displays the message on LCD on device connection Event
* @param  None
* @retval Staus
*/
static void USBD_USR_DeviceConnected (void)
{
 801348c:	4770      	bx	lr

0801348e <USBD_USR_DeviceSuspended>:
*         Displays the message on LCD on device suspend Event
* @param  None
* @retval None
*/
static void USBD_USR_DeviceSuspended(void)
{
 801348e:	4770      	bx	lr

08013490 <USBD_USR_DeviceResumed>:
*         Displays the message on LCD on device resume Event
* @param  None
* @retval None
*/
static void USBD_USR_DeviceResumed(void)
{
 8013490:	4770      	bx	lr

08013492 <USBH_USR_Init>:
 *         Displays the message on LCD for host lib initialization
 * @param  None
 * @retval None
 */
static void USBH_USR_Init(void)
{
 8013492:	4770      	bx	lr

08013494 <USBH_USR_DeviceAttached>:
 *         Displays the message on LCD on device attached
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceAttached(void)
{  
 8013494:	4770      	bx	lr

08013496 <USBH_USR_UnrecoveredError>:
 * @brief  USBH_USR_UnrecoveredError
 * @param  None
 * @retval None
 */
static void USBH_USR_UnrecoveredError (void)
{
 8013496:	4770      	bx	lr

08013498 <USBH_USR_ResetDevice>:
 *         Reset USB Device
 * @param  None
 * @retval None
 */
static void USBH_USR_ResetDevice(void)
{
 8013498:	4770      	bx	lr

0801349a <USBH_USR_DeviceSpeedDetected>:
 *         Displays the message on LCD for device speed
 * @param  Devicespeed : Device Speed
 * @retval None
 */
static void USBH_USR_DeviceSpeedDetected(uint8_t DeviceSpeed)
{
 801349a:	4770      	bx	lr

0801349c <USBH_USR_Device_DescAvailable>:
 *         Displays the message on LCD for device descriptor
 * @param  DeviceDesc : device descriptor
 * @retval None
 */
static void USBH_USR_Device_DescAvailable(void *DeviceDesc)
{
 801349c:	4770      	bx	lr

0801349e <USBH_USR_DeviceAddressAssigned>:
 *         USB device is successfully assigned the Address
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceAddressAssigned(void)
{
 801349e:	4770      	bx	lr

080134a0 <USBH_USR_Configuration_DescAvailable>:
 * @retval None
 */
static void USBH_USR_Configuration_DescAvailable(USBH_CfgDesc_TypeDef * cfgDesc,
						 USBH_InterfaceDesc_TypeDef *itfDesc,
						 USBH_EpDesc_TypeDef *epDesc)
{
 80134a0:	4770      	bx	lr

080134a2 <USBH_USR_Manufacturer_String>:
 *         Displays the message on LCD for Manufacturer String
 * @param  ManufacturerString : Manufacturer String of Device
 * @retval None
 */
static void USBH_USR_Manufacturer_String(void *ManufacturerString)
{
 80134a2:	4770      	bx	lr

080134a4 <USBH_USR_Product_String>:
 *         Displays the message on LCD for Product String
 * @param  ProductString : Product String of Device
 * @retval None
 */
static void USBH_USR_Product_String(void *ProductString)
{
 80134a4:	4770      	bx	lr

080134a6 <USBH_USR_SerialNum_String>:
 *         Displays the message on LCD for SerialNum_String
 * @param  SerialNumString : SerialNum_String of device
 * @retval None
 */
static void USBH_USR_SerialNum_String(void *SerialNumString)
{
 80134a6:	4770      	bx	lr

080134a8 <USBH_USR_EnumerationDone>:
 *         application jump to class
 * @param  None
 * @retval None
 */
static void USBH_USR_EnumerationDone(void)
{
 80134a8:	4770      	bx	lr

080134aa <USBH_USR_DeviceNotSupported>:
 *         Device is not supported
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceNotSupported(void)
{
 80134aa:	4770      	bx	lr

080134ac <USBH_USR_UserInput>:
 * @retval USBH_USR_Status : User response for key button
 */
static USBH_USR_Status USBH_USR_UserInput(void)
{
  return USBH_USR_RESP_OK;
}
 80134ac:	2001      	movs	r0, #1
 80134ae:	4770      	bx	lr

080134b0 <USBH_USR_OverCurrentDetected>:
 *         Device Overcurrent detection event
 * @param  None
 * @retval None
 */
static void USBH_USR_OverCurrentDetected (void)
{
 80134b0:	4770      	bx	lr

080134b2 <USBH_USR_Application>:
* @retval Staus
*/
static int USBH_USR_Application(void)
{
  return (0);
}
 80134b2:	2000      	movs	r0, #0
 80134b4:	4770      	bx	lr

080134b6 <USBH_USR_DeInit>:
 *         Deinit User state and associated variables
 * @param  None
 * @retval None
 */
static void USBH_USR_DeInit(void)
{
 80134b6:	4770      	bx	lr

080134b8 <MIOS32_USB_CLASS_Setup>:
					USB_SETUP_REQ *req)
{
  // not relevant for USB MIDI

  return USBD_OK;
}
 80134b8:	2000      	movs	r0, #0
 80134ba:	4770      	bx	lr

080134bc <MIOS32_USB_CLASS_EP0_RxReady>:
static uint8_t  MIOS32_USB_CLASS_EP0_RxReady (void  *pdev)
{ 
  // not relevant for USB MIDI
  
  return USBD_OK;
}
 80134bc:	2000      	movs	r0, #0
 80134be:	4770      	bx	lr

080134c0 <MIOS32_USB_CLASS_GetCfgDesc>:
  if( MIOS32_USB_ForceSingleUSB() ) {
    *length = sizeof (MIOS32_USB_ConfigDescriptor_SingleUSB);
    return (uint8_t *)MIOS32_USB_ConfigDescriptor_SingleUSB;
  }
#endif
  *length = sizeof (MIOS32_USB_ConfigDescriptor);
 80134c0:	2365      	movs	r3, #101	; 0x65
 80134c2:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)MIOS32_USB_ConfigDescriptor;
}
 80134c4:	4800      	ldr	r0, [pc, #0]	; (80134c8 <MIOS32_USB_CLASS_GetCfgDesc+0x8>)
 80134c6:	4770      	bx	lr
 80134c8:	0801a9f3 	.word	0x0801a9f3

080134cc <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80134cc:	b510      	push	{r4, lr}
  const u8 serial_number_dummy_str[] = "42";
 80134ce:	4b0b      	ldr	r3, [pc, #44]	; (80134fc <USBD_USR_SerialStrDescriptor+0x30>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80134d0:	b08c      	sub	sp, #48	; 0x30
  const u8 serial_number_dummy_str[] = "42";
 80134d2:	7898      	ldrb	r0, [r3, #2]
 80134d4:	881a      	ldrh	r2, [r3, #0]
 80134d6:	f88d 0006 	strb.w	r0, [sp, #6]

  u8 serial_number_str[40];
  if( MIOS32_SYS_SerialNumberGet((char *)serial_number_str) >= 0 ) {
 80134da:	a802      	add	r0, sp, #8
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80134dc:	460c      	mov	r4, r1
  const u8 serial_number_dummy_str[] = "42";
 80134de:	f8ad 2004 	strh.w	r2, [sp, #4]

  u8 serial_number_str[40];
  if( MIOS32_SYS_SerialNumberGet((char *)serial_number_str) >= 0 ) {
 80134e2:	f7fe ffd3 	bl	801248c <MIOS32_SYS_SerialNumberGet>
 80134e6:	2800      	cmp	r0, #0
    USBD_GetString ((uint8_t*)serial_number_str, USBD_StrDesc, length);
 80134e8:	bfac      	ite	ge
 80134ea:	a802      	addge	r0, sp, #8
  } else {
    USBD_GetString ((uint8_t*)serial_number_dummy_str, USBD_StrDesc, length);
 80134ec:	a801      	addlt	r0, sp, #4
 80134ee:	4904      	ldr	r1, [pc, #16]	; (8013500 <USBD_USR_SerialStrDescriptor+0x34>)
 80134f0:	4622      	mov	r2, r4
 80134f2:	f002 f86b 	bl	80155cc <USBD_GetString>
  }

  return USBD_StrDesc;
}
 80134f6:	4802      	ldr	r0, [pc, #8]	; (8013500 <USBD_USR_SerialStrDescriptor+0x34>)
 80134f8:	b00c      	add	sp, #48	; 0x30
 80134fa:	bd10      	pop	{r4, pc}
 80134fc:	0801a9e4 	.word	0x0801a9e4
 8013500:	20003cac 	.word	0x20003cac

08013504 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8013504:	b570      	push	{r4, r5, r6, lr}
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
 8013506:	4b15      	ldr	r3, [pc, #84]	; (801355c <USBD_USR_ProductStrDescriptor+0x58>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8013508:	b086      	sub	sp, #24
 801350a:	460a      	mov	r2, r1
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
 801350c:	466d      	mov	r5, sp
 801350e:	f103 0618 	add.w	r6, r3, #24
 8013512:	6818      	ldr	r0, [r3, #0]
 8013514:	6859      	ldr	r1, [r3, #4]
 8013516:	462c      	mov	r4, r5
 8013518:	c403      	stmia	r4!, {r0, r1}
 801351a:	3308      	adds	r3, #8
 801351c:	42b3      	cmp	r3, r6
 801351e:	4625      	mov	r5, r4
 8013520:	d1f7      	bne.n	8013512 <USBD_USR_ProductStrDescriptor+0xe>
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 8013522:	2300      	movs	r3, #0
*         return the product string descriptor
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
 8013524:	480e      	ldr	r0, [pc, #56]	; (8013560 <USBD_USR_ProductStrDescriptor+0x5c>)
 8013526:	1819      	adds	r1, r3, r0
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 8013528:	7808      	ldrb	r0, [r1, #0]
 801352a:	b158      	cbz	r0, 8013544 <USBD_USR_ProductStrDescriptor+0x40>
    if( product_str_user[j] < 0x20 || product_str_user[j] >= 0x80 )
 801352c:	3820      	subs	r0, #32
      valid_str = 0;
 801352e:	285f      	cmp	r0, #95	; 0x5f
 8013530:	bf8c      	ite	hi
 8013532:	2000      	movhi	r0, #0
 8013534:	2001      	movls	r0, #1
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 8013536:	3301      	adds	r3, #1
 8013538:	2b20      	cmp	r3, #32
 801353a:	d006      	beq.n	801354a <USBD_USR_ProductStrDescriptor+0x46>
 801353c:	2800      	cmp	r0, #0
 801353e:	d1f1      	bne.n	8013524 <USBD_USR_ProductStrDescriptor+0x20>
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
  int len;

  // buffer[0] and [1] initialized below
  // check for user defined product string
  char *product_str_ptr = (char *)product_str;
 8013540:	4668      	mov	r0, sp
 8013542:	e005      	b.n	8013550 <USBD_USR_ProductStrDescriptor+0x4c>
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
    if( product_str_user[j] < 0x20 || product_str_user[j] >= 0x80 )
      valid_str = 0;
  }
  if( valid_str && len )
 8013544:	2b00      	cmp	r3, #0
 8013546:	d0fb      	beq.n	8013540 <USBD_USR_ProductStrDescriptor+0x3c>
 8013548:	e001      	b.n	801354e <USBD_USR_ProductStrDescriptor+0x4a>
 801354a:	2800      	cmp	r0, #0
 801354c:	d0f8      	beq.n	8013540 <USBD_USR_ProductStrDescriptor+0x3c>
    product_str_ptr = product_str_user;
 801354e:	4804      	ldr	r0, [pc, #16]	; (8013560 <USBD_USR_ProductStrDescriptor+0x5c>)
#endif

  USBD_GetString ((uint8_t*)product_str_ptr, USBD_StrDesc, length);
 8013550:	4904      	ldr	r1, [pc, #16]	; (8013564 <USBD_USR_ProductStrDescriptor+0x60>)
 8013552:	f002 f83b 	bl	80155cc <USBD_GetString>

  return USBD_StrDesc;
}
 8013556:	4803      	ldr	r0, [pc, #12]	; (8013564 <USBD_USR_ProductStrDescriptor+0x60>)
 8013558:	b006      	add	sp, #24
 801355a:	bd70      	pop	{r4, r5, r6, pc}
 801355c:	0801a714 	.word	0x0801a714
 8013560:	08003fe0 	.word	0x08003fe0
 8013564:	20003cac 	.word	0x20003cac

08013568 <USBD_USR_InterfaceStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 8013568:	f7ff bfcc 	b.w	8013504 <USBD_USR_ProductStrDescriptor>

0801356c <USBD_USR_ConfigStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 801356c:	f7ff bfca 	b.w	8013504 <USBD_USR_ProductStrDescriptor>

08013570 <MIOS32_USB_CLASS_GetUsrStrDesc>:
}


static uint8_t *MIOS32_USB_CLASS_GetUsrStrDesc(uint8_t speed, uint8_t index, uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 8013570:	4611      	mov	r1, r2
 8013572:	f7ff bfc7 	b.w	8013504 <USBD_USR_ProductStrDescriptor>
	...

08013578 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8013578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 801357a:	4c08      	ldr	r4, [pc, #32]	; (801359c <USBD_USR_ManufacturerStrDescriptor+0x24>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 801357c:	460a      	mov	r2, r1
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 801357e:	6820      	ldr	r0, [r4, #0]
 8013580:	6861      	ldr	r1, [r4, #4]
 8013582:	ab01      	add	r3, sp, #4
 8013584:	c303      	stmia	r3!, {r0, r1}
 8013586:	68a0      	ldr	r0, [r4, #8]
  USBD_GetString ((uint8_t*)vendor_str, USBD_StrDesc, length);
 8013588:	4c05      	ldr	r4, [pc, #20]	; (80135a0 <USBD_USR_ManufacturerStrDescriptor+0x28>)
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 801358a:	6018      	str	r0, [r3, #0]
  USBD_GetString ((uint8_t*)vendor_str, USBD_StrDesc, length);
 801358c:	4621      	mov	r1, r4
 801358e:	a801      	add	r0, sp, #4
 8013590:	f002 f81c 	bl	80155cc <USBD_GetString>
  return USBD_StrDesc;
}
 8013594:	4620      	mov	r0, r4
 8013596:	b004      	add	sp, #16
 8013598:	bd10      	pop	{r4, pc}
 801359a:	bf00      	nop
 801359c:	0801a9e7 	.word	0x0801a9e7
 80135a0:	20003cac 	.word	0x20003cac

080135a4 <MIOS32_USB_CLASS_DataOut>:
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataOut (void *pdev, uint8_t epnum)
{      
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == MIOS32_USB_MIDI_DATA_OUT_EP )
 80135a4:	2902      	cmp	r1, #2
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataOut (void *pdev, uint8_t epnum)
{      
 80135a6:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == MIOS32_USB_MIDI_DATA_OUT_EP )
 80135a8:	d103      	bne.n	80135b2 <MIOS32_USB_CLASS_DataOut+0xe>
    MIOS32_USB_MIDI_EP2_OUT_Callback(epnum, 0); // parameters not relevant for STM32F4
 80135aa:	4608      	mov	r0, r1
 80135ac:	2100      	movs	r1, #0
 80135ae:	f000 fc99 	bl	8013ee4 <MIOS32_USB_MIDI_EP2_OUT_Callback>
#endif

  return USBD_OK;
}
 80135b2:	2000      	movs	r0, #0
 80135b4:	bd08      	pop	{r3, pc}

080135b6 <MIOS32_USB_CLASS_DataIn>:
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataIn (void *pdev, uint8_t epnum)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == (MIOS32_USB_MIDI_DATA_IN_EP & 0x7f) )
 80135b6:	2901      	cmp	r1, #1
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataIn (void *pdev, uint8_t epnum)
{
 80135b8:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == (MIOS32_USB_MIDI_DATA_IN_EP & 0x7f) )
 80135ba:	d103      	bne.n	80135c4 <MIOS32_USB_CLASS_DataIn+0xe>
    MIOS32_USB_MIDI_EP1_IN_Callback(epnum, 0); // parameters not relevant for STM32F4
 80135bc:	4608      	mov	r0, r1
 80135be:	2100      	movs	r1, #0
 80135c0:	f000 fc88 	bl	8013ed4 <MIOS32_USB_MIDI_EP1_IN_Callback>
#endif
  
  return USBD_OK;
}
 80135c4:	2000      	movs	r0, #0
 80135c6:	bd08      	pop	{r3, pc}

080135c8 <MIOS32_USB_CLASS_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DeInit (void  *pdev, 
					 uint8_t cfgidx)
{
 80135c8:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Close Endpoints
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_OUT_EP);
 80135ca:	2102      	movs	r1, #2
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DeInit (void  *pdev, 
					 uint8_t cfgidx)
{
 80135cc:	4604      	mov	r4, r0
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Close Endpoints
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_OUT_EP);
 80135ce:	f003 fbfe 	bl	8016dce <DCD_EP_Close>
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_IN_EP);
 80135d2:	4620      	mov	r0, r4
 80135d4:	2181      	movs	r1, #129	; 0x81
 80135d6:	f003 fbfa 	bl	8016dce <DCD_EP_Close>
#endif
  
  return USBD_OK;
}
 80135da:	2000      	movs	r0, #0
 80135dc:	bd10      	pop	{r4, pc}

080135de <USBH_USR_DeviceDisconnected>:
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceDisconnected (void)
{
  MIOS32_USB_MIDI_ChangeConnectionState(0);
 80135de:	2000      	movs	r0, #0
 80135e0:	f000 bb26 	b.w	8013c30 <MIOS32_USB_MIDI_ChangeConnectionState>

080135e4 <USBD_USR_DeviceDisconnected>:
* @retval Staus
*/
static void USBD_USR_DeviceDisconnected (void)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  MIOS32_USB_MIDI_ChangeConnectionState(0);
 80135e4:	2000      	movs	r0, #0
 80135e6:	f000 bb23 	b.w	8013c30 <MIOS32_USB_MIDI_ChangeConnectionState>

080135ea <USBD_USR_DeviceConfigured>:
* @retval Staus
*/
static void USBD_USR_DeviceConfigured (void)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  MIOS32_USB_MIDI_ChangeConnectionState(1);
 80135ea:	2001      	movs	r0, #1
 80135ec:	f000 bb20 	b.w	8013c30 <MIOS32_USB_MIDI_ChangeConnectionState>

080135f0 <MIOS32_USB_CLASS_Init>:
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 80135f0:	2102      	movs	r1, #2
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
 80135f2:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 80135f4:	2240      	movs	r2, #64	; 0x40
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
 80135f6:	4604      	mov	r4, r0
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 80135f8:	460b      	mov	r3, r1
 80135fa:	f003 fbc7 	bl	8016d8c <DCD_EP_Open>
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_IN_EP, MIOS32_USB_MIDI_DATA_IN_SIZE, USB_OTG_EP_BULK);
 80135fe:	2181      	movs	r1, #129	; 0x81
 8013600:	2240      	movs	r2, #64	; 0x40
 8013602:	2302      	movs	r3, #2
 8013604:	4620      	mov	r0, r4
 8013606:	f003 fbc1 	bl	8016d8c <DCD_EP_Open>

  // configuration for next transfer
  DCD_EP_PrepareRx(&USB_OTG_dev,
 801360a:	2102      	movs	r1, #2
 801360c:	4a03      	ldr	r2, [pc, #12]	; (801361c <MIOS32_USB_CLASS_Init+0x2c>)
 801360e:	4804      	ldr	r0, [pc, #16]	; (8013620 <MIOS32_USB_CLASS_Init+0x30>)
 8013610:	2340      	movs	r3, #64	; 0x40
 8013612:	f003 fbf5 	bl	8016e00 <DCD_EP_PrepareRx>
		   (uint8_t*)(USB_rx_buffer),
		   MIOS32_USB_MIDI_DATA_OUT_SIZE);
#endif

  return USBD_OK;
}
 8013616:	2000      	movs	r0, #0
 8013618:	bd10      	pop	{r4, pc}
 801361a:	bf00      	nop
 801361c:	20003150 	.word	0x20003150
 8013620:	20003190 	.word	0x20003190

08013624 <USB_OTG_BSP_Init>:
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8013624:	b573      	push	{r0, r1, r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 8013626:	2001      	movs	r0, #1

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8013628:	4c24      	ldr	r4, [pc, #144]	; (80136bc <USB_OTG_BSP_Init+0x98>)

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 801362a:	4601      	mov	r1, r0
 801362c:	f001 fa24 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8013630:	2000      	movs	r0, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;
 8013632:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8013636:	2502      	movs	r5, #2
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8013638:	2603      	movs	r6, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 801363a:	f88d 0006 	strb.w	r0, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 801363e:	f88d 0007 	strb.w	r0, [sp, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8013642:	4669      	mov	r1, sp
 8013644:	4620      	mov	r0, r4
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;
 8013646:	9300      	str	r3, [sp, #0]

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8013648:	f88d 5004 	strb.w	r5, [sp, #4]
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 801364c:	f88d 6005 	strb.w	r6, [sp, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8013650:	f001 f916 	bl	8014880 <GPIO_Init>

  GPIO_PinAFConfig(GPIOA,GPIO_PinSource8,GPIO_AF_OTG1_FS) ;
 8013654:	4620      	mov	r0, r4
 8013656:	2108      	movs	r1, #8
 8013658:	220a      	movs	r2, #10
 801365a:	f001 f96b 	bl	8014934 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_OTG1_FS) ;
 801365e:	4620      	mov	r0, r4
 8013660:	2109      	movs	r1, #9
 8013662:	220a      	movs	r2, #10
 8013664:	f001 f966 	bl	8014934 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
 8013668:	4620      	mov	r0, r4
 801366a:	210b      	movs	r1, #11
 801366c:	220a      	movs	r2, #10
 801366e:	f001 f961 	bl	8014934 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
 8013672:	220a      	movs	r2, #10
 8013674:	4620      	mov	r0, r4
 8013676:	210c      	movs	r1, #12
 8013678:	f001 f95c 	bl	8014934 <GPIO_PinAFConfig>

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 801367c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013680:	9100      	str	r1, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8013682:	f88d 5004 	strb.w	r5, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8013686:	4620      	mov	r0, r4
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8013688:	2501      	movs	r5, #1
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 801368a:	4669      	mov	r1, sp
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 801368c:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8013690:	f88d 6005 	strb.w	r6, [sp, #5]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8013694:	f001 f8f4 	bl	8014880 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;
 8013698:	210a      	movs	r1, #10
 801369a:	460a      	mov	r2, r1
 801369c:	4620      	mov	r0, r4
 801369e:	f001 f949 	bl	8014934 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80136a2:	4629      	mov	r1, r5
 80136a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80136a8:	f001 fa0a 	bl	8014ac0 <RCC_APB2PeriphClockCmd>
  RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
 80136ac:	2080      	movs	r0, #128	; 0x80
 80136ae:	4629      	mov	r1, r5
 80136b0:	f001 f9ee 	bl	8014a90 <RCC_AHB2PeriphClockCmd>

  EXTI_ClearITPendingBit(EXTI_Line0);
 80136b4:	4628      	mov	r0, r5
 80136b6:	f001 f8dd 	bl	8014874 <EXTI_ClearITPendingBit>
}
 80136ba:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 80136bc:	40020000 	.word	0x40020000

080136c0 <USB_OTG_BSP_EnableInterrupt>:
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
  MIOS32_IRQ_Install(OTG_FS_IRQn, MIOS32_IRQ_USB_PRIORITY);
 80136c0:	2043      	movs	r0, #67	; 0x43
 80136c2:	2108      	movs	r1, #8
 80136c4:	f7fe bffa 	b.w	80126bc <MIOS32_IRQ_Install>

080136c8 <OTG_FS_IRQHandler>:
  * @brief  This function handles OTG_FS Handler.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 80136c8:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_HOST
  if( USB_OTG_IsHostMode(&USB_OTG_dev) ) {
 80136ca:	4808      	ldr	r0, [pc, #32]	; (80136ec <OTG_FS_IRQHandler+0x24>)
 80136cc:	f002 feb4 	bl	8016438 <USB_OTG_IsHostMode>
 80136d0:	b118      	cbz	r0, 80136da <OTG_FS_IRQHandler+0x12>
    USBH_OTG_ISR_Handler(&USB_OTG_dev);
 80136d2:	4806      	ldr	r0, [pc, #24]	; (80136ec <OTG_FS_IRQHandler+0x24>)
 80136d4:	f005 f8a2 	bl	801881c <USBH_OTG_ISR_Handler>
 80136d8:	e002      	b.n	80136e0 <OTG_FS_IRQHandler+0x18>
  } else {
    USBD_OTG_ISR_Handler(&USB_OTG_dev);
 80136da:	4804      	ldr	r0, [pc, #16]	; (80136ec <OTG_FS_IRQHandler+0x24>)
 80136dc:	f003 fc0e 	bl	8016efc <USBD_OTG_ISR_Handler>
  }

  STM32_USBO_OTG_ISR_Handler(&USB_OTG_dev);
 80136e0:	4802      	ldr	r0, [pc, #8]	; (80136ec <OTG_FS_IRQHandler+0x24>)
#else
  USBD_OTG_ISR_Handler(&USB_OTG_dev);
#endif
}
 80136e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    USBH_OTG_ISR_Handler(&USB_OTG_dev);
  } else {
    USBD_OTG_ISR_Handler(&USB_OTG_dev);
  }

  STM32_USBO_OTG_ISR_Handler(&USB_OTG_dev);
 80136e6:	f005 b923 	b.w	8018930 <STM32_USBO_OTG_ISR_Handler>
 80136ea:	bf00      	nop
 80136ec:	20003190 	.word	0x20003190

080136f0 <USB_OTG_BSP_uDelay>:
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 80136f0:	b280      	uxth	r0, r0
 80136f2:	f7ff beab 	b.w	801344c <MIOS32_DELAY_Wait_uS>

080136f6 <USB_OTG_BSP_mDelay>:
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
  USB_OTG_BSP_uDelay(msec * 1000);
 80136f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80136fa:	4358      	muls	r0, r3
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 80136fc:	b280      	uxth	r0, r0
 80136fe:	f7ff bea5 	b.w	801344c <MIOS32_DELAY_Wait_uS>
	...

08013704 <USB_OTG_BSP_ConfigVBUS>:
  *         Configures the IO for the Vbus and OverCurrent
  * @param  None
  * @retval None
  */
void  USB_OTG_BSP_ConfigVBUS(USB_OTG_CORE_HANDLE *pdev)
{
 8013704:	b537      	push	{r0, r1, r2, r4, r5, lr}
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
 8013706:	2004      	movs	r0, #4
 8013708:	2101      	movs	r1, #1
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 801370a:	4d0e      	ldr	r5, [pc, #56]	; (8013744 <USB_OTG_BSP_ConfigVBUS+0x40>)
void  USB_OTG_BSP_ConfigVBUS(USB_OTG_CORE_HANDLE *pdev)
{
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
 801370c:	f001 f9b4 	bl	8014a78 <RCC_AHB1PeriphClockCmd>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8013710:	2000      	movs	r0, #0
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8013712:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8013714:	2303      	movs	r3, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8013716:	f88d 0006 	strb.w	r0, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 801371a:	f88d 0007 	strb.w	r0, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 801371e:	4669      	mov	r1, sp
 8013720:	4628      	mov	r0, r5
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8013722:	f88d 3005 	strb.w	r3, [sp, #5]
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8013726:	9400      	str	r4, [sp, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8013728:	f88d 4004 	strb.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 801372c:	f001 f8a8 	bl	8014880 <GPIO_Init>

  /* By Default, DISABLE is needed on output of the Power Switch */
  GPIO_SetBits(GPIOC, GPIO_Pin_0);
 8013730:	4628      	mov	r0, r5
 8013732:	4621      	mov	r1, r4
 8013734:	f001 f8fa 	bl	801492c <GPIO_SetBits>
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 8013738:	f44f 6054 	mov.w	r0, #3392	; 0xd40
 801373c:	f7ff fe86 	bl	801344c <MIOS32_DELAY_Wait_uS>
  /* By Default, DISABLE is needed on output of the Power Switch */
  GPIO_SetBits(GPIOC, GPIO_Pin_0);
  
  USB_OTG_BSP_mDelay(200);   /* Delay is need for stabilising the Vbus Low in Reset Condition, when Vbus=1 and Reset-button is pressed by user */
#endif
}
 8013740:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8013742:	bf00      	nop
 8013744:	40020800 	.word	0x40020800

08013748 <USB_OTG_BSP_DriveVBUS>:
  clears this bit on an overcurrent condition.
  */
  if (0 == state)
  { 
    /* DISABLE is needed on output of the Power Switch */
    GPIO_SetBits(GPIOC, GPIO_Pin_0);
 8013748:	4803      	ldr	r0, [pc, #12]	; (8013758 <USB_OTG_BSP_DriveVBUS+0x10>)
  
  Bit 12 PPWR: Port power
  The application uses this field to control power to this port, and the core 
  clears this bit on an overcurrent condition.
  */
  if (0 == state)
 801374a:	b911      	cbnz	r1, 8013752 <USB_OTG_BSP_DriveVBUS+0xa>
  { 
    /* DISABLE is needed on output of the Power Switch */
    GPIO_SetBits(GPIOC, GPIO_Pin_0);
 801374c:	2101      	movs	r1, #1
 801374e:	f001 b8ed 	b.w	801492c <GPIO_SetBits>
  }
  else
  {
    /*ENABLE the Power Switch by driving the Enable LOW */
    GPIO_ResetBits(GPIOC, GPIO_Pin_0);
 8013752:	2101      	movs	r1, #1
 8013754:	f001 b8ec 	b.w	8014930 <GPIO_ResetBits>
 8013758:	40020800 	.word	0x40020800

0801375c <MIOS32_USB_IsInitialized>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_IsInitialized(void)
{
  // we assume that initialisation has been done when B-Session valid flag is set
  __IO USB_OTG_GREGS *GREGS = (USB_OTG_GREGS *)(USB_OTG_FS_BASE_ADDR + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  return (GREGS->GOTGCTL & (1 << 19)) ? 1 : 0;
 801375c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8013760:	6818      	ldr	r0, [r3, #0]
}
 8013762:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 8013766:	4770      	bx	lr

08013768 <MIOS32_USB_ForceSingleUSB>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_ForceSingleUSB(void)
{
  u8 *single_usb_confirm = (u8 *)MIOS32_SYS_ADDR_SINGLE_USB_CONFIRM;
  u8 *single_usb = (u8 *)MIOS32_SYS_ADDR_SINGLE_USB;
  if( *single_usb_confirm == 0x42 && *single_usb < 0x80 )
 8013768:	4b06      	ldr	r3, [pc, #24]	; (8013784 <MIOS32_USB_ForceSingleUSB+0x1c>)
 801376a:	7818      	ldrb	r0, [r3, #0]
 801376c:	2842      	cmp	r0, #66	; 0x42
 801376e:	d106      	bne.n	801377e <MIOS32_USB_ForceSingleUSB+0x16>
 8013770:	4905      	ldr	r1, [pc, #20]	; (8013788 <MIOS32_USB_ForceSingleUSB+0x20>)
 8013772:	7808      	ldrb	r0, [r1, #0]
 8013774:	f010 0f80 	tst.w	r0, #128	; 0x80
    return *single_usb;
 8013778:	bf18      	it	ne
 801377a:	2000      	movne	r0, #0
 801377c:	4770      	bx	lr

  return 0;
 801377e:	2000      	movs	r0, #0
}
 8013780:	4770      	bx	lr
 8013782:	bf00      	nop
 8013784:	08003fd4 	.word	0x08003fd4
 8013788:	08003fd5 	.word	0x08003fd5

0801378c <MIOS32_USB_ForceDeviceMode>:
#ifdef MIOS32_DONT_USE_USB_HOST
  return 1;
#else
  u8 *enforce_usb_device_confirm = (u8 *)MIOS32_SYS_ADDR_ENFORCE_USB_DEVICE_CONFIRM;
  u8 *enforce_usb_device = (u8 *)MIOS32_SYS_ADDR_ENFORCE_USB_DEVICE;
  if( *enforce_usb_device_confirm == 0x42 && *enforce_usb_device < 0x80 )
 801378c:	4b06      	ldr	r3, [pc, #24]	; (80137a8 <MIOS32_USB_ForceDeviceMode+0x1c>)
 801378e:	7818      	ldrb	r0, [r3, #0]
 8013790:	2842      	cmp	r0, #66	; 0x42
 8013792:	d106      	bne.n	80137a2 <MIOS32_USB_ForceDeviceMode+0x16>
 8013794:	4905      	ldr	r1, [pc, #20]	; (80137ac <MIOS32_USB_ForceDeviceMode+0x20>)
 8013796:	7808      	ldrb	r0, [r1, #0]
 8013798:	f010 0f80 	tst.w	r0, #128	; 0x80
    return *enforce_usb_device;
 801379c:	bf18      	it	ne
 801379e:	2000      	movne	r0, #0
 80137a0:	4770      	bx	lr

  return 0;
 80137a2:	2000      	movs	r0, #0
#endif
}
 80137a4:	4770      	bx	lr
 80137a6:	bf00      	nop
 80137a8:	08003fd6 	.word	0x08003fd6
 80137ac:	08003fd7 	.word	0x08003fd7

080137b0 <MIOS32_USB_Init>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
 80137b0:	2802      	cmp	r0, #2
//!   </UL>
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
 80137b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80137b4:	4605      	mov	r5, r0
  // currently only mode 0..2 supported
  if( mode >= 3 )
 80137b6:	d85d      	bhi.n	8013874 <MIOS32_USB_Init+0xc4>
    return -1; // unsupported mode

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();
 80137b8:	f7ff ffd0 	bl	801375c <MIOS32_USB_IsInitialized>

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 80137bc:	4c2f      	ldr	r4, [pc, #188]	; (801387c <MIOS32_USB_Init+0xcc>)
            USB_OTG_FS_CORE_ID,
            &USB_Host,
            (USBH_Class_cb_TypeDef *)&MIOS32_MIDI_USBH_Callbacks, 
            (USBH_Usr_cb_TypeDef *)&USBH_USR_Callbacks);
 80137be:	4b30      	ldr	r3, [pc, #192]	; (8013880 <MIOS32_USB_Init+0xd0>)

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 80137c0:	4a30      	ldr	r2, [pc, #192]	; (8013884 <MIOS32_USB_Init+0xd4>)
 80137c2:	9300      	str	r3, [sp, #0]
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
    return -1; // unsupported mode

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();
 80137c4:	4606      	mov	r6, r0

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 80137c6:	2101      	movs	r1, #1
 80137c8:	4620      	mov	r0, r4
 80137ca:	4b2f      	ldr	r3, [pc, #188]	; (8013888 <MIOS32_USB_Init+0xd8>)
 80137cc:	f001 ff3f 	bl	801564e <USBH_Init>
            (USBH_Class_cb_TypeDef *)&MIOS32_MIDI_USBH_Callbacks, 
            (USBH_Usr_cb_TypeDef *)&USBH_USR_Callbacks);
#endif

  // change connection state to disconnected
  USBD_USR_DeviceDisconnected();
 80137d0:	f7ff ff08 	bl	80135e4 <USBD_USR_DeviceDisconnected>

  if( mode == 0 && usb_is_initialized ) {
 80137d4:	bb3d      	cbnz	r5, 8013826 <MIOS32_USB_Init+0x76>
 80137d6:	f016 0fff 	tst.w	r6, #255	; 0xff
 80137da:	d024      	beq.n	8013826 <MIOS32_USB_Init+0x76>
#else

    // don't run complete driver init sequence to ensure that the connection doesn't get lost!

    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);
 80137dc:	4620      	mov	r0, r4
 80137de:	f7ff ff21 	bl	8013624 <USB_OTG_BSP_Init>

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
 80137e2:	492a      	ldr	r1, [pc, #168]	; (801388c <MIOS32_USB_Init+0xdc>)
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
 80137e4:	4a2a      	ldr	r2, [pc, #168]	; (8013890 <MIOS32_USB_Init+0xe0>)
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;
 80137e6:	4b2b      	ldr	r3, [pc, #172]	; (8013894 <MIOS32_USB_Init+0xe4>)

    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
 80137e8:	f8c4 15e4 	str.w	r1, [r4, #1508]	; 0x5e4
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;

    // some additional handle init stuff which doesn't hurt
    USB_OTG_SelectCore(&USB_OTG_dev, USB_OTG_FS_CORE_ID);
 80137ec:	4620      	mov	r0, r4
 80137ee:	2101      	movs	r1, #1
    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
 80137f0:	f8c4 25e8 	str.w	r2, [r4, #1512]	; 0x5e8
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;
 80137f4:	f8c4 35ec 	str.w	r3, [r4, #1516]	; 0x5ec

    // some additional handle init stuff which doesn't hurt
    USB_OTG_SelectCore(&USB_OTG_dev, USB_OTG_FS_CORE_ID);
 80137f8:	f002 fd0e 	bl	8016218 <USB_OTG_SelectCore>

    // enable interrupts
    USB_OTG_EnableGlobalInt(&USB_OTG_dev);
 80137fc:	4620      	mov	r0, r4
 80137fe:	f002 fdb8 	bl	8016372 <USB_OTG_EnableGlobalInt>
    USB_OTG_EnableDevInt(&USB_OTG_dev);
 8013802:	4620      	mov	r0, r4
 8013804:	f003 f813 	bl	801682e <USB_OTG_EnableDevInt>
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
 8013808:	4620      	mov	r0, r4
 801380a:	f7ff ff59 	bl	80136c0 <USB_OTG_BSP_EnableInterrupt>
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;
 801380e:	2003      	movs	r0, #3
    USB_OTG_EnableDevInt(&USB_OTG_dev);
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
 8013810:	2101      	movs	r1, #1
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;
 8013812:	f884 0112 	strb.w	r0, [r4, #274]	; 0x112

    // init endpoints
    MIOS32_USB_CLASS_Init(&USB_OTG_dev, 1);
 8013816:	4620      	mov	r0, r4
    USB_OTG_EnableDevInt(&USB_OTG_dev);
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
 8013818:	f884 1110 	strb.w	r1, [r4, #272]	; 0x110
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;

    // init endpoints
    MIOS32_USB_CLASS_Init(&USB_OTG_dev, 1);
 801381c:	f7ff fee8 	bl	80135f0 <MIOS32_USB_CLASS_Init>

    // assume that device is (still) configured
    USBD_USR_DeviceConfigured();
 8013820:	f7ff fee3 	bl	80135ea <USBD_USR_DeviceConfigured>
 8013824:	e011      	b.n	801384a <MIOS32_USB_Init+0x9a>
    // init USB device and driver
    USBD_Init(&USB_OTG_dev,
	      USB_OTG_FS_CORE_ID,
	      (USBD_DEVICE *)&USR_desc,
	      (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb,
	      (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks);
 8013826:	481a      	ldr	r0, [pc, #104]	; (8013890 <MIOS32_USB_Init+0xe0>)

    // assume that device is (still) configured
    USBD_USR_DeviceConfigured();
  } else {
    // init USB device and driver
    USBD_Init(&USB_OTG_dev,
 8013828:	4a1a      	ldr	r2, [pc, #104]	; (8013894 <MIOS32_USB_Init+0xe4>)
 801382a:	4b18      	ldr	r3, [pc, #96]	; (801388c <MIOS32_USB_Init+0xdc>)
 801382c:	9000      	str	r0, [sp, #0]
 801382e:	2101      	movs	r1, #1
 8013830:	4812      	ldr	r0, [pc, #72]	; (801387c <MIOS32_USB_Init+0xcc>)
 8013832:	f001 fc5b 	bl	80150ec <USBD_Init>
	      (USBD_DEVICE *)&USR_desc,
	      (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb,
	      (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks);

    // disconnect device
    DCD_DevDisconnect(&USB_OTG_dev);
 8013836:	4811      	ldr	r0, [pc, #68]	; (801387c <MIOS32_USB_Init+0xcc>)
 8013838:	f003 fb5f 	bl	8016efa <DCD_DevDisconnect>
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 801383c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8013840:	f7ff fe04 	bl	801344c <MIOS32_DELAY_Wait_uS>

    // wait 50 mS
    USB_OTG_BSP_mDelay(50);

    // connect device
    DCD_DevConnect(&USB_OTG_dev);
 8013844:	480d      	ldr	r0, [pc, #52]	; (801387c <MIOS32_USB_Init+0xcc>)
 8013846:	f003 fb57 	bl	8016ef8 <DCD_DevConnect>
  }

#ifndef MIOS32_DONT_USE_USB_HOST
  // switch to host or device mode depending on the ID pin (Bootloader allows to overrule this pin)
  if( MIOS32_USB_ForceDeviceMode() || MIOS32_SYS_STM_PINGET(GPIOA, GPIO_Pin_10) ) {
 801384a:	f7ff ff9f 	bl	801378c <MIOS32_USB_ForceDeviceMode>
 801384e:	b920      	cbnz	r0, 801385a <MIOS32_USB_Init+0xaa>
 8013850:	4c11      	ldr	r4, [pc, #68]	; (8013898 <MIOS32_USB_Init+0xe8>)
 8013852:	6921      	ldr	r1, [r4, #16]
 8013854:	f411 6480 	ands.w	r4, r1, #1024	; 0x400
 8013858:	d005      	beq.n	8013866 <MIOS32_USB_Init+0xb6>
    USB_OTG_SetCurrentMode(&USB_OTG_dev, DEVICE_MODE);
 801385a:	4808      	ldr	r0, [pc, #32]	; (801387c <MIOS32_USB_Init+0xcc>)
 801385c:	2100      	movs	r1, #0
 801385e:	f002 fdcf 	bl	8016400 <USB_OTG_SetCurrentMode>
    USB_OTG_DriveVbus(&USB_OTG_dev, 1);
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
  }
#endif

  return 0; // no error
 8013862:	2000      	movs	r0, #0
  }

#ifndef MIOS32_DONT_USE_USB_HOST
  // switch to host or device mode depending on the ID pin (Bootloader allows to overrule this pin)
  if( MIOS32_USB_ForceDeviceMode() || MIOS32_SYS_STM_PINGET(GPIOA, GPIO_Pin_10) ) {
    USB_OTG_SetCurrentMode(&USB_OTG_dev, DEVICE_MODE);
 8013864:	e008      	b.n	8013878 <MIOS32_USB_Init+0xc8>
  } else {
    USB_OTG_DriveVbus(&USB_OTG_dev, 1);
 8013866:	4805      	ldr	r0, [pc, #20]	; (801387c <MIOS32_USB_Init+0xcc>)
 8013868:	2101      	movs	r1, #1
 801386a:	f002 fe20 	bl	80164ae <USB_OTG_DriveVbus>
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
 801386e:	4803      	ldr	r0, [pc, #12]	; (801387c <MIOS32_USB_Init+0xcc>)
 8013870:	2101      	movs	r1, #1
 8013872:	e7f4      	b.n	801385e <MIOS32_USB_Init+0xae>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
    return -1; // unsupported mode
 8013874:	f04f 30ff 	mov.w	r0, #4294967295
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
  }
#endif

  return 0; // no error
}
 8013878:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 801387a:	bf00      	nop
 801387c:	20003190 	.word	0x20003190
 8013880:	0801a938 	.word	0x0801a938
 8013884:	20003c24 	.word	0x20003c24
 8013888:	0801aa74 	.word	0x0801aa74
 801388c:	0801a980 	.word	0x0801a980
 8013890:	0801aa58 	.word	0x0801aa58
 8013894:	0801a9c8 	.word	0x0801a9c8
 8013898:	40020000 	.word	0x40020000

0801389c <USBH_ClassRequest>:
 */
static USBH_Status USBH_ClassRequest(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
  USBH_Status status = USBH_OK;
  return status;
}
 801389c:	2000      	movs	r0, #0
 801389e:	4770      	bx	lr

080138a0 <USBH_InterfaceDeInit>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval None
 */
static void USBH_InterfaceDeInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 80138a0:	b538      	push	{r3, r4, r5, lr}
  if( USBH_hc_num_out ) {
 80138a2:	4d0c      	ldr	r5, [pc, #48]	; (80138d4 <USBH_InterfaceDeInit+0x34>)
 80138a4:	7829      	ldrb	r1, [r5, #0]
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval None
 */
static void USBH_InterfaceDeInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 80138a6:	4604      	mov	r4, r0
  if( USBH_hc_num_out ) {
 80138a8:	b139      	cbz	r1, 80138ba <USBH_InterfaceDeInit+0x1a>
    USB_OTG_HC_Halt(pdev, USBH_hc_num_out);
 80138aa:	f002 ff89 	bl	80167c0 <USB_OTG_HC_Halt>
    USBH_Free_Channel  (pdev, USBH_hc_num_out);
 80138ae:	4620      	mov	r0, r4
 80138b0:	7829      	ldrb	r1, [r5, #0]
 80138b2:	f002 f9e1 	bl	8015c78 <USBH_Free_Channel>
    USBH_hc_num_out = 0;     /* Reset the Channel as Free */
 80138b6:	2300      	movs	r3, #0
 80138b8:	702b      	strb	r3, [r5, #0]
  }

  if( USBH_hc_num_in ) {
 80138ba:	4d07      	ldr	r5, [pc, #28]	; (80138d8 <USBH_InterfaceDeInit+0x38>)
 80138bc:	7829      	ldrb	r1, [r5, #0]
 80138be:	b141      	cbz	r1, 80138d2 <USBH_InterfaceDeInit+0x32>
    USB_OTG_HC_Halt(pdev, USBH_hc_num_in);
 80138c0:	4620      	mov	r0, r4
 80138c2:	f002 ff7d 	bl	80167c0 <USB_OTG_HC_Halt>
    USBH_Free_Channel  (pdev, USBH_hc_num_in);
 80138c6:	4620      	mov	r0, r4
 80138c8:	7829      	ldrb	r1, [r5, #0]
 80138ca:	f002 f9d5 	bl	8015c78 <USBH_Free_Channel>
    USBH_hc_num_in = 0;     /* Reset the Channel as Free */
 80138ce:	2000      	movs	r0, #0
 80138d0:	7028      	strb	r0, [r5, #0]
 80138d2:	bd38      	pop	{r3, r4, r5, pc}
 80138d4:	20000469 	.word	0x20000469
 80138d8:	20000464 	.word	0x20000464

080138dc <MIOS32_USB_MIDI_RxBufferHandler>:
//! USB Device Mode
//!
//! This handler receives new packages if the Tx buffer is not full
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_RxBufferHandler(void)
{
 80138dc:	b570      	push	{r4, r5, r6, lr}
  s16 count;

  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL ) {
 80138de:	4c24      	ldr	r4, [pc, #144]	; (8013970 <MIOS32_USB_MIDI_RxBufferHandler+0x94>)
 80138e0:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d042      	beq.n	801396e <MIOS32_USB_MIDI_RxBufferHandler+0x92>
    return;
  }

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();
 80138e8:	f7fe fec0 	bl	801266c <MIOS32_IRQ_Disable>

  // check if we can receive new data and get packages to be received from OUT pipe
  u32 ep_num = MIOS32_USB_MIDI_DATA_OUT_EP & 0x7f;
  USB_OTG_EP *ep = &USB_OTG_dev.dev.out_ep[ep_num];
  if( rx_buffer_new_data && (count=ep->xfer_count>>2) ) {
 80138ec:	4821      	ldr	r0, [pc, #132]	; (8013974 <MIOS32_USB_MIDI_RxBufferHandler+0x98>)
 80138ee:	7801      	ldrb	r1, [r0, #0]
 80138f0:	2900      	cmp	r1, #0
 80138f2:	d038      	beq.n	8013966 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
 80138f4:	f8d4 63dc 	ldr.w	r6, [r4, #988]	; 0x3dc
 80138f8:	08b6      	lsrs	r6, r6, #2
 80138fa:	b2b3      	uxth	r3, r6
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d032      	beq.n	8013966 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
    // check if buffer is free
    if( count < (MIOS32_USB_MIDI_RX_BUFFER_SIZE-rx_buffer_size) ) {
 8013900:	4a1d      	ldr	r2, [pc, #116]	; (8013978 <MIOS32_USB_MIDI_RxBufferHandler+0x9c>)
 8013902:	8810      	ldrh	r0, [r2, #0]
 8013904:	b281      	uxth	r1, r0
 8013906:	b21b      	sxth	r3, r3
 8013908:	f1c1 0240 	rsb	r2, r1, #64	; 0x40
 801390c:	4293      	cmp	r3, r2
 801390e:	da2a      	bge.n	8013966 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
 8013910:	2400      	movs	r4, #0

      // copy received packages into receive buffer
      // this operation should be atomic
      do {
	mios32_midi_package_t package;
	package.ALL = *buf_addr++;
 8013912:	4d1a      	ldr	r5, [pc, #104]	; (801397c <MIOS32_USB_MIDI_RxBufferHandler+0xa0>)
 8013914:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]

	if( MIOS32_MIDI_SendPackageToRxCallback(USB0 + package.cable, package) == 0 ) {
 8013918:	f3c5 1003 	ubfx	r0, r5, #4, #4
 801391c:	3010      	adds	r0, #16
 801391e:	4629      	mov	r1, r5
 8013920:	f7fe f810 	bl	8011944 <MIOS32_MIDI_SendPackageToRxCallback>
 8013924:	b988      	cbnz	r0, 801394a <MIOS32_USB_MIDI_RxBufferHandler+0x6e>
	  rx_buffer[rx_buffer_head] = package.ALL;
 8013926:	4b16      	ldr	r3, [pc, #88]	; (8013980 <MIOS32_USB_MIDI_RxBufferHandler+0xa4>)
 8013928:	4a16      	ldr	r2, [pc, #88]	; (8013984 <MIOS32_USB_MIDI_RxBufferHandler+0xa8>)
 801392a:	8819      	ldrh	r1, [r3, #0]
 801392c:	b289      	uxth	r1, r1
 801392e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]

	  if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 8013932:	8819      	ldrh	r1, [r3, #0]
 8013934:	1c4a      	adds	r2, r1, #1
 8013936:	b291      	uxth	r1, r2
 8013938:	293f      	cmp	r1, #63	; 0x3f
 801393a:	8019      	strh	r1, [r3, #0]
	    rx_buffer_head = 0;
 801393c:	bf88      	it	hi
 801393e:	8018      	strhhi	r0, [r3, #0]
	  ++rx_buffer_size;
 8013940:	480d      	ldr	r0, [pc, #52]	; (8013978 <MIOS32_USB_MIDI_RxBufferHandler+0x9c>)
 8013942:	8803      	ldrh	r3, [r0, #0]
 8013944:	1c5a      	adds	r2, r3, #1
 8013946:	b291      	uxth	r1, r2
 8013948:	8001      	strh	r1, [r0, #0]
 801394a:	3401      	adds	r4, #1
/////////////////////////////////////////////////////////////////////////////
//! USB Device Mode
//!
//! This handler receives new packages if the Tx buffer is not full
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_RxBufferHandler(void)
 801394c:	1b30      	subs	r0, r6, r4

	  if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
	    rx_buffer_head = 0;
	  ++rx_buffer_size;
	}
      } while( --count > 0 );
 801394e:	b203      	sxth	r3, r0
 8013950:	2b00      	cmp	r3, #0
 8013952:	dcde      	bgt.n	8013912 <MIOS32_USB_MIDI_RxBufferHandler+0x36>

      // notify, that data has been put into buffer
      rx_buffer_new_data = 0;
 8013954:	4907      	ldr	r1, [pc, #28]	; (8013974 <MIOS32_USB_MIDI_RxBufferHandler+0x98>)

      // configuration for next transfer
      DCD_EP_PrepareRx(&USB_OTG_dev,
 8013956:	4806      	ldr	r0, [pc, #24]	; (8013970 <MIOS32_USB_MIDI_RxBufferHandler+0x94>)
	  ++rx_buffer_size;
	}
      } while( --count > 0 );

      // notify, that data has been put into buffer
      rx_buffer_new_data = 0;
 8013958:	2200      	movs	r2, #0
 801395a:	700a      	strb	r2, [r1, #0]

      // configuration for next transfer
      DCD_EP_PrepareRx(&USB_OTG_dev,
 801395c:	2340      	movs	r3, #64	; 0x40
 801395e:	2102      	movs	r1, #2
 8013960:	4a06      	ldr	r2, [pc, #24]	; (801397c <MIOS32_USB_MIDI_RxBufferHandler+0xa0>)
 8013962:	f003 fa4d 	bl	8016e00 <DCD_EP_PrepareRx>
		       MIOS32_USB_MIDI_DATA_OUT_SIZE);
    }
  }

  MIOS32_IRQ_Enable();
}
 8013966:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		       (uint8_t*)(USB_rx_buffer),
		       MIOS32_USB_MIDI_DATA_OUT_SIZE);
    }
  }

  MIOS32_IRQ_Enable();
 801396a:	f7fe be93 	b.w	8012694 <MIOS32_IRQ_Enable>
 801396e:	bd70      	pop	{r4, r5, r6, pc}
 8013970:	20003190 	.word	0x20003190
 8013974:	2000045a 	.word	0x2000045a
 8013978:	2000030e 	.word	0x2000030e
 801397c:	20003150 	.word	0x20003150
 8013980:	2000045c 	.word	0x2000045c
 8013984:	20000358 	.word	0x20000358

08013988 <MIOS32_USB_MIDI_TxBufferHandler>:
//! is not empty
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_TxBufferHandler(void)
{
  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL )
 8013988:	4b23      	ldr	r3, [pc, #140]	; (8013a18 <MIOS32_USB_MIDI_TxBufferHandler+0x90>)
 801398a:	f8d3 05e4 	ldr.w	r0, [r3, #1508]	; 0x5e4
//!
//! This handler sends the new packages through the IN pipe if the buffer 
//! is not empty
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_TxBufferHandler(void)
{
 801398e:	b510      	push	{r4, lr}
  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL )
 8013990:	2800      	cmp	r0, #0
 8013992:	d03f      	beq.n	8013a14 <MIOS32_USB_MIDI_TxBufferHandler+0x8c>
  //   - last transfer finished
  //   - new packages are in the buffer
  //   - the device is configured

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();
 8013994:	f7fe fe6a 	bl	801266c <MIOS32_IRQ_Disable>

  if( !tx_buffer_busy && tx_buffer_size && transfer_possible ) {
 8013998:	4920      	ldr	r1, [pc, #128]	; (8013a1c <MIOS32_USB_MIDI_TxBufferHandler+0x94>)
 801399a:	780a      	ldrb	r2, [r1, #0]
 801399c:	2a00      	cmp	r2, #0
 801399e:	d135      	bne.n	8013a0c <MIOS32_USB_MIDI_TxBufferHandler+0x84>
 80139a0:	4b1f      	ldr	r3, [pc, #124]	; (8013a20 <MIOS32_USB_MIDI_TxBufferHandler+0x98>)
 80139a2:	8818      	ldrh	r0, [r3, #0]
 80139a4:	b281      	uxth	r1, r0
 80139a6:	2900      	cmp	r1, #0
 80139a8:	d030      	beq.n	8013a0c <MIOS32_USB_MIDI_TxBufferHandler+0x84>
 80139aa:	4a1e      	ldr	r2, [pc, #120]	; (8013a24 <MIOS32_USB_MIDI_TxBufferHandler+0x9c>)
 80139ac:	7810      	ldrb	r0, [r2, #0]
 80139ae:	2800      	cmp	r0, #0
 80139b0:	d02c      	beq.n	8013a0c <MIOS32_USB_MIDI_TxBufferHandler+0x84>
    s16 count = (tx_buffer_size > (MIOS32_USB_MIDI_DATA_IN_SIZE/4)) ? (MIOS32_USB_MIDI_DATA_IN_SIZE/4) : tx_buffer_size;
 80139b2:	8819      	ldrh	r1, [r3, #0]
 80139b4:	b28a      	uxth	r2, r1
 80139b6:	2a10      	cmp	r2, #16
 80139b8:	bf98      	it	ls
 80139ba:	8819      	ldrhls	r1, [r3, #0]

    // notify that new package is sent
    tx_buffer_busy = 1;
 80139bc:	4b17      	ldr	r3, [pc, #92]	; (8013a1c <MIOS32_USB_MIDI_TxBufferHandler+0x94>)

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();

  if( !tx_buffer_busy && tx_buffer_size && transfer_possible ) {
    s16 count = (tx_buffer_size > (MIOS32_USB_MIDI_DATA_IN_SIZE/4)) ? (MIOS32_USB_MIDI_DATA_IN_SIZE/4) : tx_buffer_size;
 80139be:	bf94      	ite	ls
 80139c0:	b289      	uxthls	r1, r1
 80139c2:	2110      	movhi	r1, #16

    // notify that new package is sent
    tx_buffer_busy = 1;
 80139c4:	2001      	movs	r0, #1
 80139c6:	7018      	strb	r0, [r3, #0]

    // send to IN pipe
    tx_buffer_size -= count;
 80139c8:	4815      	ldr	r0, [pc, #84]	; (8013a20 <MIOS32_USB_MIDI_TxBufferHandler+0x98>)
 80139ca:	8802      	ldrh	r2, [r0, #0]
 80139cc:	1a53      	subs	r3, r2, r1
 80139ce:	b29a      	uxth	r2, r3
 80139d0:	8002      	strh	r2, [r0, #0]

    u32 *buf_addr = (u32 *)USB_tx_buffer;
    int i;
    for(i=0; i<count; ++i) {
 80139d2:	2200      	movs	r2, #0
 80139d4:	b20b      	sxth	r3, r1
 80139d6:	429a      	cmp	r2, r3
 80139d8:	da12      	bge.n	8013a00 <MIOS32_USB_MIDI_TxBufferHandler+0x78>
      *(buf_addr++) = tx_buffer[tx_buffer_tail];
 80139da:	4b13      	ldr	r3, [pc, #76]	; (8013a28 <MIOS32_USB_MIDI_TxBufferHandler+0xa0>)
 80139dc:	4813      	ldr	r0, [pc, #76]	; (8013a2c <MIOS32_USB_MIDI_TxBufferHandler+0xa4>)
 80139de:	881c      	ldrh	r4, [r3, #0]
 80139e0:	b2a4      	uxth	r4, r4
 80139e2:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 80139e6:	4812      	ldr	r0, [pc, #72]	; (8013a30 <MIOS32_USB_MIDI_TxBufferHandler+0xa8>)
 80139e8:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
      if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 80139ec:	8818      	ldrh	r0, [r3, #0]
 80139ee:	3001      	adds	r0, #1
 80139f0:	b280      	uxth	r0, r0
 80139f2:	283f      	cmp	r0, #63	; 0x3f
 80139f4:	8018      	strh	r0, [r3, #0]
 80139f6:	d901      	bls.n	80139fc <MIOS32_USB_MIDI_TxBufferHandler+0x74>
	tx_buffer_tail = 0;
 80139f8:	2000      	movs	r0, #0
 80139fa:	8018      	strh	r0, [r3, #0]
    // send to IN pipe
    tx_buffer_size -= count;

    u32 *buf_addr = (u32 *)USB_tx_buffer;
    int i;
    for(i=0; i<count; ++i) {
 80139fc:	3201      	adds	r2, #1
 80139fe:	e7e9      	b.n	80139d4 <MIOS32_USB_MIDI_TxBufferHandler+0x4c>
      *(buf_addr++) = tx_buffer[tx_buffer_tail];
      if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	tx_buffer_tail = 0;
    }

    DCD_EP_Tx(&USB_OTG_dev, MIOS32_USB_MIDI_DATA_IN_EP, (uint8_t*)&USB_tx_buffer, count*4);
 8013a00:	4805      	ldr	r0, [pc, #20]	; (8013a18 <MIOS32_USB_MIDI_TxBufferHandler+0x90>)
 8013a02:	4a0b      	ldr	r2, [pc, #44]	; (8013a30 <MIOS32_USB_MIDI_TxBufferHandler+0xa8>)
 8013a04:	2181      	movs	r1, #129	; 0x81
 8013a06:	009b      	lsls	r3, r3, #2
 8013a08:	f003 fa17 	bl	8016e3a <DCD_EP_Tx>
  }

  MIOS32_IRQ_Enable();
}
 8013a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    }

    DCD_EP_Tx(&USB_OTG_dev, MIOS32_USB_MIDI_DATA_IN_EP, (uint8_t*)&USB_tx_buffer, count*4);
  }

  MIOS32_IRQ_Enable();
 8013a10:	f7fe be40 	b.w	8012694 <MIOS32_IRQ_Enable>
 8013a14:	bd10      	pop	{r4, pc}
 8013a16:	bf00      	nop
 8013a18:	20003190 	.word	0x20003190
 8013a1c:	20000356 	.word	0x20000356
 8013a20:	20000460 	.word	0x20000460
 8013a24:	20000465 	.word	0x20000465
 8013a28:	20000462 	.word	0x20000462
 8013a2c:	2000020c 	.word	0x2000020c
 8013a30:	20000314 	.word	0x20000314

08013a34 <USBH_Handle>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8013a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if( transfer_possible ) {
 8013a36:	4b68      	ldr	r3, [pc, #416]	; (8013bd8 <USBH_Handle+0x1a4>)
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8013a38:	460f      	mov	r7, r1
  if( transfer_possible ) {
 8013a3a:	7819      	ldrb	r1, [r3, #0]
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8013a3c:	4605      	mov	r5, r0
  if( transfer_possible ) {
 8013a3e:	2900      	cmp	r1, #0
 8013a40:	f000 80c8 	beq.w	8013bd4 <USBH_Handle+0x1a0>
    USBH_HOST *pphost = phost;

    if( HCD_IsDeviceConnected(pdev) ) {
 8013a44:	f003 fcdf 	bl	8017406 <HCD_IsDeviceConnected>
 8013a48:	2800      	cmp	r0, #0
 8013a4a:	f000 80c3 	beq.w	8013bd4 <USBH_Handle+0x1a0>

      u8 force_rx_req = 0;

      if( USBH_MIDI_transfer_state == USBH_MIDI_TX ) {
 8013a4e:	4c63      	ldr	r4, [pc, #396]	; (8013bdc <USBH_Handle+0x1a8>)
 8013a50:	7820      	ldrb	r0, [r4, #0]
 8013a52:	2802      	cmp	r0, #2
 8013a54:	d11b      	bne.n	8013a8e <USBH_Handle+0x5a>
	URB_STATE URB_State = HCD_GetURB_State(pdev, USBH_hc_num_out);
 8013a56:	4e62      	ldr	r6, [pc, #392]	; (8013be0 <USBH_Handle+0x1ac>)
 8013a58:	4628      	mov	r0, r5
 8013a5a:	7831      	ldrb	r1, [r6, #0]
 8013a5c:	f003 fcda 	bl	8017414 <HCD_GetURB_State>

        if( URB_State == URB_IDLE ) {
 8013a60:	b180      	cbz	r0, 8013a84 <USBH_Handle+0x50>
	  // wait...
	} else if( URB_State == URB_DONE ) {
 8013a62:	2801      	cmp	r0, #1
 8013a64:	d063      	beq.n	8013b2e <USBH_Handle+0xfa>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	} else if( URB_State == URB_STALL ) {
 8013a66:	2804      	cmp	r0, #4
 8013a68:	d103      	bne.n	8013a72 <USBH_Handle+0x3e>
	  // Issue Clear Feature on OUT endpoint
	  if( USBH_ClrFeature(pdev, pphost, USBH_BulkOutEp, USBH_hc_num_out) == USBH_OK ) {
 8013a6a:	4628      	mov	r0, r5
 8013a6c:	4639      	mov	r1, r7
 8013a6e:	4a5d      	ldr	r2, [pc, #372]	; (8013be4 <USBH_Handle+0x1b0>)
 8013a70:	e052      	b.n	8013b18 <USBH_Handle+0xe4>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_NOTREADY ) {
 8013a72:	2802      	cmp	r0, #2
 8013a74:	d108      	bne.n	8013a88 <USBH_Handle+0x54>
	  // send again
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 8013a76:	4b5c      	ldr	r3, [pc, #368]	; (8013be8 <USBH_Handle+0x1b4>)
 8013a78:	485c      	ldr	r0, [pc, #368]	; (8013bec <USBH_Handle+0x1b8>)
 8013a7a:	781a      	ldrb	r2, [r3, #0]
 8013a7c:	495c      	ldr	r1, [pc, #368]	; (8013bf0 <USBH_Handle+0x1bc>)
 8013a7e:	7833      	ldrb	r3, [r6, #0]
 8013a80:	f002 f986 	bl	8015d90 <USBH_BulkSendData>
  if( transfer_possible ) {
    USBH_HOST *pphost = phost;

    if( HCD_IsDeviceConnected(pdev) ) {

      u8 force_rx_req = 0;
 8013a84:	2000      	movs	r0, #0
 8013a86:	e054      	b.n	8013b32 <USBH_Handle+0xfe>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_NOTREADY ) {
	  // send again
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
	} else if( URB_State == URB_ERROR ) {
 8013a88:	2803      	cmp	r0, #3
 8013a8a:	d1fb      	bne.n	8013a84 <USBH_Handle+0x50>
 8013a8c:	e04f      	b.n	8013b2e <USBH_Handle+0xfa>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	}
      } else if( USBH_MIDI_transfer_state == USBH_MIDI_RX ) {
 8013a8e:	2801      	cmp	r0, #1
 8013a90:	d1f8      	bne.n	8013a84 <USBH_Handle+0x50>
	URB_STATE URB_State = HCD_GetURB_State(pdev, USBH_hc_num_in);
 8013a92:	4e58      	ldr	r6, [pc, #352]	; (8013bf4 <USBH_Handle+0x1c0>)
 8013a94:	4628      	mov	r0, r5
 8013a96:	7831      	ldrb	r1, [r6, #0]
 8013a98:	f003 fcbc 	bl	8017414 <HCD_GetURB_State>
        if( URB_State == URB_IDLE || URB_State == URB_DONE ) {
 8013a9c:	2801      	cmp	r0, #1
 8013a9e:	d836      	bhi.n	8013b0e <USBH_Handle+0xda>
	  // data received from receive
	  //u32 count = HCD_GetXferCnt(pdev, USBH_hc_num_in) / 4;
	  // Note: HCD_GetXferCnt returns a counter which isn't zeroed immediately on a USBH_BulkReceiveData() call
	  u32 count = USB_OTG_dev.host.hc[USBH_hc_num_in].xfer_count / 4;
 8013aa0:	7835      	ldrb	r5, [r6, #0]
 8013aa2:	4952      	ldr	r1, [pc, #328]	; (8013bec <USBH_Handle+0x1b8>)
 8013aa4:	eb01 1045 	add.w	r0, r1, r5, lsl #5
 8013aa8:	f8d0 38a4 	ldr.w	r3, [r0, #2212]	; 0x8a4

	  // push data into FIFO
	  if( !count ) {
 8013aac:	089d      	lsrs	r5, r3, #2
 8013aae:	d101      	bne.n	8013ab4 <USBH_Handle+0x80>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8013ab0:	7025      	strb	r5, [r4, #0]
 8013ab2:	e7e7      	b.n	8013a84 <USBH_Handle+0x50>
	  } else if( count < (MIOS32_USB_MIDI_RX_BUFFER_SIZE-rx_buffer_size) ) {
 8013ab4:	4a50      	ldr	r2, [pc, #320]	; (8013bf8 <USBH_Handle+0x1c4>)
 8013ab6:	8811      	ldrh	r1, [r2, #0]
 8013ab8:	b288      	uxth	r0, r1
 8013aba:	f1c0 0340 	rsb	r3, r0, #64	; 0x40
 8013abe:	429d      	cmp	r5, r3
 8013ac0:	d2e0      	bcs.n	8013a84 <USBH_Handle+0x50>
	    u32 *buf_addr = (u32 *)USB_rx_buffer;

	    // copy received packages into receive buffer
	    // this operation should be atomic
	    MIOS32_IRQ_Disable();
 8013ac2:	f7fe fdd3 	bl	801266c <MIOS32_IRQ_Disable>
 8013ac6:	4e4d      	ldr	r6, [pc, #308]	; (8013bfc <USBH_Handle+0x1c8>)
	    do {
	      mios32_midi_package_t package;
	      package.ALL = *buf_addr++;
 8013ac8:	f856 4f04 	ldr.w	r4, [r6, #4]!

	      if( MIOS32_MIDI_SendPackageToRxCallback(USB0 + package.cable, package) == 0 ) {
 8013acc:	f3c4 1003 	ubfx	r0, r4, #4, #4
 8013ad0:	3010      	adds	r0, #16
 8013ad2:	4621      	mov	r1, r4
 8013ad4:	f7fd ff36 	bl	8011944 <MIOS32_MIDI_SendPackageToRxCallback>
 8013ad8:	b988      	cbnz	r0, 8013afe <USBH_Handle+0xca>
		rx_buffer[rx_buffer_head] = package.ALL;
 8013ada:	4b49      	ldr	r3, [pc, #292]	; (8013c00 <USBH_Handle+0x1cc>)
 8013adc:	881a      	ldrh	r2, [r3, #0]
 8013ade:	b291      	uxth	r1, r2
 8013ae0:	4a48      	ldr	r2, [pc, #288]	; (8013c04 <USBH_Handle+0x1d0>)
 8013ae2:	f842 4021 	str.w	r4, [r2, r1, lsl #2]

		if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 8013ae6:	8819      	ldrh	r1, [r3, #0]
 8013ae8:	1c4a      	adds	r2, r1, #1
 8013aea:	b291      	uxth	r1, r2
 8013aec:	293f      	cmp	r1, #63	; 0x3f
 8013aee:	8019      	strh	r1, [r3, #0]
		  rx_buffer_head = 0;
 8013af0:	bf88      	it	hi
 8013af2:	8018      	strhhi	r0, [r3, #0]
		++rx_buffer_size;
 8013af4:	4840      	ldr	r0, [pc, #256]	; (8013bf8 <USBH_Handle+0x1c4>)
 8013af6:	8803      	ldrh	r3, [r0, #0]
 8013af8:	1c5a      	adds	r2, r3, #1
 8013afa:	b291      	uxth	r1, r2
 8013afc:	8001      	strh	r1, [r0, #0]
	      }
	    } while( --count > 0 );
 8013afe:	3d01      	subs	r5, #1
 8013b00:	d1e2      	bne.n	8013ac8 <USBH_Handle+0x94>
	    MIOS32_IRQ_Enable();
 8013b02:	f7fe fdc7 	bl	8012694 <MIOS32_IRQ_Enable>

	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8013b06:	4835      	ldr	r0, [pc, #212]	; (8013bdc <USBH_Handle+0x1a8>)
 8013b08:	7005      	strb	r5, [r0, #0]
	    force_rx_req = 1;
 8013b0a:	2001      	movs	r0, #1
 8013b0c:	e011      	b.n	8013b32 <USBH_Handle+0xfe>
	  }
	} else if( URB_State == URB_STALL ) {
 8013b0e:	2804      	cmp	r0, #4
 8013b10:	d109      	bne.n	8013b26 <USBH_Handle+0xf2>
	  // Issue Clear Feature on IN endpoint
	  if( USBH_ClrFeature(pdev, pphost, USBH_BulkInEp, USBH_hc_num_in) == USBH_OK ) {
 8013b12:	4a3d      	ldr	r2, [pc, #244]	; (8013c08 <USBH_Handle+0x1d4>)
 8013b14:	4628      	mov	r0, r5
 8013b16:	4639      	mov	r1, r7
 8013b18:	7812      	ldrb	r2, [r2, #0]
 8013b1a:	7833      	ldrb	r3, [r6, #0]
 8013b1c:	f002 fb0e 	bl	801613c <USBH_ClrFeature>
 8013b20:	2800      	cmp	r0, #0
 8013b22:	d1af      	bne.n	8013a84 <USBH_Handle+0x50>
 8013b24:	e004      	b.n	8013b30 <USBH_Handle+0xfc>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_ERROR || URB_State == URB_NOTREADY ) {
 8013b26:	1e82      	subs	r2, r0, #2
 8013b28:	b2d3      	uxtb	r3, r2
 8013b2a:	2b01      	cmp	r3, #1
 8013b2c:	d8aa      	bhi.n	8013a84 <USBH_Handle+0x50>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8013b2e:	2000      	movs	r0, #0
 8013b30:	7020      	strb	r0, [r4, #0]
	}
      }


      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
 8013b32:	4a2a      	ldr	r2, [pc, #168]	; (8013bdc <USBH_Handle+0x1a8>)
 8013b34:	7811      	ldrb	r1, [r2, #0]
 8013b36:	2900      	cmp	r1, #0
 8013b38:	d14c      	bne.n	8013bd4 <USBH_Handle+0x1a0>
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
 8013b3a:	2800      	cmp	r0, #0
 8013b3c:	d13f      	bne.n	8013bbe <USBH_Handle+0x18a>
 8013b3e:	4c33      	ldr	r4, [pc, #204]	; (8013c0c <USBH_Handle+0x1d8>)
 8013b40:	8820      	ldrh	r0, [r4, #0]
 8013b42:	b283      	uxth	r3, r0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d03a      	beq.n	8013bbe <USBH_Handle+0x18a>
 8013b48:	4a23      	ldr	r2, [pc, #140]	; (8013bd8 <USBH_Handle+0x1a4>)
 8013b4a:	7811      	ldrb	r1, [r2, #0]
 8013b4c:	2900      	cmp	r1, #0
 8013b4e:	d036      	beq.n	8013bbe <USBH_Handle+0x18a>
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();
 8013b50:	f7fe fd8c 	bl	801266c <MIOS32_IRQ_Disable>

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8013b54:	482e      	ldr	r0, [pc, #184]	; (8013c10 <USBH_Handle+0x1dc>)
 8013b56:	8821      	ldrh	r1, [r4, #0]
 8013b58:	8802      	ldrh	r2, [r0, #0]
 8013b5a:	b28b      	uxth	r3, r1
 8013b5c:	0891      	lsrs	r1, r2, #2
 8013b5e:	428b      	cmp	r3, r1

	  // send to IN pipe
	  tx_buffer_size -= count;
 8013b60:	4b2a      	ldr	r3, [pc, #168]	; (8013c0c <USBH_Handle+0x1d8>)
      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8013b62:	bf98      	it	ls
 8013b64:	8821      	ldrhls	r1, [r4, #0]

	  // send to IN pipe
	  tx_buffer_size -= count;
 8013b66:	8818      	ldrh	r0, [r3, #0]
      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8013b68:	b28a      	uxth	r2, r1

	  // send to IN pipe
	  tx_buffer_size -= count;
 8013b6a:	1a81      	subs	r1, r0, r2
 8013b6c:	b288      	uxth	r0, r1
 8013b6e:	8018      	strh	r0, [r3, #0]

	  u32 *buf_addr = (u32 *)USB_tx_buffer;
	  int i;
	  for(i=0; i<count; ++i) {
 8013b70:	2300      	movs	r3, #0
 8013b72:	b211      	sxth	r1, r2
 8013b74:	428b      	cmp	r3, r1
 8013b76:	da12      	bge.n	8013b9e <USBH_Handle+0x16a>
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
 8013b78:	4926      	ldr	r1, [pc, #152]	; (8013c14 <USBH_Handle+0x1e0>)
 8013b7a:	4827      	ldr	r0, [pc, #156]	; (8013c18 <USBH_Handle+0x1e4>)
 8013b7c:	880c      	ldrh	r4, [r1, #0]
 8013b7e:	b2a4      	uxth	r4, r4
 8013b80:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8013b84:	481a      	ldr	r0, [pc, #104]	; (8013bf0 <USBH_Handle+0x1bc>)
 8013b86:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 8013b8a:	8808      	ldrh	r0, [r1, #0]
 8013b8c:	3001      	adds	r0, #1
 8013b8e:	b280      	uxth	r0, r0
 8013b90:	283f      	cmp	r0, #63	; 0x3f
 8013b92:	8008      	strh	r0, [r1, #0]
 8013b94:	d901      	bls.n	8013b9a <USBH_Handle+0x166>
	      tx_buffer_tail = 0;
 8013b96:	2000      	movs	r0, #0
 8013b98:	8008      	strh	r0, [r1, #0]
	  // send to IN pipe
	  tx_buffer_size -= count;

	  u32 *buf_addr = (u32 *)USB_tx_buffer;
	  int i;
	  for(i=0; i<count; ++i) {
 8013b9a:	3301      	adds	r3, #1
 8013b9c:	e7e9      	b.n	8013b72 <USBH_Handle+0x13e>
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	      tx_buffer_tail = 0;
	  }
	  
	  USBH_tx_count = count * 4;
 8013b9e:	0092      	lsls	r2, r2, #2
 8013ba0:	4b11      	ldr	r3, [pc, #68]	; (8013be8 <USBH_Handle+0x1b4>)
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 8013ba2:	4913      	ldr	r1, [pc, #76]	; (8013bf0 <USBH_Handle+0x1bc>)
 8013ba4:	4811      	ldr	r0, [pc, #68]	; (8013bec <USBH_Handle+0x1b8>)
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	      tx_buffer_tail = 0;
	  }
	  
	  USBH_tx_count = count * 4;
 8013ba6:	b2d2      	uxtb	r2, r2
 8013ba8:	701a      	strb	r2, [r3, #0]
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 8013baa:	4b0d      	ldr	r3, [pc, #52]	; (8013be0 <USBH_Handle+0x1ac>)
 8013bac:	781b      	ldrb	r3, [r3, #0]
 8013bae:	f002 f8ef 	bl	8015d90 <USBH_BulkSendData>

	  USBH_MIDI_transfer_state = USBH_MIDI_TX;
 8013bb2:	490a      	ldr	r1, [pc, #40]	; (8013bdc <USBH_Handle+0x1a8>)
 8013bb4:	2002      	movs	r0, #2
 8013bb6:	7008      	strb	r0, [r1, #0]

	  MIOS32_IRQ_Enable();
 8013bb8:	f7fe fd6c 	bl	8012694 <MIOS32_IRQ_Enable>
 8013bbc:	e00a      	b.n	8013bd4 <USBH_Handle+0x1a0>
	} else {
	  // request data from device
	  USBH_BulkReceiveData(&USB_OTG_dev, (u8 *)USB_rx_buffer, USBH_BulkInEpSize, USBH_hc_num_in);
 8013bbe:	4b17      	ldr	r3, [pc, #92]	; (8013c1c <USBH_Handle+0x1e8>)
 8013bc0:	480a      	ldr	r0, [pc, #40]	; (8013bec <USBH_Handle+0x1b8>)
 8013bc2:	781a      	ldrb	r2, [r3, #0]
 8013bc4:	4b0b      	ldr	r3, [pc, #44]	; (8013bf4 <USBH_Handle+0x1c0>)
 8013bc6:	4916      	ldr	r1, [pc, #88]	; (8013c20 <USBH_Handle+0x1ec>)
 8013bc8:	781b      	ldrb	r3, [r3, #0]
 8013bca:	f002 f8fb 	bl	8015dc4 <USBH_BulkReceiveData>
	  USBH_MIDI_transfer_state = USBH_MIDI_RX;
 8013bce:	4a03      	ldr	r2, [pc, #12]	; (8013bdc <USBH_Handle+0x1a8>)
 8013bd0:	2001      	movs	r0, #1
 8013bd2:	7010      	strb	r0, [r2, #0]
      }
    }
  }

  return USBH_OK;
}
 8013bd4:	2000      	movs	r0, #0
 8013bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013bd8:	20000465 	.word	0x20000465
 8013bdc:	20000468 	.word	0x20000468
 8013be0:	20000469 	.word	0x20000469
 8013be4:	20000310 	.word	0x20000310
 8013be8:	2000045e 	.word	0x2000045e
 8013bec:	20003190 	.word	0x20003190
 8013bf0:	20000314 	.word	0x20000314
 8013bf4:	20000464 	.word	0x20000464
 8013bf8:	2000030e 	.word	0x2000030e
 8013bfc:	2000314c 	.word	0x2000314c
 8013c00:	2000045c 	.word	0x2000045c
 8013c04:	20000358 	.word	0x20000358
 8013c08:	20000311 	.word	0x20000311
 8013c0c:	20000460 	.word	0x20000460
 8013c10:	20000466 	.word	0x20000466
 8013c14:	20000462 	.word	0x20000462
 8013c18:	2000020c 	.word	0x2000020c
 8013c1c:	2000045f 	.word	0x2000045f
 8013c20:	20003150 	.word	0x20003150

08013c24 <MIOS32_USB_MIDI_Init>:
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  return 0; // no error
}
 8013c24:	2800      	cmp	r0, #0
 8013c26:	bf14      	ite	ne
 8013c28:	f04f 30ff 	movne.w	r0, #4294967295
 8013c2c:	2000      	moveq	r0, #0
 8013c2e:	4770      	bx	lr

08013c30 <MIOS32_USB_MIDI_ChangeConnectionState>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8013c30:	490e      	ldr	r1, [pc, #56]	; (8013c6c <MIOS32_USB_MIDI_ChangeConnectionState+0x3c>)
 8013c32:	2300      	movs	r3, #0
//! \param[in] connected status (1 if connected)
//! \return < 0 on errors
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
 8013c34:	b510      	push	{r4, lr}
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8013c36:	800b      	strh	r3, [r1, #0]
 8013c38:	4c0d      	ldr	r4, [pc, #52]	; (8013c70 <MIOS32_USB_MIDI_ChangeConnectionState+0x40>)
 8013c3a:	490e      	ldr	r1, [pc, #56]	; (8013c74 <MIOS32_USB_MIDI_ChangeConnectionState+0x44>)
 8013c3c:	8023      	strh	r3, [r4, #0]
 8013c3e:	800b      	strh	r3, [r1, #0]
  rx_buffer_new_data = 0; // no data received yet
 8013c40:	4c0d      	ldr	r4, [pc, #52]	; (8013c78 <MIOS32_USB_MIDI_ChangeConnectionState+0x48>)
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8013c42:	490e      	ldr	r1, [pc, #56]	; (8013c7c <MIOS32_USB_MIDI_ChangeConnectionState+0x4c>)
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
  rx_buffer_new_data = 0; // no data received yet
 8013c44:	7023      	strb	r3, [r4, #0]
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8013c46:	800b      	strh	r3, [r1, #0]
 8013c48:	4c0d      	ldr	r4, [pc, #52]	; (8013c80 <MIOS32_USB_MIDI_ChangeConnectionState+0x50>)
 8013c4a:	490e      	ldr	r1, [pc, #56]	; (8013c84 <MIOS32_USB_MIDI_ChangeConnectionState+0x54>)
 8013c4c:	8023      	strh	r3, [r4, #0]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8013c4e:	461a      	mov	r2, r3
  rx_buffer_new_data = 0; // no data received yet
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8013c50:	800b      	strh	r3, [r1, #0]
 8013c52:	4c0d      	ldr	r4, [pc, #52]	; (8013c88 <MIOS32_USB_MIDI_ChangeConnectionState+0x58>)
 8013c54:	4b0d      	ldr	r3, [pc, #52]	; (8013c8c <MIOS32_USB_MIDI_ChangeConnectionState+0x5c>)
 8013c56:	2101      	movs	r1, #1

  if( connected ) {
 8013c58:	b120      	cbz	r0, 8013c64 <MIOS32_USB_MIDI_ChangeConnectionState+0x34>
    transfer_possible = 1;
    tx_buffer_busy = 0; // buffer not busy anymore

#ifndef MIOS32_DONT_USE_USB_HOST
    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8013c5a:	480d      	ldr	r0, [pc, #52]	; (8013c90 <MIOS32_USB_MIDI_ChangeConnectionState+0x60>)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
  rx_buffer_new_data = 0; // no data received yet
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;

  if( connected ) {
    transfer_possible = 1;
 8013c5c:	7021      	strb	r1, [r4, #0]
    tx_buffer_busy = 0; // buffer not busy anymore
 8013c5e:	701a      	strb	r2, [r3, #0]

#ifndef MIOS32_DONT_USE_USB_HOST
    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8013c60:	7002      	strb	r2, [r0, #0]
 8013c62:	e001      	b.n	8013c68 <MIOS32_USB_MIDI_ChangeConnectionState+0x38>
#endif
  } else {
    // cable disconnected: disable transfers
    transfer_possible = 0;
 8013c64:	7022      	strb	r2, [r4, #0]
    tx_buffer_busy = 1; // buffer busy
 8013c66:	7019      	strb	r1, [r3, #0]
  }

  return 0; // no error
}
 8013c68:	2000      	movs	r0, #0
 8013c6a:	bd10      	pop	{r4, pc}
 8013c6c:	2000030e 	.word	0x2000030e
 8013c70:	2000045c 	.word	0x2000045c
 8013c74:	2000030c 	.word	0x2000030c
 8013c78:	2000045a 	.word	0x2000045a
 8013c7c:	20000460 	.word	0x20000460
 8013c80:	20000458 	.word	0x20000458
 8013c84:	20000462 	.word	0x20000462
 8013c88:	20000465 	.word	0x20000465
 8013c8c:	20000356 	.word	0x20000356
 8013c90:	20000468 	.word	0x20000468

08013c94 <MIOS32_USB_MIDI_CheckAvailable>:
//! \return 1: interface available
//! \return 0: interface not available
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_CheckAvailable(u8 cable)
{
 8013c94:	b510      	push	{r4, lr}
 8013c96:	4604      	mov	r4, r0
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  if( MIOS32_USB_ForceSingleUSB() && cable >= 1 )
 8013c98:	f7ff fd66 	bl	8013768 <MIOS32_USB_ForceSingleUSB>
 8013c9c:	b92c      	cbnz	r4, 8013caa <MIOS32_USB_MIDI_CheckAvailable+0x16>
#endif

  if( cable >= MIOS32_USB_MIDI_NUM_PORTS )
    return 0;

  return transfer_possible ? 1 : 0;
 8013c9e:	4b04      	ldr	r3, [pc, #16]	; (8013cb0 <MIOS32_USB_MIDI_CheckAvailable+0x1c>)
 8013ca0:	7818      	ldrb	r0, [r3, #0]
 8013ca2:	3000      	adds	r0, #0
 8013ca4:	bf18      	it	ne
 8013ca6:	2001      	movne	r0, #1
 8013ca8:	bd10      	pop	{r4, pc}
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_CheckAvailable(u8 cable)
{
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  if( MIOS32_USB_ForceSingleUSB() && cable >= 1 )
    return 0;
 8013caa:	2000      	movs	r0, #0

  if( cable >= MIOS32_USB_MIDI_NUM_PORTS )
    return 0;

  return transfer_possible ? 1 : 0;
}
 8013cac:	bd10      	pop	{r4, pc}
 8013cae:	bf00      	nop
 8013cb0:	20000465 	.word	0x20000465

08013cb4 <USBH_InterfaceInit>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval  USBH_Status :Response for USB MIDI driver intialization
 */
static USBH_Status USBH_InterfaceInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8013cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013cb6:	460c      	mov	r4, r1
 8013cb8:	4605      	mov	r5, r0
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);
 8013cba:	2000      	movs	r0, #0
 8013cbc:	f7ff ffb8 	bl	8013c30 <MIOS32_USB_MIDI_ChangeConnectionState>

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8013cc0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d060      	beq.n	8013d8a <USBH_InterfaceInit+0xd6>
    //MIOS32_MIDI_DebugPortSet(UART0);
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
 8013cc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013ccc:	2a01      	cmp	r2, #1
 8013cce:	d103      	bne.n	8013cd8 <USBH_InterfaceInit+0x24>
 8013cd0:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8013cd4:	2803      	cmp	r0, #3
 8013cd6:	d00a      	beq.n	8013cee <USBH_InterfaceInit+0x3a>
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8013cd8:	2b01      	cmp	r3, #1
 8013cda:	dd56      	ble.n	8013d8a <USBH_InterfaceInit+0xd6>
    //MIOS32_MIDI_DebugPortSet(UART0);
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
 8013cdc:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 8013ce0:	2b01      	cmp	r3, #1
 8013ce2:	d152      	bne.n	8013d8a <USBH_InterfaceInit+0xd6>
 8013ce4:	f894 104d 	ldrb.w	r1, [r4, #77]	; 0x4d
 8013ce8:	2903      	cmp	r1, #3
 8013cea:	d14e      	bne.n	8013d8a <USBH_InterfaceInit+0xd6>
 8013cec:	e000      	b.n	8013cf0 <USBH_InterfaceInit+0x3c>
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8013cee:	2300      	movs	r3, #0
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
	(pphost->device_prop.Itf_Desc[i].bInterfaceSubClass == 3) ) {

      if( pphost->device_prop.Ep_Desc[i][0].bEndpointAddress & 0x80 ) {
 8013cf0:	1d5e      	adds	r6, r3, #5
 8013cf2:	eb04 1706 	add.w	r7, r4, r6, lsl #4
 8013cf6:	78ba      	ldrb	r2, [r7, #2]
 8013cf8:	88b9      	ldrh	r1, [r7, #4]
 8013cfa:	f012 0f80 	tst.w	r2, #128	; 0x80
 8013cfe:	d004      	beq.n	8013d0a <USBH_InterfaceInit+0x56>
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8013d00:	4f27      	ldr	r7, [pc, #156]	; (8013da0 <USBH_InterfaceInit+0xec>)
 8013d02:	703a      	strb	r2, [r7, #0]
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][0].wMaxPacketSize;
 8013d04:	4a27      	ldr	r2, [pc, #156]	; (8013da4 <USBH_InterfaceInit+0xf0>)
 8013d06:	7011      	strb	r1, [r2, #0]
 8013d08:	e003      	b.n	8013d12 <USBH_InterfaceInit+0x5e>
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8013d0a:	4827      	ldr	r0, [pc, #156]	; (8013da8 <USBH_InterfaceInit+0xf4>)
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
 8013d0c:	4e27      	ldr	r6, [pc, #156]	; (8013dac <USBH_InterfaceInit+0xf8>)

      if( pphost->device_prop.Ep_Desc[i][0].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][0].wMaxPacketSize;
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8013d0e:	7002      	strb	r2, [r0, #0]
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
 8013d10:	8031      	strh	r1, [r6, #0]
      }

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
 8013d12:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8013d16:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8013d1a:	f893 605a 	ldrb.w	r6, [r3, #90]	; 0x5a
 8013d1e:	4f22      	ldr	r7, [pc, #136]	; (8013da8 <USBH_InterfaceInit+0xf4>)
 8013d20:	888a      	ldrh	r2, [r1, #4]
 8013d22:	f016 0f80 	tst.w	r6, #128	; 0x80
 8013d26:	d004      	beq.n	8013d32 <USBH_InterfaceInit+0x7e>
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8013d28:	4b1d      	ldr	r3, [pc, #116]	; (8013da0 <USBH_InterfaceInit+0xec>)
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8013d2a:	491e      	ldr	r1, [pc, #120]	; (8013da4 <USBH_InterfaceInit+0xf0>)
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
      }

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8013d2c:	701e      	strb	r6, [r3, #0]
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8013d2e:	700a      	strb	r2, [r1, #0]
 8013d30:	e002      	b.n	8013d38 <USBH_InterfaceInit+0x84>
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8013d32:	481e      	ldr	r0, [pc, #120]	; (8013dac <USBH_InterfaceInit+0xf8>)

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8013d34:	703e      	strb	r6, [r7, #0]
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8013d36:	8002      	strh	r2, [r0, #0]
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8013d38:	7839      	ldrb	r1, [r7, #0]
 8013d3a:	4e1d      	ldr	r6, [pc, #116]	; (8013db0 <USBH_InterfaceInit+0xfc>)
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8013d3c:	4f18      	ldr	r7, [pc, #96]	; (8013da0 <USBH_InterfaceInit+0xec>)
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8013d3e:	4628      	mov	r0, r5
 8013d40:	f001 ff81 	bl	8015c46 <USBH_Alloc_Channel>
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8013d44:	7839      	ldrb	r1, [r7, #0]
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8013d46:	7030      	strb	r0, [r6, #0]
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8013d48:	4628      	mov	r0, r5
 8013d4a:	f001 ff7c 	bl	8015c46 <USBH_Alloc_Channel>
 8013d4e:	4f19      	ldr	r7, [pc, #100]	; (8013db4 <USBH_InterfaceInit+0x100>)

      /* Open the new channels */
      USBH_Open_Channel(pdev,
 8013d50:	7831      	ldrb	r1, [r6, #0]
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8013d52:	7038      	strb	r0, [r7, #0]

      /* Open the new channels */
      USBH_Open_Channel(pdev,
 8013d54:	2602      	movs	r6, #2
 8013d56:	4815      	ldr	r0, [pc, #84]	; (8013dac <USBH_InterfaceInit+0xf8>)
 8013d58:	9600      	str	r6, [sp, #0]
 8013d5a:	8800      	ldrh	r0, [r0, #0]
 8013d5c:	f894 2020 	ldrb.w	r2, [r4, #32]
 8013d60:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8013d64:	9001      	str	r0, [sp, #4]
 8013d66:	4628      	mov	r0, r5
 8013d68:	f001 ff26 	bl	8015bb8 <USBH_Open_Channel>
			pphost->device_prop.address,
			pphost->device_prop.speed,
			EP_TYPE_BULK,
			USBH_BulkOutEpSize);

      USBH_Open_Channel(pdev,
 8013d6c:	480d      	ldr	r0, [pc, #52]	; (8013da4 <USBH_InterfaceInit+0xf0>)
 8013d6e:	7839      	ldrb	r1, [r7, #0]
 8013d70:	9600      	str	r6, [sp, #0]
 8013d72:	7800      	ldrb	r0, [r0, #0]
 8013d74:	f894 2020 	ldrb.w	r2, [r4, #32]
 8013d78:	9001      	str	r0, [sp, #4]
 8013d7a:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8013d7e:	4628      	mov	r0, r5
 8013d80:	f001 ff1a 	bl	8015bb8 <USBH_Open_Channel>
			pphost->device_prop.address,
			pphost->device_prop.speed,
			EP_TYPE_BULK,
			USBH_BulkInEpSize);

      MIOS32_USB_MIDI_ChangeConnectionState(1);
 8013d84:	2001      	movs	r0, #1
 8013d86:	f7ff ff53 	bl	8013c30 <MIOS32_USB_MIDI_ChangeConnectionState>
      break;
    }
  }

  if( MIOS32_USB_MIDI_CheckAvailable(0) ) {
 8013d8a:	2000      	movs	r0, #0
 8013d8c:	f7ff ff82 	bl	8013c94 <MIOS32_USB_MIDI_CheckAvailable>
 8013d90:	b118      	cbz	r0, 8013d9a <USBH_InterfaceInit+0xe6>
    pphost->usr_cb->DeviceNotSupported();
 8013d92:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8013d96:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8013d98:	4798      	blx	r3
  }
	
  return USBH_OK;

}
 8013d9a:	2000      	movs	r0, #0
 8013d9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013d9e:	bf00      	nop
 8013da0:	20000311 	.word	0x20000311
 8013da4:	2000045f 	.word	0x2000045f
 8013da8:	20000310 	.word	0x20000310
 8013dac:	20000466 	.word	0x20000466
 8013db0:	20000469 	.word	0x20000469
 8013db4:	20000464 	.word	0x20000464

08013db8 <MIOS32_USB_MIDI_PackageSend_NonBlocking>:
//! \return -2: buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend_NonBlocking(mios32_midi_package_t package)
{
 8013db8:	b538      	push	{r3, r4, r5, lr}
  // device available?
  if( !transfer_possible )
 8013dba:	4c17      	ldr	r4, [pc, #92]	; (8013e18 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x60>)
 8013dbc:	7823      	ldrb	r3, [r4, #0]
//! \return -2: buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend_NonBlocking(mios32_midi_package_t package)
{
 8013dbe:	4605      	mov	r5, r0
  // device available?
  if( !transfer_possible )
 8013dc0:	b913      	cbnz	r3, 8013dc8 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x10>
    return -1;
 8013dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8013dc6:	bd38      	pop	{r3, r4, r5, pc}

  // buffer full?
  if( tx_buffer_size >= (MIOS32_USB_MIDI_TX_BUFFER_SIZE-1) ) {
 8013dc8:	4814      	ldr	r0, [pc, #80]	; (8013e1c <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x64>)
 8013dca:	8801      	ldrh	r1, [r0, #0]
 8013dcc:	b28a      	uxth	r2, r1
 8013dce:	2a3e      	cmp	r2, #62	; 0x3e
 8013dd0:	d907      	bls.n	8013de2 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x2a>
    // call USB handler, so that we are able to get the buffer free again on next execution
    // (this call simplifies polling loops!)
    MIOS32_USB_MIDI_TxBufferHandler();
 8013dd2:	f7ff fdd9 	bl	8013988 <MIOS32_USB_MIDI_TxBufferHandler>

    // device still available?
    // (ensures that polling loop terminates if cable has been disconnected)
    if( !transfer_possible )
 8013dd6:	7823      	ldrb	r3, [r4, #0]
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d0f2      	beq.n	8013dc2 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0xa>
      return -1;

    // notify that buffer was full (request retry)
    return -2;
 8013ddc:	f06f 0001 	mvn.w	r0, #1
 8013de0:	bd38      	pop	{r3, r4, r5, pc}
  }

  // put package into buffer - this operation should be atomic!
  MIOS32_IRQ_Disable();
 8013de2:	f7fe fc43 	bl	801266c <MIOS32_IRQ_Disable>
  tx_buffer[tx_buffer_head++] = package.ALL;
 8013de6:	4b0e      	ldr	r3, [pc, #56]	; (8013e20 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x68>)
 8013de8:	490e      	ldr	r1, [pc, #56]	; (8013e24 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x6c>)
 8013dea:	8818      	ldrh	r0, [r3, #0]
 8013dec:	b282      	uxth	r2, r0
 8013dee:	1c50      	adds	r0, r2, #1
 8013df0:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8013df4:	b282      	uxth	r2, r0
 8013df6:	801a      	strh	r2, [r3, #0]
  if( tx_buffer_head >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 8013df8:	8819      	ldrh	r1, [r3, #0]
 8013dfa:	b288      	uxth	r0, r1
 8013dfc:	283f      	cmp	r0, #63	; 0x3f
 8013dfe:	d901      	bls.n	8013e04 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x4c>
    tx_buffer_head = 0;
 8013e00:	2200      	movs	r2, #0
 8013e02:	801a      	strh	r2, [r3, #0]
  ++tx_buffer_size;
 8013e04:	4b05      	ldr	r3, [pc, #20]	; (8013e1c <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x64>)
 8013e06:	8819      	ldrh	r1, [r3, #0]
 8013e08:	1c48      	adds	r0, r1, #1
 8013e0a:	b282      	uxth	r2, r0
 8013e0c:	801a      	strh	r2, [r3, #0]
  MIOS32_IRQ_Enable();
 8013e0e:	f7fe fc41 	bl	8012694 <MIOS32_IRQ_Enable>

  return 0;
 8013e12:	2000      	movs	r0, #0
}
 8013e14:	bd38      	pop	{r3, r4, r5, pc}
 8013e16:	bf00      	nop
 8013e18:	20000465 	.word	0x20000465
 8013e1c:	20000460 	.word	0x20000460
 8013e20:	20000458 	.word	0x20000458
 8013e24:	2000020c 	.word	0x2000020c

08013e28 <MIOS32_USB_MIDI_PackageSend>:
//! \return 0: no error
//! \return -1: USB not connected
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend(mios32_midi_package_t package)
{
 8013e28:	b510      	push	{r4, lr}
 8013e2a:	4604      	mov	r4, r0
  // was successfull (MIDI port will be used by host), timeout value is
  // reset again

  s32 error;

  while( (error=MIOS32_USB_MIDI_PackageSend_NonBlocking(package)) == -2 ) {
 8013e2c:	4620      	mov	r0, r4
 8013e2e:	f7ff ffc3 	bl	8013db8 <MIOS32_USB_MIDI_PackageSend_NonBlocking>
 8013e32:	1c83      	adds	r3, r0, #2
 8013e34:	d108      	bne.n	8013e48 <MIOS32_USB_MIDI_PackageSend+0x20>
    if( timeout_ctr >= 10000 )
 8013e36:	4b07      	ldr	r3, [pc, #28]	; (8013e54 <MIOS32_USB_MIDI_PackageSend+0x2c>)
 8013e38:	881a      	ldrh	r2, [r3, #0]
 8013e3a:	f242 710f 	movw	r1, #9999	; 0x270f
 8013e3e:	428a      	cmp	r2, r1
 8013e40:	d807      	bhi.n	8013e52 <MIOS32_USB_MIDI_PackageSend+0x2a>
      break;
    ++timeout_ctr;
 8013e42:	1c50      	adds	r0, r2, #1
 8013e44:	8018      	strh	r0, [r3, #0]
 8013e46:	e7f1      	b.n	8013e2c <MIOS32_USB_MIDI_PackageSend+0x4>
  }

  if( error >= 0 ) // no error: reset timeout counter
 8013e48:	2800      	cmp	r0, #0
 8013e4a:	db02      	blt.n	8013e52 <MIOS32_USB_MIDI_PackageSend+0x2a>
    timeout_ctr = 0;
 8013e4c:	4b01      	ldr	r3, [pc, #4]	; (8013e54 <MIOS32_USB_MIDI_PackageSend+0x2c>)
 8013e4e:	2200      	movs	r2, #0
 8013e50:	801a      	strh	r2, [r3, #0]

  return error;
}
 8013e52:	bd10      	pop	{r4, pc}
 8013e54:	20000354 	.word	0x20000354

08013e58 <MIOS32_USB_MIDI_PackageReceive>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
  // package received?
  if( !rx_buffer_size )
 8013e58:	4b11      	ldr	r3, [pc, #68]	; (8013ea0 <MIOS32_USB_MIDI_PackageReceive+0x48>)
//! \return -1 if no package in buffer
//! \return >= 0: number of packages which are still in the buffer
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
 8013e5a:	b510      	push	{r4, lr}
 8013e5c:	4604      	mov	r4, r0
  // package received?
  if( !rx_buffer_size )
 8013e5e:	8818      	ldrh	r0, [r3, #0]
 8013e60:	b281      	uxth	r1, r0
 8013e62:	b1d1      	cbz	r1, 8013e9a <MIOS32_USB_MIDI_PackageReceive+0x42>
    return -1;

  // get package - this operation should be atomic!
  MIOS32_IRQ_Disable();
 8013e64:	f7fe fc02 	bl	801266c <MIOS32_IRQ_Disable>
  package->ALL = rx_buffer[rx_buffer_tail];
 8013e68:	4b0e      	ldr	r3, [pc, #56]	; (8013ea4 <MIOS32_USB_MIDI_PackageReceive+0x4c>)
 8013e6a:	490f      	ldr	r1, [pc, #60]	; (8013ea8 <MIOS32_USB_MIDI_PackageReceive+0x50>)
 8013e6c:	881a      	ldrh	r2, [r3, #0]
 8013e6e:	b290      	uxth	r0, r2
 8013e70:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
 8013e74:	6022      	str	r2, [r4, #0]
  if( ++rx_buffer_tail >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 8013e76:	881c      	ldrh	r4, [r3, #0]
 8013e78:	1c60      	adds	r0, r4, #1
 8013e7a:	b281      	uxth	r1, r0
 8013e7c:	293f      	cmp	r1, #63	; 0x3f
 8013e7e:	8019      	strh	r1, [r3, #0]
 8013e80:	d901      	bls.n	8013e86 <MIOS32_USB_MIDI_PackageReceive+0x2e>
    rx_buffer_tail = 0;
 8013e82:	2200      	movs	r2, #0
 8013e84:	801a      	strh	r2, [r3, #0]
  --rx_buffer_size;
 8013e86:	4c06      	ldr	r4, [pc, #24]	; (8013ea0 <MIOS32_USB_MIDI_PackageReceive+0x48>)
 8013e88:	8823      	ldrh	r3, [r4, #0]
 8013e8a:	1e58      	subs	r0, r3, #1
 8013e8c:	b281      	uxth	r1, r0
 8013e8e:	8021      	strh	r1, [r4, #0]
  MIOS32_IRQ_Enable();
 8013e90:	f7fe fc00 	bl	8012694 <MIOS32_IRQ_Enable>

  return rx_buffer_size;
 8013e94:	8822      	ldrh	r2, [r4, #0]
 8013e96:	b290      	uxth	r0, r2
 8013e98:	bd10      	pop	{r4, pc}
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
  // package received?
  if( !rx_buffer_size )
    return -1;
 8013e9a:	f04f 30ff 	mov.w	r0, #4294967295
    rx_buffer_tail = 0;
  --rx_buffer_size;
  MIOS32_IRQ_Enable();

  return rx_buffer_size;
}
 8013e9e:	bd10      	pop	{r4, pc}
 8013ea0:	2000030e 	.word	0x2000030e
 8013ea4:	2000030c 	.word	0x2000030c
 8013ea8:	20000358 	.word	0x20000358

08013eac <MIOS32_USB_MIDI_Periodic_mS>:
//! model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_Periodic_mS(void)
{
 8013eac:	b508      	push	{r3, lr}
  if( USB_OTG_IsHostMode(&USB_OTG_dev) ) {
 8013eae:	4807      	ldr	r0, [pc, #28]	; (8013ecc <MIOS32_USB_MIDI_Periodic_mS+0x20>)
 8013eb0:	f002 fac2 	bl	8016438 <USB_OTG_IsHostMode>
 8013eb4:	b120      	cbz	r0, 8013ec0 <MIOS32_USB_MIDI_Periodic_mS+0x14>
#ifndef MIOS32_DONT_USE_USB_HOST
    // process the USB host events
    USBH_Process(&USB_OTG_dev, &USB_Host);
 8013eb6:	4805      	ldr	r0, [pc, #20]	; (8013ecc <MIOS32_USB_MIDI_Periodic_mS+0x20>)
 8013eb8:	4905      	ldr	r1, [pc, #20]	; (8013ed0 <MIOS32_USB_MIDI_Periodic_mS+0x24>)
 8013eba:	f001 fcdb 	bl	8015874 <USBH_Process>
 8013ebe:	e003      	b.n	8013ec8 <MIOS32_USB_MIDI_Periodic_mS+0x1c>
#endif
  } else {
    // check for received packages
    MIOS32_USB_MIDI_RxBufferHandler();
 8013ec0:	f7ff fd0c 	bl	80138dc <MIOS32_USB_MIDI_RxBufferHandler>

    // check for packages which should be transmitted
    MIOS32_USB_MIDI_TxBufferHandler();
 8013ec4:	f7ff fd60 	bl	8013988 <MIOS32_USB_MIDI_TxBufferHandler>
  }

  return 0;
}
 8013ec8:	2000      	movs	r0, #0
 8013eca:	bd08      	pop	{r3, pc}
 8013ecc:	20003190 	.word	0x20003190
 8013ed0:	20003c24 	.word	0x20003c24

08013ed4 <MIOS32_USB_MIDI_EP1_IN_Callback>:
//! \note also: bEP, bEPStatus only relevant for LPC17xx port
/////////////////////////////////////////////////////////////////////////////
void MIOS32_USB_MIDI_EP1_IN_Callback(u8 bEP, u8 bEPStatus)
{
  // package has been sent
  tx_buffer_busy = 0;
 8013ed4:	4b02      	ldr	r3, [pc, #8]	; (8013ee0 <MIOS32_USB_MIDI_EP1_IN_Callback+0xc>)
 8013ed6:	2200      	movs	r2, #0
 8013ed8:	701a      	strb	r2, [r3, #0]

  // check for next package
  MIOS32_USB_MIDI_TxBufferHandler();
 8013eda:	f7ff bd55 	b.w	8013988 <MIOS32_USB_MIDI_TxBufferHandler>
 8013ede:	bf00      	nop
 8013ee0:	20000356 	.word	0x20000356

08013ee4 <MIOS32_USB_MIDI_EP2_OUT_Callback>:
//! \note also: bEP, bEPStatus only relevant for LPC17xx port
/////////////////////////////////////////////////////////////////////////////
void MIOS32_USB_MIDI_EP2_OUT_Callback(u8 bEP, u8 bEPStatus)
{
  // put package into buffer
  rx_buffer_new_data = 1;
 8013ee4:	4b02      	ldr	r3, [pc, #8]	; (8013ef0 <MIOS32_USB_MIDI_EP2_OUT_Callback+0xc>)
 8013ee6:	2201      	movs	r2, #1
 8013ee8:	701a      	strb	r2, [r3, #0]
  MIOS32_USB_MIDI_RxBufferHandler();
 8013eea:	f7ff bcf7 	b.w	80138dc <MIOS32_USB_MIDI_RxBufferHandler>
 8013eee:	bf00      	nop
 8013ef0:	2000045a 	.word	0x2000045a

08013ef4 <MIOS32_UART_BaudrateSet>:
//! \return 0: baudrate has been changed
//! \return -1: uart not available
//! \return -2: function not prepared for this UART
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_BaudrateSet(u8 uart, u32 baudrate)
{
 8013ef4:	b530      	push	{r4, r5, lr}
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8013ef6:	2801      	cmp	r0, #1
//! \return 0: baudrate has been changed
//! \return -1: uart not available
//! \return -2: function not prepared for this UART
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_BaudrateSet(u8 uart, u32 baudrate)
{
 8013ef8:	b085      	sub	sp, #20
 8013efa:	4604      	mov	r4, r0
 8013efc:	460d      	mov	r5, r1
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8013efe:	d81b      	bhi.n	8013f38 <MIOS32_UART_BaudrateSet+0x44>
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
  USART_InitStructure.USART_Parity = USART_Parity_No;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8013f00:	f04f 010c 	mov.w	r1, #12

  USART_InitStructure.USART_BaudRate = baudrate;
 8013f04:	aa04      	add	r2, sp, #16
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;

  // USART configuration
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8013f06:	f04f 0300 	mov.w	r3, #0
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

  USART_InitStructure.USART_BaudRate = baudrate;

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
 8013f0a:	bf14      	ite	ne
 8013f0c:	480c      	ldrne	r0, [pc, #48]	; (8013f40 <MIOS32_UART_BaudrateSet+0x4c>)
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8013f0e:	480d      	ldreq	r0, [pc, #52]	; (8013f44 <MIOS32_UART_BaudrateSet+0x50>)
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
  USART_InitStructure.USART_Parity = USART_Parity_No;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8013f10:	f8ad 100a 	strh.w	r1, [sp, #10]
  USART_InitStructure.USART_BaudRate = baudrate;

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8013f14:	4669      	mov	r1, sp
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;

  // USART configuration
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8013f16:	f8ad 3004 	strh.w	r3, [sp, #4]
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8013f1a:	f8ad 3006 	strh.w	r3, [sp, #6]
  USART_InitStructure.USART_Parity = USART_Parity_No;
 8013f1e:	f8ad 3008 	strh.w	r3, [sp, #8]
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8013f22:	f8ad 300c 	strh.w	r3, [sp, #12]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

  USART_InitStructure.USART_BaudRate = baudrate;
 8013f26:	f842 5d10 	str.w	r5, [r2, #-16]!

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8013f2a:	f000 ff5f 	bl	8014dec <USART_Init>
  default:
    return -2; // not prepared
  }

  // store baudrate in array
  uart_baudrate[uart] = baudrate;
 8013f2e:	4806      	ldr	r0, [pc, #24]	; (8013f48 <MIOS32_UART_BaudrateSet+0x54>)
 8013f30:	f840 5024 	str.w	r5, [r0, r4, lsl #2]

  return 0;
 8013f34:	2000      	movs	r0, #0
 8013f36:	e001      	b.n	8013f3c <MIOS32_UART_BaudrateSet+0x48>
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;
 8013f38:	f04f 30ff 	mov.w	r0, #4294967295
  // store baudrate in array
  uart_baudrate[uart] = baudrate;

  return 0;
#endif
}
 8013f3c:	b005      	add	sp, #20
 8013f3e:	bd30      	pop	{r4, r5, pc}
 8013f40:	40004400 	.word	0x40004400
 8013f44:	40004800 	.word	0x40004800
 8013f48:	20000574 	.word	0x20000574

08013f4c <MIOS32_UART_Init>:
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_Init(u32 mode)
{
 8013f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  // currently only mode 0 supported
  if( mode != 0 )
 8013f4e:	4604      	mov	r4, r0
 8013f50:	2800      	cmp	r0, #0
 8013f52:	f040 8084 	bne.w	801405e <MIOS32_UART_Init+0x112>
  return -1; // no UARTs
#else

  // map UART pins
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_UART0_REMAP_FUNC;
 8013f56:	2102      	movs	r1, #2
 8013f58:	2207      	movs	r2, #7
 8013f5a:	4842      	ldr	r0, [pc, #264]	; (8014064 <MIOS32_UART_Init+0x118>)
 8013f5c:	f000 fcea 	bl	8014934 <GPIO_PinAFConfig>
 8013f60:	2103      	movs	r1, #3
 8013f62:	2207      	movs	r2, #7
 8013f64:	483f      	ldr	r0, [pc, #252]	; (8014064 <MIOS32_UART_Init+0x118>)
 8013f66:	f000 fce5 	bl	8014934 <GPIO_PinAFConfig>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_UART1_REMAP_FUNC;
 8013f6a:	2108      	movs	r1, #8
 8013f6c:	2207      	movs	r2, #7
 8013f6e:	483e      	ldr	r0, [pc, #248]	; (8014068 <MIOS32_UART_Init+0x11c>)
 8013f70:	f000 fce0 	bl	8014934 <GPIO_PinAFConfig>
 8013f74:	2207      	movs	r2, #7
 8013f76:	2109      	movs	r1, #9
 8013f78:	483b      	ldr	r0, [pc, #236]	; (8014068 <MIOS32_UART_Init+0x11c>)
 8013f7a:	f000 fcdb 	bl	8014934 <GPIO_PinAFConfig>
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART2_ASSIGNMENT != 0
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
 8013f7e:	4668      	mov	r0, sp
  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8013f80:	2501      	movs	r5, #1
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART2_ASSIGNMENT != 0
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
 8013f82:	f000 fcca 	bl	801491a <GPIO_StructInit>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
 8013f86:	2604      	movs	r6, #4
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8013f88:	2702      	movs	r7, #2
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8013f8a:	4836      	ldr	r0, [pc, #216]	; (8014064 <MIOS32_UART_Init+0x118>)
  GPIO_StructInit(&GPIO_InitStructure);
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
 8013f8c:	9600      	str	r6, [sp, #0]
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8013f8e:	4669      	mov	r1, sp
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8013f90:	f88d 7004 	strb.w	r7, [sp, #4]
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8013f94:	f88d 4005 	strb.w	r4, [sp, #5]
  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8013f98:	f88d 5006 	strb.w	r5, [sp, #6]
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8013f9c:	f000 fc70 	bl	8014880 <GPIO_Init>
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
 8013fa0:	f44f 7380 	mov.w	r3, #256	; 0x100
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8013fa4:	4830      	ldr	r0, [pc, #192]	; (8014068 <MIOS32_UART_Init+0x11c>)
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
 8013fa6:	9300      	str	r3, [sp, #0]
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8013fa8:	4669      	mov	r1, sp
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8013faa:	f88d 7004 	strb.w	r7, [sp, #4]
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8013fae:	f88d 5006 	strb.w	r5, [sp, #6]
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8013fb2:	f000 fc65 	bl	8014880 <GPIO_Init>

  // inputs with internal pull-up
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
 8013fb6:	2008      	movs	r0, #8
 8013fb8:	9000      	str	r0, [sp, #0]
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
 8013fba:	4669      	mov	r1, sp
 8013fbc:	4829      	ldr	r0, [pc, #164]	; (8014064 <MIOS32_UART_Init+0x118>)
#endif
  GPIO_Init(MIOS32_UART3_TX_PORT, &GPIO_InitStructure);
#endif

  // inputs with internal pull-up
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8013fbe:	f88d 7004 	strb.w	r7, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8013fc2:	f88d 5007 	strb.w	r5, [sp, #7]
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
 8013fc6:	f000 fc5b 	bl	8014880 <GPIO_Init>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_RX_PIN;
 8013fca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013fce:	9100      	str	r1, [sp, #0]
  GPIO_Init(MIOS32_UART1_RX_PORT, &GPIO_InitStructure);
 8013fd0:	4825      	ldr	r0, [pc, #148]	; (8014068 <MIOS32_UART_Init+0x11c>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8013fd2:	4f26      	ldr	r7, [pc, #152]	; (801406c <MIOS32_UART_Init+0x120>)
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_RX_PIN;
  GPIO_Init(MIOS32_UART1_RX_PORT, &GPIO_InitStructure);
 8013fd4:	4669      	mov	r1, sp
 8013fd6:	f000 fc53 	bl	8014880 <GPIO_Init>
  GPIO_Init(MIOS32_UART3_RX_PORT, &GPIO_InitStructure);
#endif

  // enable all USART clocks
  // TODO: more generic approach for different UART selections
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_USART6, ENABLE);
 8013fda:	2030      	movs	r0, #48	; 0x30
 8013fdc:	4629      	mov	r1, r5
 8013fde:	f000 fd6f 	bl	8014ac0 <RCC_APB2PeriphClockCmd>
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_USART3 | RCC_APB1Periph_UART4 | RCC_APB1Periph_UART5, ENABLE);
 8013fe2:	f44f 10f0 	mov.w	r0, #1966080	; 0x1e0000
 8013fe6:	4629      	mov	r1, r5
 8013fe8:	f000 fd5e 	bl	8014aa8 <RCC_APB1PeriphClockCmd>

  // USART configuration
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_UART_BaudrateSet(0, MIOS32_UART0_BAUDRATE);
 8013fec:	f647 2112 	movw	r1, #31250	; 0x7a12
 8013ff0:	4620      	mov	r0, r4
 8013ff2:	f7ff ff7f 	bl	8013ef4 <MIOS32_UART_BaudrateSet>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_UART_BaudrateSet(1, MIOS32_UART1_BAUDRATE);
 8013ff6:	f647 2112 	movw	r1, #31250	; 0x7a12
 8013ffa:	4628      	mov	r0, r5
 8013ffc:	f7ff ff7a 	bl	8013ef4 <MIOS32_UART_BaudrateSet>
  MIOS32_UART_BaudrateSet(3, MIOS32_UART3_BAUDRATE);
#endif

  // configure and enable UART interrupts
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART0_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
 8014000:	4631      	mov	r1, r6
 8014002:	2026      	movs	r0, #38	; 0x26
 8014004:	f7fe fb5a 	bl	80126bc <MIOS32_IRQ_Install>
  USART_ITConfig(MIOS32_UART0, USART_IT_RXNE, ENABLE);
 8014008:	462a      	mov	r2, r5
 801400a:	4819      	ldr	r0, [pc, #100]	; (8014070 <MIOS32_UART_Init+0x124>)
 801400c:	f240 5125 	movw	r1, #1317	; 0x525
 8014010:	f000 ff54 	bl	8014ebc <USART_ITConfig>
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART1_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
 8014014:	4631      	mov	r1, r6
 8014016:	2027      	movs	r0, #39	; 0x27
 8014018:	f7fe fb50 	bl	80126bc <MIOS32_IRQ_Install>
  USART_ITConfig(MIOS32_UART1, USART_IT_RXNE, ENABLE);
 801401c:	4815      	ldr	r0, [pc, #84]	; (8014074 <MIOS32_UART_Init+0x128>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 801401e:	4e16      	ldr	r6, [pc, #88]	; (8014078 <MIOS32_UART_Init+0x12c>)
  USART_ITConfig(MIOS32_UART0, USART_IT_RXNE, ENABLE);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART1_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
  USART_ITConfig(MIOS32_UART1, USART_IT_RXNE, ENABLE);
 8014020:	f240 5125 	movw	r1, #1317	; 0x525
 8014024:	462a      	mov	r2, r5
 8014026:	f000 ff49 	bl	8014ebc <USART_ITConfig>

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 801402a:	4a14      	ldr	r2, [pc, #80]	; (801407c <MIOS32_UART_Init+0x130>)
 801402c:	4b14      	ldr	r3, [pc, #80]	; (8014080 <MIOS32_UART_Init+0x134>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 801402e:	4815      	ldr	r0, [pc, #84]	; (8014084 <MIOS32_UART_Init+0x138>)
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8014030:	4915      	ldr	r1, [pc, #84]	; (8014088 <MIOS32_UART_Init+0x13c>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8014032:	703c      	strb	r4, [r7, #0]
 8014034:	7034      	strb	r4, [r6, #0]
 8014036:	7004      	strb	r4, [r0, #0]
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8014038:	700c      	strb	r4, [r1, #0]
 801403a:	7014      	strb	r4, [r2, #0]
 801403c:	701c      	strb	r4, [r3, #0]
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 801403e:	707c      	strb	r4, [r7, #1]
 8014040:	7074      	strb	r4, [r6, #1]
 8014042:	7044      	strb	r4, [r0, #1]
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8014044:	704c      	strb	r4, [r1, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 8014046:	480a      	ldr	r0, [pc, #40]	; (8014070 <MIOS32_UART_Init+0x124>)

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8014048:	7054      	strb	r4, [r2, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 801404a:	4629      	mov	r1, r5

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 801404c:	705c      	strb	r4, [r3, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 801404e:	f000 ff29 	bl	8014ea4 <USART_Cmd>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART1, ENABLE);
 8014052:	4808      	ldr	r0, [pc, #32]	; (8014074 <MIOS32_UART_Init+0x128>)
 8014054:	4629      	mov	r1, r5
 8014056:	f000 ff25 	bl	8014ea4 <USART_Cmd>
#endif
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART3_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART3, ENABLE);
#endif

  return 0; // no error
 801405a:	4620      	mov	r0, r4
 801405c:	e001      	b.n	8014062 <MIOS32_UART_Init+0x116>
{
  GPIO_InitTypeDef GPIO_InitStructure;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 801405e:	f04f 30ff 	mov.w	r0, #4294967295
  USART_Cmd(MIOS32_UART3, ENABLE);
#endif

  return 0; // no error
#endif
}
 8014062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014064:	40020000 	.word	0x40020000
 8014068:	40020c00 	.word	0x40020c00
 801406c:	2000046c 	.word	0x2000046c
 8014070:	40004400 	.word	0x40004400
 8014074:	40004800 	.word	0x40004800
 8014078:	20000570 	.word	0x20000570
 801407c:	2000057c 	.word	0x2000057c
 8014080:	2000046a 	.word	0x2000046a
 8014084:	2000046e 	.word	0x2000046e
 8014088:	20000572 	.word	0x20000572

0801408c <MIOS32_UART_RxBufferGet>:
s32 MIOS32_UART_RxBufferGet(u8 uart)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 801408c:	2801      	cmp	r0, #1
//! \return -2 if no new byte available
//! \return >= 0: number of received bytes
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_RxBufferGet(u8 uart)
{
 801408e:	b538      	push	{r3, r4, r5, lr}
 8014090:	4604      	mov	r4, r0
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8014092:	d81b      	bhi.n	80140cc <MIOS32_UART_RxBufferGet+0x40>
    return -1; // UART not available

  if( !rx_buffer_size[uart] )
 8014094:	4b10      	ldr	r3, [pc, #64]	; (80140d8 <MIOS32_UART_RxBufferGet+0x4c>)
 8014096:	5c18      	ldrb	r0, [r3, r0]
 8014098:	b1d8      	cbz	r0, 80140d2 <MIOS32_UART_RxBufferGet+0x46>
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
 801409a:	f7fe fae7 	bl	801266c <MIOS32_IRQ_Disable>
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 801409e:	4b0f      	ldr	r3, [pc, #60]	; (80140dc <MIOS32_UART_RxBufferGet+0x50>)
 80140a0:	490f      	ldr	r1, [pc, #60]	; (80140e0 <MIOS32_UART_RxBufferGet+0x54>)
 80140a2:	5d1a      	ldrb	r2, [r3, r4]
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 80140a4:	5d18      	ldrb	r0, [r3, r4]
  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 80140a6:	eb02 1584 	add.w	r5, r2, r4, lsl #6
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 80140aa:	1c42      	adds	r2, r0, #1
  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 80140ac:	5d4d      	ldrb	r5, [r1, r5]
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 80140ae:	b2d1      	uxtb	r1, r2
 80140b0:	293f      	cmp	r1, #63	; 0x3f
 80140b2:	5519      	strb	r1, [r3, r4]
 80140b4:	d901      	bls.n	80140ba <MIOS32_UART_RxBufferGet+0x2e>
    rx_buffer_tail[uart] = 0;
 80140b6:	2000      	movs	r0, #0
 80140b8:	5518      	strb	r0, [r3, r4]
  --rx_buffer_size[uart];
 80140ba:	4b07      	ldr	r3, [pc, #28]	; (80140d8 <MIOS32_UART_RxBufferGet+0x4c>)
 80140bc:	5d1a      	ldrb	r2, [r3, r4]
 80140be:	1e51      	subs	r1, r2, #1
 80140c0:	b2c8      	uxtb	r0, r1
 80140c2:	5518      	strb	r0, [r3, r4]
  MIOS32_IRQ_Enable();
 80140c4:	f7fe fae6 	bl	8012694 <MIOS32_IRQ_Enable>

  return b; // return received byte
 80140c8:	4628      	mov	r0, r5
 80140ca:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 80140cc:	f04f 30ff 	mov.w	r0, #4294967295
 80140d0:	bd38      	pop	{r3, r4, r5, pc}

  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer
 80140d2:	f06f 0001 	mvn.w	r0, #1
  --rx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return b; // return received byte
#endif
}
 80140d6:	bd38      	pop	{r3, r4, r5, pc}
 80140d8:	2000046c 	.word	0x2000046c
 80140dc:	2000046e 	.word	0x2000046e
 80140e0:	200004f0 	.word	0x200004f0

080140e4 <MIOS32_UART_RxBufferPut>:
s32 MIOS32_UART_RxBufferPut(u8 uart, u8 b)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 80140e4:	2801      	cmp	r0, #1
//! \return -1 if UART not available
//! \return -2 if buffer full (retry)
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_RxBufferPut(u8 uart, u8 b)
{
 80140e6:	b538      	push	{r3, r4, r5, lr}
 80140e8:	4604      	mov	r4, r0
 80140ea:	460d      	mov	r5, r1
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 80140ec:	d81c      	bhi.n	8014128 <MIOS32_UART_RxBufferPut+0x44>
    return -1; // UART not available

  if( rx_buffer_size[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 80140ee:	4b11      	ldr	r3, [pc, #68]	; (8014134 <MIOS32_UART_RxBufferPut+0x50>)
 80140f0:	5c18      	ldrb	r0, [r3, r0]
 80140f2:	283f      	cmp	r0, #63	; 0x3f
 80140f4:	d81b      	bhi.n	801412e <MIOS32_UART_RxBufferPut+0x4a>
    return -2; // buffer full (retry)

  // copy received byte into receive buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
 80140f6:	f7fe fab9 	bl	801266c <MIOS32_IRQ_Disable>
  rx_buffer[uart][rx_buffer_head[uart]] = b;
 80140fa:	4b0f      	ldr	r3, [pc, #60]	; (8014138 <MIOS32_UART_RxBufferPut+0x54>)
 80140fc:	490f      	ldr	r1, [pc, #60]	; (801413c <MIOS32_UART_RxBufferPut+0x58>)
 80140fe:	5d1a      	ldrb	r2, [r3, r4]
 8014100:	eb02 1084 	add.w	r0, r2, r4, lsl #6
  if( ++rx_buffer_head[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8014104:	5d1a      	ldrb	r2, [r3, r4]
    return -2; // buffer full (retry)

  // copy received byte into receive buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
  rx_buffer[uart][rx_buffer_head[uart]] = b;
 8014106:	540d      	strb	r5, [r1, r0]
  if( ++rx_buffer_head[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8014108:	1c50      	adds	r0, r2, #1
 801410a:	b2c1      	uxtb	r1, r0
 801410c:	293f      	cmp	r1, #63	; 0x3f
 801410e:	5519      	strb	r1, [r3, r4]
 8014110:	d901      	bls.n	8014116 <MIOS32_UART_RxBufferPut+0x32>
    rx_buffer_head[uart] = 0;
 8014112:	2200      	movs	r2, #0
 8014114:	551a      	strb	r2, [r3, r4]
  ++rx_buffer_size[uart];
 8014116:	4b07      	ldr	r3, [pc, #28]	; (8014134 <MIOS32_UART_RxBufferPut+0x50>)
 8014118:	5d18      	ldrb	r0, [r3, r4]
 801411a:	1c41      	adds	r1, r0, #1
 801411c:	b2ca      	uxtb	r2, r1
 801411e:	551a      	strb	r2, [r3, r4]
  MIOS32_IRQ_Enable();
 8014120:	f7fe fab8 	bl	8012694 <MIOS32_IRQ_Enable>

  return 0; // no error
 8014124:	2000      	movs	r0, #0
 8014126:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8014128:	f04f 30ff 	mov.w	r0, #4294967295
 801412c:	bd38      	pop	{r3, r4, r5, pc}

  if( rx_buffer_size[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
    return -2; // buffer full (retry)
 801412e:	f06f 0001 	mvn.w	r0, #1
  ++rx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return 0; // no error
#endif
}
 8014132:	bd38      	pop	{r3, r4, r5, pc}
 8014134:	2000046c 	.word	0x2000046c
 8014138:	20000570 	.word	0x20000570
 801413c:	200004f0 	.word	0x200004f0

08014140 <MIOS32_UART_TxBufferGet>:
s32 MIOS32_UART_TxBufferGet(u8 uart)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8014140:	2801      	cmp	r0, #1
//! \return -2 if no new byte available
//! \return >= 0: transmitted byte
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferGet(u8 uart)
{
 8014142:	b538      	push	{r3, r4, r5, lr}
 8014144:	4604      	mov	r4, r0
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8014146:	d81b      	bhi.n	8014180 <MIOS32_UART_TxBufferGet+0x40>
    return -1; // UART not available

  if( !tx_buffer_size[uart] )
 8014148:	4b10      	ldr	r3, [pc, #64]	; (801418c <MIOS32_UART_TxBufferGet+0x4c>)
 801414a:	5c18      	ldrb	r0, [r3, r0]
 801414c:	b1d8      	cbz	r0, 8014186 <MIOS32_UART_TxBufferGet+0x46>
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
 801414e:	f7fe fa8d 	bl	801266c <MIOS32_IRQ_Disable>
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 8014152:	4b0f      	ldr	r3, [pc, #60]	; (8014190 <MIOS32_UART_TxBufferGet+0x50>)
 8014154:	490f      	ldr	r1, [pc, #60]	; (8014194 <MIOS32_UART_TxBufferGet+0x54>)
 8014156:	5d1a      	ldrb	r2, [r3, r4]
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 8014158:	5d18      	ldrb	r0, [r3, r4]
  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 801415a:	eb02 1584 	add.w	r5, r2, r4, lsl #6
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 801415e:	1c42      	adds	r2, r0, #1
  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 8014160:	5d4d      	ldrb	r5, [r1, r5]
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 8014162:	b2d1      	uxtb	r1, r2
 8014164:	293f      	cmp	r1, #63	; 0x3f
 8014166:	5519      	strb	r1, [r3, r4]
 8014168:	d901      	bls.n	801416e <MIOS32_UART_TxBufferGet+0x2e>
    tx_buffer_tail[uart] = 0;
 801416a:	2000      	movs	r0, #0
 801416c:	5518      	strb	r0, [r3, r4]
  --tx_buffer_size[uart];
 801416e:	4b07      	ldr	r3, [pc, #28]	; (801418c <MIOS32_UART_TxBufferGet+0x4c>)
 8014170:	5d1a      	ldrb	r2, [r3, r4]
 8014172:	1e51      	subs	r1, r2, #1
 8014174:	b2c8      	uxtb	r0, r1
 8014176:	5518      	strb	r0, [r3, r4]
  MIOS32_IRQ_Enable();
 8014178:	f7fe fa8c 	bl	8012694 <MIOS32_IRQ_Enable>

  return b; // return transmitted byte
 801417c:	4628      	mov	r0, r5
 801417e:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8014180:	f04f 30ff 	mov.w	r0, #4294967295
 8014184:	bd38      	pop	{r3, r4, r5, pc}

  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer
 8014186:	f06f 0001 	mvn.w	r0, #1
  --tx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return b; // return transmitted byte
#endif
}
 801418a:	bd38      	pop	{r3, r4, r5, pc}
 801418c:	20000572 	.word	0x20000572
 8014190:	2000046a 	.word	0x2000046a
 8014194:	20000470 	.word	0x20000470

08014198 <MIOS32_UART_TxBufferPutMore_NonBlocking>:
s32 MIOS32_UART_TxBufferPutMore_NonBlocking(u8 uart, u8 *buffer, u16 len)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8014198:	2801      	cmp	r0, #1
//! \return -2 if buffer full or cannot get all requested bytes (retry)
//! \return -3 if UART not supported by MIOS32_UART_TxBufferPut Routine
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferPutMore_NonBlocking(u8 uart, u8 *buffer, u16 len)
{
 801419a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801419c:	4604      	mov	r4, r0
 801419e:	460d      	mov	r5, r1
 80141a0:	4616      	mov	r6, r2
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 80141a2:	d830      	bhi.n	8014206 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x6e>
    return -1; // UART not available

  if( (tx_buffer_size[uart]+len) >= MIOS32_UART_TX_BUFFER_SIZE )
 80141a4:	4b1b      	ldr	r3, [pc, #108]	; (8014214 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x7c>)
 80141a6:	5c18      	ldrb	r0, [r3, r0]
 80141a8:	1881      	adds	r1, r0, r2
 80141aa:	293f      	cmp	r1, #63	; 0x3f
 80141ac:	dc2e      	bgt.n	801420c <MIOS32_UART_TxBufferPutMore_NonBlocking+0x74>
    return -2; // buffer full or cannot get all requested bytes (retry)

  // copy bytes to be transmitted into transmit buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
 80141ae:	f7fe fa5d 	bl	801266c <MIOS32_IRQ_Disable>

  u16 i;
  for(i=0; i<len; ++i) {
 80141b2:	4628      	mov	r0, r5
 80141b4:	1b42      	subs	r2, r0, r5
 80141b6:	b293      	uxth	r3, r2
 80141b8:	42b3      	cmp	r3, r6
 80141ba:	d220      	bcs.n	80141fe <MIOS32_UART_TxBufferPutMore_NonBlocking+0x66>
    tx_buffer[uart][tx_buffer_head[uart]] = *buffer++;
 80141bc:	4b16      	ldr	r3, [pc, #88]	; (8014218 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x80>)
 80141be:	4917      	ldr	r1, [pc, #92]	; (801421c <MIOS32_UART_TxBufferPutMore_NonBlocking+0x84>)
 80141c0:	5d1f      	ldrb	r7, [r3, r4]
 80141c2:	eb07 1284 	add.w	r2, r7, r4, lsl #6
 80141c6:	f810 7b01 	ldrb.w	r7, [r0], #1
 80141ca:	548f      	strb	r7, [r1, r2]

    if( ++tx_buffer_head[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 80141cc:	5d1a      	ldrb	r2, [r3, r4]
 80141ce:	1c51      	adds	r1, r2, #1
 80141d0:	b2ca      	uxtb	r2, r1
 80141d2:	2a3f      	cmp	r2, #63	; 0x3f
 80141d4:	551a      	strb	r2, [r3, r4]
 80141d6:	d901      	bls.n	80141dc <MIOS32_UART_TxBufferPutMore_NonBlocking+0x44>
      tx_buffer_head[uart] = 0;
 80141d8:	2100      	movs	r1, #0
 80141da:	5519      	strb	r1, [r3, r4]

    // enable Tx interrupt if buffer was empty
    if( ++tx_buffer_size[uart] == 1 ) {
 80141dc:	4a0d      	ldr	r2, [pc, #52]	; (8014214 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x7c>)
 80141de:	5d13      	ldrb	r3, [r2, r4]
 80141e0:	1c59      	adds	r1, r3, #1
 80141e2:	b2cb      	uxtb	r3, r1
 80141e4:	2b01      	cmp	r3, #1
 80141e6:	5513      	strb	r3, [r2, r4]
 80141e8:	d1e4      	bne.n	80141b4 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x1c>
      switch( uart ) {
 80141ea:	2c01      	cmp	r4, #1
        case 0: MIOS32_UART0->CR1 |= (1 << 7); break; // enable TXE interrupt (TXEIE=1)
 80141ec:	bf14      	ite	ne
 80141ee:	4b0c      	ldrne	r3, [pc, #48]	; (8014220 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x88>)
        case 1: MIOS32_UART1->CR1 |= (1 << 7); break; // enable TXE interrupt (TXEIE=1)
 80141f0:	4b0c      	ldreq	r3, [pc, #48]	; (8014224 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x8c>)
 80141f2:	899a      	ldrh	r2, [r3, #12]
 80141f4:	b291      	uxth	r1, r2
 80141f6:	f041 0280 	orr.w	r2, r1, #128	; 0x80
 80141fa:	819a      	strh	r2, [r3, #12]
 80141fc:	e7da      	b.n	80141b4 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x1c>
        default: MIOS32_IRQ_Enable(); return -3; // uart not supported by routine (yet)
      }
    }
  }

  MIOS32_IRQ_Enable();
 80141fe:	f7fe fa49 	bl	8012694 <MIOS32_IRQ_Enable>

  return 0; // no error
 8014202:	2000      	movs	r0, #0
 8014204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8014206:	f04f 30ff 	mov.w	r0, #4294967295
 801420a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  if( (tx_buffer_size[uart]+len) >= MIOS32_UART_TX_BUFFER_SIZE )
    return -2; // buffer full or cannot get all requested bytes (retry)
 801420c:	f06f 0001 	mvn.w	r0, #1

  MIOS32_IRQ_Enable();

  return 0; // no error
#endif
}
 8014210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014212:	bf00      	nop
 8014214:	20000572 	.word	0x20000572
 8014218:	2000057c 	.word	0x2000057c
 801421c:	20000470 	.word	0x20000470
 8014220:	40004400 	.word	0x40004400
 8014224:	40004800 	.word	0x40004800

08014228 <MIOS32_UART_TxBufferPutMore>:
//! \return -1 if UART not available
//! \return -3 if UART not supported by MIOS32_UART_TxBufferPut Routine
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferPutMore(u8 uart, u8 *buffer, u16 len)
{
 8014228:	b570      	push	{r4, r5, r6, lr}
 801422a:	4606      	mov	r6, r0
 801422c:	460d      	mov	r5, r1
 801422e:	4614      	mov	r4, r2
  s32 error;

  while( (error=MIOS32_UART_TxBufferPutMore_NonBlocking(uart, buffer, len)) == -2 );
 8014230:	4630      	mov	r0, r6
 8014232:	4629      	mov	r1, r5
 8014234:	4622      	mov	r2, r4
 8014236:	f7ff ffaf 	bl	8014198 <MIOS32_UART_TxBufferPutMore_NonBlocking>
 801423a:	1c83      	adds	r3, r0, #2
 801423c:	d0f8      	beq.n	8014230 <MIOS32_UART_TxBufferPutMore+0x8>

  return error;
}
 801423e:	bd70      	pop	{r4, r5, r6, pc}

08014240 <USART2_IRQHandler>:
// Interrupt handler for first UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 1
MIOS32_UART0_IRQHANDLER_FUNC
{
  if( MIOS32_UART0->SR & (1 << 5) ) { // check if RXNE flag is set
 8014240:	4b15      	ldr	r3, [pc, #84]	; (8014298 <USART2_IRQHandler+0x58>)
 8014242:	881a      	ldrh	r2, [r3, #0]
 8014244:	f002 0020 	and.w	r0, r2, #32
 8014248:	b281      	uxth	r1, r0
/////////////////////////////////////////////////////////////////////////////
// Interrupt handler for first UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 1
MIOS32_UART0_IRQHANDLER_FUNC
{
 801424a:	b510      	push	{r4, lr}
  if( MIOS32_UART0->SR & (1 << 5) ) { // check if RXNE flag is set
 801424c:	b149      	cbz	r1, 8014262 <USART2_IRQHandler+0x22>
    u8 b = MIOS32_UART0->DR;
 801424e:	889c      	ldrh	r4, [r3, #4]
 8014250:	b2e4      	uxtb	r4, r4

#if MIOS32_UART0_ASSIGNMENT == 1
    s32 status = MIOS32_MIDI_SendByteToRxCallback(UART0, b);
 8014252:	2020      	movs	r0, #32
 8014254:	4621      	mov	r1, r4
 8014256:	f7fd fb6b 	bl	8011930 <MIOS32_MIDI_SendByteToRxCallback>
#else
    s32 status = 0;
#endif

    if( status == 0 && MIOS32_UART_RxBufferPut(0, b) < 0 ) {
 801425a:	b910      	cbnz	r0, 8014262 <USART2_IRQHandler+0x22>
 801425c:	4621      	mov	r1, r4
 801425e:	f7ff ff41 	bl	80140e4 <MIOS32_UART_RxBufferPut>
      // here we could add some error handling
    }
  }

  if( MIOS32_UART0->SR & (1 << 7) ) { // check if TXE flag is set
 8014262:	4c0d      	ldr	r4, [pc, #52]	; (8014298 <USART2_IRQHandler+0x58>)
 8014264:	8823      	ldrh	r3, [r4, #0]
 8014266:	f003 0280 	and.w	r2, r3, #128	; 0x80
 801426a:	b290      	uxth	r0, r2
 801426c:	b198      	cbz	r0, 8014296 <USART2_IRQHandler+0x56>
  return 0; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return 0;
  else
    return tx_buffer_size[uart];
 801426e:	490b      	ldr	r1, [pc, #44]	; (801429c <USART2_IRQHandler+0x5c>)
 8014270:	780b      	ldrb	r3, [r1, #0]
      // here we could add some error handling
    }
  }

  if( MIOS32_UART0->SR & (1 << 7) ) { // check if TXE flag is set
    if( MIOS32_UART_TxBufferUsed(0) > 0 ) {
 8014272:	b153      	cbz	r3, 801428a <USART2_IRQHandler+0x4a>
      s32 b = MIOS32_UART_TxBufferGet(0);
 8014274:	2000      	movs	r0, #0
 8014276:	f7ff ff63 	bl	8014140 <MIOS32_UART_TxBufferGet>
      if( b < 0 ) {
 801427a:	2800      	cmp	r0, #0
 801427c:	da02      	bge.n	8014284 <USART2_IRQHandler+0x44>
	// here we could add some error handling
	MIOS32_UART0->DR = 0xff;
 801427e:	20ff      	movs	r0, #255	; 0xff
 8014280:	80a0      	strh	r0, [r4, #4]
 8014282:	bd10      	pop	{r4, pc}
      } else {
	MIOS32_UART0->DR = b;
 8014284:	b282      	uxth	r2, r0
 8014286:	80a2      	strh	r2, [r4, #4]
 8014288:	bd10      	pop	{r4, pc}
      }
    } else {
      MIOS32_UART0->CR1 &= ~(1 << 7); // disable TXE interrupt (TXEIE=0)
 801428a:	89a2      	ldrh	r2, [r4, #12]
 801428c:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8014290:	0401      	lsls	r1, r0, #16
 8014292:	0c0b      	lsrs	r3, r1, #16
 8014294:	81a3      	strh	r3, [r4, #12]
 8014296:	bd10      	pop	{r4, pc}
 8014298:	40004400 	.word	0x40004400
 801429c:	20000572 	.word	0x20000572

080142a0 <USART3_IRQHandler>:
// Interrupt handler for second UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 2
MIOS32_UART1_IRQHANDLER_FUNC
{
  if( MIOS32_UART1->SR & (1 << 5) ) { // check if RXNE flag is set
 80142a0:	4b16      	ldr	r3, [pc, #88]	; (80142fc <USART3_IRQHandler+0x5c>)
 80142a2:	881a      	ldrh	r2, [r3, #0]
 80142a4:	f002 0020 	and.w	r0, r2, #32
 80142a8:	b281      	uxth	r1, r0
/////////////////////////////////////////////////////////////////////////////
// Interrupt handler for second UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 2
MIOS32_UART1_IRQHANDLER_FUNC
{
 80142aa:	b510      	push	{r4, lr}
  if( MIOS32_UART1->SR & (1 << 5) ) { // check if RXNE flag is set
 80142ac:	b151      	cbz	r1, 80142c4 <USART3_IRQHandler+0x24>
    u8 b = MIOS32_UART1->DR;
 80142ae:	889c      	ldrh	r4, [r3, #4]
 80142b0:	b2e4      	uxtb	r4, r4

#if MIOS32_UART1_ASSIGNMENT == 1
    s32 status = MIOS32_MIDI_SendByteToRxCallback(UART1, b);
 80142b2:	2021      	movs	r0, #33	; 0x21
 80142b4:	4621      	mov	r1, r4
 80142b6:	f7fd fb3b 	bl	8011930 <MIOS32_MIDI_SendByteToRxCallback>
#else
    s32 status = 0;
#endif

    if( status == 0 && MIOS32_UART_RxBufferPut(1, b) < 0 ) {
 80142ba:	b918      	cbnz	r0, 80142c4 <USART3_IRQHandler+0x24>
 80142bc:	2001      	movs	r0, #1
 80142be:	4621      	mov	r1, r4
 80142c0:	f7ff ff10 	bl	80140e4 <MIOS32_UART_RxBufferPut>
      // here we could add some error handling
    }
  }
  
  if( MIOS32_UART1->SR & (1 << 7) ) { // check if TXE flag is set
 80142c4:	4c0d      	ldr	r4, [pc, #52]	; (80142fc <USART3_IRQHandler+0x5c>)
 80142c6:	8823      	ldrh	r3, [r4, #0]
 80142c8:	f003 0280 	and.w	r2, r3, #128	; 0x80
 80142cc:	b290      	uxth	r0, r2
 80142ce:	b198      	cbz	r0, 80142f8 <USART3_IRQHandler+0x58>
  return 0; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return 0;
  else
    return tx_buffer_size[uart];
 80142d0:	490b      	ldr	r1, [pc, #44]	; (8014300 <USART3_IRQHandler+0x60>)
 80142d2:	784b      	ldrb	r3, [r1, #1]
      // here we could add some error handling
    }
  }
  
  if( MIOS32_UART1->SR & (1 << 7) ) { // check if TXE flag is set
    if( MIOS32_UART_TxBufferUsed(1) > 0 ) {
 80142d4:	b153      	cbz	r3, 80142ec <USART3_IRQHandler+0x4c>
      s32 b = MIOS32_UART_TxBufferGet(1);
 80142d6:	2001      	movs	r0, #1
 80142d8:	f7ff ff32 	bl	8014140 <MIOS32_UART_TxBufferGet>
      if( b < 0 ) {
 80142dc:	2800      	cmp	r0, #0
 80142de:	da02      	bge.n	80142e6 <USART3_IRQHandler+0x46>
	// here we could add some error handling
	MIOS32_UART1->DR = 0xff;
 80142e0:	20ff      	movs	r0, #255	; 0xff
 80142e2:	80a0      	strh	r0, [r4, #4]
 80142e4:	bd10      	pop	{r4, pc}
      } else {
	MIOS32_UART1->DR = b;
 80142e6:	b282      	uxth	r2, r0
 80142e8:	80a2      	strh	r2, [r4, #4]
 80142ea:	bd10      	pop	{r4, pc}
      }
    } else {
      MIOS32_UART1->CR1 &= ~(1 << 7); // disable TXE interrupt (TXEIE=0)
 80142ec:	89a2      	ldrh	r2, [r4, #12]
 80142ee:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 80142f2:	0401      	lsls	r1, r0, #16
 80142f4:	0c0b      	lsrs	r3, r1, #16
 80142f6:	81a3      	strh	r3, [r4, #12]
 80142f8:	bd10      	pop	{r4, pc}
 80142fa:	bf00      	nop
 80142fc:	40004800 	.word	0x40004800
 8014300:	20000572 	.word	0x20000572

08014304 <EV_IRQHandler>:
/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
  u32 SR1Register = iicx->base->SR1;
 8014304:	6803      	ldr	r3, [r0, #0]
 8014306:	8a9a      	ldrh	r2, [r3, #20]

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags
 8014308:	8b19      	ldrh	r1, [r3, #24]
/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
  u32 SR1Register = iicx->base->SR1;
 801430a:	b292      	uxth	r2, r2

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags

  /* If SB = 1, I2C master sent a START on the bus: EV5) */
  if( (SR1Register & 0x0001) == 0x0001 ) {
 801430c:	07d1      	lsls	r1, r2, #31

/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
 801430e:	b510      	push	{r4, lr}
  u32 SR1Register = iicx->base->SR1;

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags

  /* If SB = 1, I2C master sent a START on the bus: EV5) */
  if( (SR1Register & 0x0001) == 0x0001 ) {
 8014310:	d50d      	bpl.n	801432e <EV_IRQHandler+0x2a>
    // don't send address if stop was requested (WRITE_WITHOUT_STOP - mode, start condition was sent)
    // we have to wait for the application to start the next transfer
    if( iicx->transfer_state.STOP_REQUESTED ) {
 8014312:	6941      	ldr	r1, [r0, #20]
 8014314:	078a      	lsls	r2, r1, #30
 8014316:	d507      	bpl.n	8014328 <EV_IRQHandler+0x24>
      // transfer finished
      iicx->transfer_state.BUSY = 0;
 8014318:	7d02      	ldrb	r2, [r0, #20]
 801431a:	f022 0101 	bic.w	r1, r2, #1
 801431e:	7501      	strb	r1, [r0, #20]
      // disable all interrupts
      iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8014320:	8898      	ldrh	r0, [r3, #4]
 8014322:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8014326:	e027      	b.n	8014378 <EV_IRQHandler+0x74>
      return;
    }

    /* Send the slave address for transmssion or for reception (according to the configured value
       in the write master write routine */
    iicx->base->DR = iicx->iic_address;
 8014328:	7900      	ldrb	r0, [r0, #4]
 801432a:	8218      	strh	r0, [r3, #16]
    return;
 801432c:	bd10      	pop	{r4, pc}
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
 801432e:	f002 0102 	and.w	r1, r2, #2
 8014332:	b289      	uxth	r1, r1
 8014334:	2900      	cmp	r1, #0
 8014336:	d031      	beq.n	801439c <EV_IRQHandler+0x98>
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 8014338:	7901      	ldrb	r1, [r0, #4]
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 801433a:	8a02      	ldrh	r2, [r0, #16]
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 801433c:	f011 0f01 	tst.w	r1, #1
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 8014340:	b291      	uxth	r1, r2
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 8014342:	d11d      	bne.n	8014380 <EV_IRQHandler+0x7c>
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 8014344:	2900      	cmp	r1, #0
 8014346:	d036      	beq.n	80143b6 <EV_IRQHandler+0xb2>
	iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);

	// transfer finished
	iicx->transfer_state.BUSY = 0;	
      } else {
	if( iicx->buffer_ix < iicx->buffer_len ) {
 8014348:	8a42      	ldrh	r2, [r0, #18]
 801434a:	b291      	uxth	r1, r2
 801434c:	8a02      	ldrh	r2, [r0, #16]
 801434e:	b292      	uxth	r2, r2
 8014350:	4291      	cmp	r1, r2
 8014352:	d208      	bcs.n	8014366 <EV_IRQHandler+0x62>
	  /* Write the first data in the data register */
	  iicx->base->DR = (iicx->tx_buffer_ptr == NULL) ? 0 : iicx->tx_buffer_ptr[iicx->buffer_ix++];
 8014354:	6882      	ldr	r2, [r0, #8]
 8014356:	b12a      	cbz	r2, 8014364 <EV_IRQHandler+0x60>
 8014358:	8a41      	ldrh	r1, [r0, #18]
 801435a:	b289      	uxth	r1, r1
 801435c:	5c52      	ldrb	r2, [r2, r1]
 801435e:	3101      	adds	r1, #1
 8014360:	b289      	uxth	r1, r1
 8014362:	8241      	strh	r1, [r0, #18]
 8014364:	821a      	strh	r2, [r3, #16]
	}

	/* If no further data to be sent, disable the I2C BUF IT
	   in order to not have a TxE interrupt */
	if( iicx->buffer_ix >= iicx->buffer_len ) {
 8014366:	8a42      	ldrh	r2, [r0, #18]
 8014368:	8a00      	ldrh	r0, [r0, #16]
 801436a:	b291      	uxth	r1, r2
 801436c:	b282      	uxth	r2, r0
 801436e:	4291      	cmp	r1, r2
 8014370:	d378      	bcc.n	8014464 <EV_IRQHandler+0x160>
	  iicx->base->CR2 &= (u16)~I2C_IT_BUF;
 8014372:	8899      	ldrh	r1, [r3, #4]
 8014374:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 8014378:	0402      	lsls	r2, r0, #16
 801437a:	0c11      	lsrs	r1, r2, #16
 801437c:	8099      	strh	r1, [r3, #4]
 801437e:	bd10      	pop	{r4, pc}
      /* Master Receiver */

      /* At this stage, ADDR is cleared because both SR1 and SR2 were read.*/
      /* EV6_1: used for single byte reception. The ACK disable and the STOP
	 Programming should be done just after ADDR is cleared. */
      if( iicx->buffer_len == 1 ) {
 8014380:	2901      	cmp	r1, #1
 8014382:	d16f      	bne.n	8014464 <EV_IRQHandler+0x160>
	/* Clear ACK */
	iicx->base->CR1 &= 0xFBFF; // CR1_ACK_Reset
 8014384:	881a      	ldrh	r2, [r3, #0]
 8014386:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 801438a:	040a      	lsls	r2, r1, #16
 801438c:	0c11      	lsrs	r1, r2, #16
 801438e:	8019      	strh	r1, [r3, #0]
	/* Program the STOP */
	iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 8014390:	881a      	ldrh	r2, [r3, #0]
 8014392:	b291      	uxth	r1, r2
 8014394:	f441 7200 	orr.w	r2, r1, #512	; 0x200
 8014398:	801a      	strh	r2, [r3, #0]
 801439a:	e05f      	b.n	801445c <EV_IRQHandler+0x158>
    return;
  }

  /* Master transmits the remaing data: from data2 until the last one.  */
  /* If TXE is set */
  if( (SR1Register &0x0084) == 0x0080 ) {
 801439c:	f002 0184 	and.w	r1, r2, #132	; 0x84
 80143a0:	2980      	cmp	r1, #128	; 0x80
 80143a2:	d106      	bne.n	80143b2 <EV_IRQHandler+0xae>
    /* If there is still data to write */
    if( iicx->buffer_ix < iicx->buffer_len ) {
 80143a4:	8a42      	ldrh	r2, [r0, #18]
 80143a6:	b291      	uxth	r1, r2
 80143a8:	8a02      	ldrh	r2, [r0, #16]
 80143aa:	b292      	uxth	r2, r2
 80143ac:	4291      	cmp	r1, r2
 80143ae:	d3d1      	bcc.n	8014354 <EV_IRQHandler+0x50>
 80143b0:	e058      	b.n	8014464 <EV_IRQHandler+0x160>

    return;
  }

  /* If BTF and TXE are set (EV8_2), program the STOP */
  if( (SR1Register & 0x0084) == 0x0084 ) {
 80143b2:	2984      	cmp	r1, #132	; 0x84
 80143b4:	d112      	bne.n	80143dc <EV_IRQHandler+0xd8>
    /* Program the STOP */
    iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 80143b6:	881a      	ldrh	r2, [r3, #0]
 80143b8:	b291      	uxth	r1, r2
 80143ba:	f441 7200 	orr.w	r2, r1, #512	; 0x200
 80143be:	801a      	strh	r2, [r3, #0]
    iicx->transfer_state.STOP_REQUESTED = 1;
 80143c0:	7d01      	ldrb	r1, [r0, #20]
 80143c2:	f041 0202 	orr.w	r2, r1, #2
 80143c6:	7502      	strb	r2, [r0, #20]

    // disable all interrupts
    iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80143c8:	8899      	ldrh	r1, [r3, #4]
 80143ca:	f421 62e0 	bic.w	r2, r1, #1792	; 0x700
 80143ce:	0411      	lsls	r1, r2, #16
 80143d0:	0c0a      	lsrs	r2, r1, #16
 80143d2:	809a      	strh	r2, [r3, #4]

    // transfer finished
    iicx->transfer_state.BUSY = 0;
 80143d4:	7d03      	ldrb	r3, [r0, #20]
 80143d6:	f023 0101 	bic.w	r1, r3, #1
 80143da:	e042      	b.n	8014462 <EV_IRQHandler+0x15e>

    return;
  }

  /* If RXNE is set */
  if( (SR1Register & 0x0040) == 0x0040 && iicx->rx_buffer_ptr != NULL ) {
 80143dc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80143e0:	b291      	uxth	r1, r2
 80143e2:	2900      	cmp	r1, #0
 80143e4:	d03e      	beq.n	8014464 <EV_IRQHandler+0x160>
 80143e6:	68c1      	ldr	r1, [r0, #12]
 80143e8:	2900      	cmp	r1, #0
 80143ea:	d03b      	beq.n	8014464 <EV_IRQHandler+0x160>
    /* Read the data register */

    u8 b = iicx->base->DR;
 80143ec:	8a1c      	ldrh	r4, [r3, #16]

    // failsave: still place in buffer?
    if( iicx->buffer_ix < iicx->buffer_len )
 80143ee:	8a42      	ldrh	r2, [r0, #18]

  /* If RXNE is set */
  if( (SR1Register & 0x0040) == 0x0040 && iicx->rx_buffer_ptr != NULL ) {
    /* Read the data register */

    u8 b = iicx->base->DR;
 80143f0:	b2e3      	uxtb	r3, r4

    // failsave: still place in buffer?
    if( iicx->buffer_ix < iicx->buffer_len )
 80143f2:	b294      	uxth	r4, r2
 80143f4:	8a02      	ldrh	r2, [r0, #16]
 80143f6:	b292      	uxth	r2, r2
 80143f8:	4294      	cmp	r4, r2
 80143fa:	d205      	bcs.n	8014408 <EV_IRQHandler+0x104>
      iicx->rx_buffer_ptr[iicx->buffer_ix++] = b;
 80143fc:	8a42      	ldrh	r2, [r0, #18]
 80143fe:	b292      	uxth	r2, r2
 8014400:	548b      	strb	r3, [r1, r2]
 8014402:	1c51      	adds	r1, r2, #1
 8014404:	b28a      	uxth	r2, r1
 8014406:	8242      	strh	r2, [r0, #18]

    // last byte received, disable interrupts and return.
    if( iicx->transfer_state.STOP_REQUESTED ) {
 8014408:	6941      	ldr	r1, [r0, #20]
 801440a:	0789      	lsls	r1, r1, #30
 801440c:	d50b      	bpl.n	8014426 <EV_IRQHandler+0x122>
      // transfer finished
      iicx->transfer_state.BUSY = 0;
 801440e:	7d02      	ldrb	r2, [r0, #20]
 8014410:	f022 0101 	bic.w	r1, r2, #1
 8014414:	7501      	strb	r1, [r0, #20]
      // disable all interrupts
      iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8014416:	6800      	ldr	r0, [r0, #0]
 8014418:	8883      	ldrh	r3, [r0, #4]
 801441a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 801441e:	0411      	lsls	r1, r2, #16
 8014420:	0c0b      	lsrs	r3, r1, #16
 8014422:	8083      	strh	r3, [r0, #4]
      return;
 8014424:	bd10      	pop	{r4, pc}
    }
 
    // request NAK and stop condition before receiving last data
    if( (iicx->buffer_ix >= iicx->buffer_len-1) || (iicx->transfer_state.ABORT_IF_FIRST_BYTE_0 && iicx->buffer_ix == 1 && b == 0x00) ) {
 8014426:	8a42      	ldrh	r2, [r0, #18]
 8014428:	b291      	uxth	r1, r2
 801442a:	8a02      	ldrh	r2, [r0, #16]
 801442c:	b292      	uxth	r2, r2
 801442e:	3a01      	subs	r2, #1
 8014430:	4291      	cmp	r1, r2
 8014432:	da07      	bge.n	8014444 <EV_IRQHandler+0x140>
 8014434:	6941      	ldr	r1, [r0, #20]
 8014436:	074a      	lsls	r2, r1, #29
 8014438:	d514      	bpl.n	8014464 <EV_IRQHandler+0x160>
 801443a:	8a42      	ldrh	r2, [r0, #18]
 801443c:	b291      	uxth	r1, r2
 801443e:	2901      	cmp	r1, #1
 8014440:	d110      	bne.n	8014464 <EV_IRQHandler+0x160>
 8014442:	b97b      	cbnz	r3, 8014464 <EV_IRQHandler+0x160>
      /* Clear ACK */
      iicx->base->CR1 &= 0xFBFF; // CR1_ACK_Reset
 8014444:	6802      	ldr	r2, [r0, #0]
 8014446:	8813      	ldrh	r3, [r2, #0]
 8014448:	f423 6180 	bic.w	r1, r3, #1024	; 0x400
 801444c:	040b      	lsls	r3, r1, #16
 801444e:	0c19      	lsrs	r1, r3, #16
 8014450:	8011      	strh	r1, [r2, #0]
      /* Program the STOP */
      iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 8014452:	8813      	ldrh	r3, [r2, #0]
 8014454:	b299      	uxth	r1, r3
 8014456:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 801445a:	8013      	strh	r3, [r2, #0]
      iicx->transfer_state.STOP_REQUESTED = 1;
 801445c:	7d03      	ldrb	r3, [r0, #20]
 801445e:	f043 0102 	orr.w	r1, r3, #2
 8014462:	7501      	strb	r1, [r0, #20]
 8014464:	bd10      	pop	{r4, pc}
	...

08014468 <ER_IRQHandler>:

/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC error interrupts
/////////////////////////////////////////////////////////////////////////////
static void ER_IRQHandler(iic_rec_t *iicx)
{
 8014468:	b538      	push	{r3, r4, r5, lr}
 801446a:	4604      	mov	r4, r0
  // Read SR1 and SR2 at the beginning (if not done so, flags may get lost)
  u32 event = I2C_GetLastEvent(iicx->base);
 801446c:	6800      	ldr	r0, [r0, #0]
 801446e:	f000 fa8d 	bl	801498c <I2C_GetLastEvent>
  // note that only one error number is available
  // the order of these checks defines the priority

  // bus error (start/stop condition during read
  // unlikely, should only be relevant for slave mode?)
  if( event & I2C_FLAG_BERR  ) {
 8014472:	4b17      	ldr	r3, [pc, #92]	; (80144d0 <ER_IRQHandler+0x68>)
 8014474:	4003      	ands	r3, r0
// Internal function for handling IIC error interrupts
/////////////////////////////////////////////////////////////////////////////
static void ER_IRQHandler(iic_rec_t *iicx)
{
  // Read SR1 and SR2 at the beginning (if not done so, flags may get lost)
  u32 event = I2C_GetLastEvent(iicx->base);
 8014476:	4605      	mov	r5, r0
  // note that only one error number is available
  // the order of these checks defines the priority

  // bus error (start/stop condition during read
  // unlikely, should only be relevant for slave mode?)
  if( event & I2C_FLAG_BERR  ) {
 8014478:	b13b      	cbz	r3, 801448a <ER_IRQHandler+0x22>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_BERR);
 801447a:	6820      	ldr	r0, [r4, #0]
 801447c:	f04f 2101 	mov.w	r1, #16777472	; 0x1000100
 8014480:	f000 fa8c 	bl	801499c <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_BUS;
 8014484:	f06f 0005 	mvn.w	r0, #5
 8014488:	61a0      	str	r0, [r4, #24]
  }

  // arbitration lost
  if( event & I2C_FLAG_ARLO ) {
 801448a:	4912      	ldr	r1, [pc, #72]	; (80144d4 <ER_IRQHandler+0x6c>)
 801448c:	4029      	ands	r1, r5
 801448e:	b131      	cbz	r1, 801449e <ER_IRQHandler+0x36>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_ARLO);
 8014490:	6820      	ldr	r0, [r4, #0]
 8014492:	4911      	ldr	r1, [pc, #68]	; (80144d8 <ER_IRQHandler+0x70>)
 8014494:	f000 fa82 	bl	801499c <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_ARBITRATION_LOST;
 8014498:	f06f 0204 	mvn.w	r2, #4
 801449c:	61a2      	str	r2, [r4, #24]
  }

  // no acknowledge received from slave (e.g. slave not connected)
  if( event & I2C_FLAG_AF ) {
 801449e:	4b0f      	ldr	r3, [pc, #60]	; (80144dc <ER_IRQHandler+0x74>)
 80144a0:	402b      	ands	r3, r5
 80144a2:	b153      	cbz	r3, 80144ba <ER_IRQHandler+0x52>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_AF);
 80144a4:	6820      	ldr	r0, [r4, #0]
 80144a6:	490e      	ldr	r1, [pc, #56]	; (80144e0 <ER_IRQHandler+0x78>)
 80144a8:	f000 fa78 	bl	801499c <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_SLAVE_NOT_CONNECTED;
 80144ac:	f06f 0006 	mvn.w	r0, #6
 80144b0:	61a0      	str	r0, [r4, #24]
    // send stop condition to release bus
    I2C_GenerateSTOP(iicx->base, ENABLE);
 80144b2:	2101      	movs	r1, #1
 80144b4:	6820      	ldr	r0, [r4, #0]
 80144b6:	f000 fa54 	bl	8014962 <I2C_GenerateSTOP>
  }

  // disable interrupts
  I2C_ITConfig(iicx->base, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR, DISABLE);
 80144ba:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80144be:	2200      	movs	r2, #0
 80144c0:	6820      	ldr	r0, [r4, #0]
 80144c2:	f000 fa5a 	bl	801497a <I2C_ITConfig>

  // notify that transfer has finished (due to the error)
  iicx->transfer_state.BUSY = 0;
 80144c6:	7d21      	ldrb	r1, [r4, #20]
 80144c8:	f021 0201 	bic.w	r2, r1, #1
 80144cc:	7522      	strb	r2, [r4, #20]
 80144ce:	bd38      	pop	{r3, r4, r5, pc}
 80144d0:	10000100 	.word	0x10000100
 80144d4:	10000200 	.word	0x10000200
 80144d8:	01000200 	.word	0x01000200
 80144dc:	10000400 	.word	0x10000400
 80144e0:	01000400 	.word	0x01000400

080144e4 <I2C2_EV_IRQHandler>:
// interrupt vectors
/////////////////////////////////////////////////////////////////////////////

void I2C2_EV_IRQHandler(void)
{
  EV_IRQHandler((iic_rec_t *)&iic_rec[0]);
 80144e4:	4801      	ldr	r0, [pc, #4]	; (80144ec <I2C2_EV_IRQHandler+0x8>)
 80144e6:	f7ff bf0d 	b.w	8014304 <EV_IRQHandler>
 80144ea:	bf00      	nop
 80144ec:	20000580 	.word	0x20000580

080144f0 <I2C2_ER_IRQHandler>:
}

void I2C2_ER_IRQHandler(void)
{
  ER_IRQHandler((iic_rec_t *)&iic_rec[0]);
 80144f0:	4801      	ldr	r0, [pc, #4]	; (80144f8 <I2C2_ER_IRQHandler+0x8>)
 80144f2:	f7ff bfb9 	b.w	8014468 <ER_IRQHandler>
 80144f6:	bf00      	nop
 80144f8:	20000580 	.word	0x20000580

080144fc <I2C1_EV_IRQHandler>:


#if MIOS32_IIC_NUM >= 2
void I2C1_EV_IRQHandler(void)
{
  EV_IRQHandler((iic_rec_t *)&iic_rec[1]);
 80144fc:	4801      	ldr	r0, [pc, #4]	; (8014504 <I2C1_EV_IRQHandler+0x8>)
 80144fe:	f7ff bf01 	b.w	8014304 <EV_IRQHandler>
 8014502:	bf00      	nop
 8014504:	200005a4 	.word	0x200005a4

08014508 <I2C1_ER_IRQHandler>:
}

void I2C1_ER_IRQHandler(void)
{
  ER_IRQHandler((iic_rec_t *)&iic_rec[1]);
 8014508:	4801      	ldr	r0, [pc, #4]	; (8014510 <I2C1_ER_IRQHandler+0x8>)
 801450a:	f7ff bfad 	b.w	8014468 <ER_IRQHandler>
 801450e:	bf00      	nop
 8014510:	200005a4 	.word	0x200005a4

08014514 <printchar>:

static void printchar(char **str, int c)
{
  //	extern int putchar(int c);
	
	if (str) {
 8014514:	b128      	cbz	r0, 8014522 <printchar+0xe>
		**str = c;
 8014516:	6803      	ldr	r3, [r0, #0]
 8014518:	7019      	strb	r1, [r3, #0]
		++(*str);
 801451a:	6801      	ldr	r1, [r0, #0]
 801451c:	1c4a      	adds	r2, r1, #1
 801451e:	6002      	str	r2, [r0, #0]
 8014520:	4770      	bx	lr
	}
#ifndef MIOS32_DONT_USE_COM
	else MIOS32_COM_SendChar(1, c); // (void)putchar(c);
 8014522:	2001      	movs	r0, #1
 8014524:	b2c9      	uxtb	r1, r1
 8014526:	f7fd bd67 	b.w	8011ff8 <MIOS32_COM_SendChar>

0801452a <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 801452a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 801452e:	1e14      	subs	r4, r2, #0

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8014530:	4680      	mov	r8, r0
 8014532:	4689      	mov	r9, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 8014534:	dc01      	bgt.n	801453a <prints+0x10>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 8014536:	2720      	movs	r7, #32
 8014538:	e00f      	b.n	801455a <prints+0x30>

	if (width > 0) {
 801453a:	2200      	movs	r2, #0
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 801453c:	f819 1002 	ldrb.w	r1, [r9, r2]
 8014540:	b109      	cbz	r1, 8014546 <prints+0x1c>
 8014542:	3201      	adds	r2, #1
 8014544:	e7fa      	b.n	801453c <prints+0x12>
		if (len >= width) width = 0;
 8014546:	42a2      	cmp	r2, r4
		else width -= len;
 8014548:	bfb4      	ite	lt
 801454a:	ebc2 0404 	rsblt	r4, r2, r4

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
 801454e:	460c      	movge	r4, r1
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
 8014550:	f013 0f02 	tst.w	r3, #2
 8014554:	bf0c      	ite	eq
 8014556:	2720      	moveq	r7, #32
 8014558:	2730      	movne	r7, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 801455a:	07db      	lsls	r3, r3, #31
 801455c:	d40c      	bmi.n	8014578 <prints+0x4e>
 801455e:	4625      	mov	r5, r4
		for ( ; width > 0; --width) {
 8014560:	2d00      	cmp	r5, #0
 8014562:	dd05      	ble.n	8014570 <prints+0x46>
			printchar (out, padchar);
 8014564:	4640      	mov	r0, r8
 8014566:	4639      	mov	r1, r7
 8014568:	f7ff ffd4 	bl	8014514 <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 801456c:	3d01      	subs	r5, #1
 801456e:	e7f7      	b.n	8014560 <prints+0x36>
}

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
 8014570:	ea24 76e4 	bic.w	r6, r4, r4, asr #31
 8014574:	1ba4      	subs	r4, r4, r6
 8014576:	e000      	b.n	801457a <prints+0x50>
{
	register int pc = 0, padchar = ' ';
 8014578:	2600      	movs	r6, #0
 801457a:	4635      	mov	r5, r6
}

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
 801457c:	ebc6 0309 	rsb	r3, r6, r9
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 8014580:	5d59      	ldrb	r1, [r3, r5]
 8014582:	b121      	cbz	r1, 801458e <prints+0x64>
		printchar (out, *string);
 8014584:	4640      	mov	r0, r8
 8014586:	f7ff ffc5 	bl	8014514 <printchar>
		++pc;
 801458a:	3501      	adds	r5, #1
 801458c:	e7f6      	b.n	801457c <prints+0x52>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 801458e:	4626      	mov	r6, r4
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 8014590:	2e00      	cmp	r6, #0
 8014592:	dd05      	ble.n	80145a0 <prints+0x76>
		printchar (out, padchar);
 8014594:	4640      	mov	r0, r8
 8014596:	4639      	mov	r1, r7
 8014598:	f7ff ffbc 	bl	8014514 <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 801459c:	3e01      	subs	r6, #1
 801459e:	e7f7      	b.n	8014590 <prints+0x66>
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
 80145a0:	2c00      	cmp	r4, #0
 80145a2:	bfac      	ite	ge
 80145a4:	1928      	addge	r0, r5, r4
 80145a6:	1c28      	addlt	r0, r5, #0
 80145a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080145ac <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80145ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80145b0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80145b2:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 80145b6:	4681      	mov	r9, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
 80145b8:	460c      	mov	r4, r1

	if (i == 0) {
 80145ba:	b951      	cbnz	r1, 80145d2 <printi+0x26>
		print_buf[0] = '0';
 80145bc:	2230      	movs	r2, #48	; 0x30
 80145be:	f88d 2004 	strb.w	r2, [sp, #4]
		print_buf[1] = '\0';
 80145c2:	f88d 1005 	strb.w	r1, [sp, #5]
		return prints (out, print_buf, width, pad);
 80145c6:	4632      	mov	r2, r6
 80145c8:	a901      	add	r1, sp, #4
 80145ca:	4643      	mov	r3, r8
 80145cc:	f7ff ffad 	bl	801452a <prints>
 80145d0:	e035      	b.n	801463e <printi+0x92>
	}

	if (sg && b == 10 && i < 0) {
 80145d2:	b133      	cbz	r3, 80145e2 <printi+0x36>
 80145d4:	2a0a      	cmp	r2, #10
 80145d6:	d104      	bne.n	80145e2 <printi+0x36>
 80145d8:	2900      	cmp	r1, #0
 80145da:	da02      	bge.n	80145e2 <printi+0x36>
		neg = 1;
		u = -i;
 80145dc:	424c      	negs	r4, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
 80145de:	2701      	movs	r7, #1
 80145e0:	e000      	b.n	80145e4 <printi+0x38>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80145e2:	2700      	movs	r7, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
 80145e4:	ad04      	add	r5, sp, #16
 80145e6:	2300      	movs	r3, #0
 80145e8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80145ec:	46aa      	mov	sl, r5

	while (u) {
 80145ee:	b16c      	cbz	r4, 801460c <printi+0x60>
		t = u % b;
 80145f0:	fbb4 f3f2 	udiv	r3, r4, r2
 80145f4:	fb02 4413 	mls	r4, r2, r3, r4
		if( t >= 10 )
 80145f8:	2c09      	cmp	r4, #9
 80145fa:	dd02      	ble.n	8014602 <printi+0x56>
			t += letbase - '0' - 10;
 80145fc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80145fe:	393a      	subs	r1, #58	; 0x3a
 8014600:	1864      	adds	r4, r4, r1
		*--s = t + '0';
 8014602:	3430      	adds	r4, #48	; 0x30
 8014604:	f805 4d01 	strb.w	r4, [r5, #-1]!
		u /= b;
 8014608:	461c      	mov	r4, r3
 801460a:	e7ef      	b.n	80145ec <printi+0x40>
	}

	if (neg) {
 801460c:	b187      	cbz	r7, 8014630 <printi+0x84>
		if( width && (pad & PAD_ZERO) ) {
 801460e:	b14e      	cbz	r6, 8014624 <printi+0x78>
 8014610:	f018 0f02 	tst.w	r8, #2
 8014614:	d006      	beq.n	8014624 <printi+0x78>
			printchar (out, '-');
 8014616:	4648      	mov	r0, r9
 8014618:	212d      	movs	r1, #45	; 0x2d
 801461a:	f7ff ff7b 	bl	8014514 <printchar>
			++pc;
			--width;
 801461e:	3e01      	subs	r6, #1
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
 8014620:	2701      	movs	r7, #1
			--width;
 8014622:	e005      	b.n	8014630 <printi+0x84>
		}
		else {
			*--s = '-';
 8014624:	202d      	movs	r0, #45	; 0x2d
 8014626:	f105 3aff 	add.w	sl, r5, #4294967295
 801462a:	f805 0c01 	strb.w	r0, [r5, #-1]

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 801462e:	2700      	movs	r7, #0
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
 8014630:	4648      	mov	r0, r9
 8014632:	4651      	mov	r1, sl
 8014634:	4632      	mov	r2, r6
 8014636:	4643      	mov	r3, r8
 8014638:	f7ff ff77 	bl	801452a <prints>
 801463c:	1838      	adds	r0, r7, r0
}
 801463e:	b004      	add	sp, #16
 8014640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014644 <print>:

static int print( char **out, const char *format, va_list args )
{
 8014644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014646:	b089      	sub	sp, #36	; 0x24
 8014648:	4606      	mov	r6, r0
 801464a:	460d      	mov	r5, r1
 801464c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
 801464e:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8014650:	782b      	ldrb	r3, [r5, #0]
 8014652:	b123      	cbz	r3, 801465e <print+0x1a>
		if (*format == '%') {
 8014654:	2b25      	cmp	r3, #37	; 0x25
 8014656:	d179      	bne.n	801474c <print+0x108>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
 8014658:	7868      	ldrb	r0, [r5, #1]
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 801465a:	1c6a      	adds	r2, r5, #1
			width = pad = 0;
			if (*format == '\0') break;
 801465c:	b928      	cbnz	r0, 801466a <print+0x26>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 801465e:	2e00      	cmp	r6, #0
 8014660:	d07b      	beq.n	801475a <print+0x116>
 8014662:	6830      	ldr	r0, [r6, #0]
 8014664:	2200      	movs	r2, #0
 8014666:	7002      	strb	r2, [r0, #0]
 8014668:	e077      	b.n	801475a <print+0x116>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
 801466a:	2825      	cmp	r0, #37	; 0x25
 801466c:	d06d      	beq.n	801474a <print+0x106>
			if (*format == '-') {
 801466e:	282d      	cmp	r0, #45	; 0x2d
 8014670:	d102      	bne.n	8014678 <print+0x34>
				++format;
 8014672:	1caa      	adds	r2, r5, #2
				pad = PAD_RIGHT;
 8014674:	2301      	movs	r3, #1
 8014676:	e000      	b.n	801467a <print+0x36>
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
 8014678:	2300      	movs	r3, #0
 801467a:	4617      	mov	r7, r2
 801467c:	3201      	adds	r2, #1
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 801467e:	7839      	ldrb	r1, [r7, #0]
 8014680:	2930      	cmp	r1, #48	; 0x30
 8014682:	d102      	bne.n	801468a <print+0x46>
				++format;
				pad |= PAD_ZERO;
 8014684:	f043 0302 	orr.w	r3, r3, #2
 8014688:	e7f7      	b.n	801467a <print+0x36>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 801468a:	2200      	movs	r2, #0
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 801468c:	7839      	ldrb	r1, [r7, #0]
 801468e:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8014692:	fa5f fc80 	uxtb.w	ip, r0
 8014696:	463d      	mov	r5, r7
 8014698:	3701      	adds	r7, #1
 801469a:	f1bc 0f09 	cmp.w	ip, #9
 801469e:	d803      	bhi.n	80146a8 <print+0x64>
				width *= 10;
				width += *format - '0';
 80146a0:	250a      	movs	r5, #10
 80146a2:	fb05 0202 	mla	r2, r5, r2, r0
 80146a6:	e7f1      	b.n	801468c <print+0x48>
			}
			if( *format == 's' ) {
 80146a8:	2973      	cmp	r1, #115	; 0x73
 80146aa:	d109      	bne.n	80146c0 <print+0x7c>
				register char *s = (char *)va_arg( args, int );
 80146ac:	9f05      	ldr	r7, [sp, #20]
 80146ae:	1d39      	adds	r1, r7, #4
 80146b0:	9105      	str	r1, [sp, #20]
 80146b2:	6839      	ldr	r1, [r7, #0]
				pc += prints (out, s?s:"(null)", width, pad);
 80146b4:	4f2a      	ldr	r7, [pc, #168]	; (8014760 <print+0x11c>)
 80146b6:	4630      	mov	r0, r6
 80146b8:	2900      	cmp	r1, #0
 80146ba:	bf08      	it	eq
 80146bc:	4639      	moveq	r1, r7
 80146be:	e041      	b.n	8014744 <print+0x100>
				continue;
			}
			if( *format == 'd' ) {
 80146c0:	2964      	cmp	r1, #100	; 0x64
 80146c2:	d10e      	bne.n	80146e2 <print+0x9e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 80146c4:	e88d 000c 	stmia.w	sp, {r2, r3}
 80146c8:	9905      	ldr	r1, [sp, #20]
 80146ca:	2361      	movs	r3, #97	; 0x61
 80146cc:	9302      	str	r3, [sp, #8]
 80146ce:	1d08      	adds	r0, r1, #4
 80146d0:	6809      	ldr	r1, [r1, #0]
 80146d2:	9005      	str	r0, [sp, #20]
 80146d4:	220a      	movs	r2, #10
 80146d6:	4630      	mov	r0, r6
 80146d8:	2301      	movs	r3, #1
 80146da:	f7ff ff67 	bl	80145ac <printi>
 80146de:	1824      	adds	r4, r4, r0
				continue;
 80146e0:	e039      	b.n	8014756 <print+0x112>
			}
			if( *format == 'x' ) {
 80146e2:	2978      	cmp	r1, #120	; 0x78
 80146e4:	d106      	bne.n	80146f4 <print+0xb0>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 80146e6:	9905      	ldr	r1, [sp, #20]
 80146e8:	1d08      	adds	r0, r1, #4
 80146ea:	e88d 000c 	stmia.w	sp, {r2, r3}
 80146ee:	9005      	str	r0, [sp, #20]
 80146f0:	2261      	movs	r2, #97	; 0x61
 80146f2:	e007      	b.n	8014704 <print+0xc0>
				continue;
			}
			if( *format == 'X' ) {
 80146f4:	2958      	cmp	r1, #88	; 0x58
 80146f6:	d10a      	bne.n	801470e <print+0xca>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80146f8:	9905      	ldr	r1, [sp, #20]
 80146fa:	1d08      	adds	r0, r1, #4
 80146fc:	e88d 000c 	stmia.w	sp, {r2, r3}
 8014700:	9005      	str	r0, [sp, #20]
 8014702:	2241      	movs	r2, #65	; 0x41
 8014704:	9202      	str	r2, [sp, #8]
 8014706:	4630      	mov	r0, r6
 8014708:	6809      	ldr	r1, [r1, #0]
 801470a:	2210      	movs	r2, #16
 801470c:	e00b      	b.n	8014726 <print+0xe2>
				continue;
			}
			if( *format == 'u' ) {
 801470e:	2975      	cmp	r1, #117	; 0x75
 8014710:	d10b      	bne.n	801472a <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 8014712:	e88d 000c 	stmia.w	sp, {r2, r3}
 8014716:	9905      	ldr	r1, [sp, #20]
 8014718:	2361      	movs	r3, #97	; 0x61
 801471a:	9302      	str	r3, [sp, #8]
 801471c:	1d08      	adds	r0, r1, #4
 801471e:	6809      	ldr	r1, [r1, #0]
 8014720:	9005      	str	r0, [sp, #20]
 8014722:	220a      	movs	r2, #10
 8014724:	4630      	mov	r0, r6
 8014726:	2300      	movs	r3, #0
 8014728:	e7d7      	b.n	80146da <print+0x96>
				continue;
			}
			if( *format == 'c' ) {
 801472a:	2963      	cmp	r1, #99	; 0x63
 801472c:	d113      	bne.n	8014756 <print+0x112>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 801472e:	9905      	ldr	r1, [sp, #20]
 8014730:	1d08      	adds	r0, r1, #4
 8014732:	6809      	ldr	r1, [r1, #0]
 8014734:	9005      	str	r0, [sp, #20]
				scr[1] = '\0';
 8014736:	2000      	movs	r0, #0
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8014738:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
 801473c:	f88d 001d 	strb.w	r0, [sp, #29]
				pc += prints (out, scr, width, pad);
 8014740:	a907      	add	r1, sp, #28
 8014742:	4630      	mov	r0, r6
 8014744:	f7ff fef1 	bl	801452a <prints>
 8014748:	e7c9      	b.n	80146de <print+0x9a>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 801474a:	4615      	mov	r5, r2
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
 801474c:	4630      	mov	r0, r6
 801474e:	7829      	ldrb	r1, [r5, #0]
 8014750:	f7ff fee0 	bl	8014514 <printchar>
			++pc;
 8014754:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 8014756:	3501      	adds	r5, #1
 8014758:	e77a      	b.n	8014650 <print+0xc>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
 801475a:	4620      	mov	r0, r4
 801475c:	b009      	add	sp, #36	; 0x24
 801475e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014760:	0801aa84 	.word	0x0801aa84

08014764 <sprintf>:
{
  return print( 0, format, args );
}

int sprintf(char *out, const char *format, ...)
{
 8014764:	b40e      	push	{r1, r2, r3}
 8014766:	b50f      	push	{r0, r1, r2, r3, lr}
 8014768:	aa05      	add	r2, sp, #20
 801476a:	9001      	str	r0, [sp, #4]
 801476c:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
        return print( &out, format, args );
 8014770:	a801      	add	r0, sp, #4

int sprintf(char *out, const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
 8014772:	9203      	str	r2, [sp, #12]
        return print( &out, format, args );
 8014774:	f7ff ff66 	bl	8014644 <print>
}
 8014778:	b004      	add	sp, #16
 801477a:	f85d eb04 	ldr.w	lr, [sp], #4
 801477e:	b003      	add	sp, #12
 8014780:	4770      	bx	lr

08014782 <vsprintf>:

// TK: added for alternative parameter passing
int vsprintf(char *out, const char *format, va_list args)
{
 8014782:	b507      	push	{r0, r1, r2, lr}
  char *_out;
  _out = out;
 8014784:	ab02      	add	r3, sp, #8
 8014786:	f843 0d04 	str.w	r0, [r3, #-4]!
  return print( &_out, format, args );
 801478a:	4618      	mov	r0, r3
 801478c:	f7ff ff5a 	bl	8014644 <print>
}
 8014790:	bd0e      	pop	{r1, r2, r3, pc}
	...

08014794 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8014794:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8014798:	4b02      	ldr	r3, [pc, #8]	; (80147a4 <NVIC_PriorityGroupConfig+0x10>)
 801479a:	f440 3100 	orr.w	r1, r0, #131072	; 0x20000
 801479e:	60d9      	str	r1, [r3, #12]
 80147a0:	4770      	bx	lr
 80147a2:	bf00      	nop
 80147a4:	e000ed00 	.word	0xe000ed00

080147a8 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80147a8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80147ac:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
 80147b0:	4b01      	ldr	r3, [pc, #4]	; (80147b8 <NVIC_SetVectorTable+0x10>)
 80147b2:	4310      	orrs	r0, r2
 80147b4:	6098      	str	r0, [r3, #8]
 80147b6:	4770      	bx	lr
 80147b8:	e000ed00 	.word	0xe000ed00

080147bc <DMA_Init>:
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80147bc:	6802      	ldr	r2, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80147be:	4b13      	ldr	r3, [pc, #76]	; (801480c <DMA_Init+0x50>)
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80147c0:	b510      	push	{r4, lr}
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80147c2:	4013      	ands	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80147c4:	68cc      	ldr	r4, [r1, #12]
 80147c6:	680a      	ldr	r2, [r1, #0]
 80147c8:	4314      	orrs	r4, r2
 80147ca:	694a      	ldr	r2, [r1, #20]
 80147cc:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80147ce:	698a      	ldr	r2, [r1, #24]
 80147d0:	4314      	orrs	r4, r2
 80147d2:	69ca      	ldr	r2, [r1, #28]
 80147d4:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80147d6:	6a0a      	ldr	r2, [r1, #32]
 80147d8:	4314      	orrs	r4, r2
 80147da:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 80147dc:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80147de:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80147e0:	4314      	orrs	r4, r2
 80147e2:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 80147e4:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80147e6:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80147e8:	4314      	orrs	r4, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80147ea:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80147ec:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80147ee:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80147f0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80147f2:	f022 0407 	bic.w	r4, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80147f6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80147f8:	431a      	orrs	r2, r3
 80147fa:	4322      	orrs	r2, r4

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80147fc:	6142      	str	r2, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80147fe:	690b      	ldr	r3, [r1, #16]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8014800:	684a      	ldr	r2, [r1, #4]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8014802:	6889      	ldr	r1, [r1, #8]
  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8014804:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8014806:	6082      	str	r2, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8014808:	60c1      	str	r1, [r0, #12]
 801480a:	bd10      	pop	{r4, pc}
 801480c:	f01c803f 	.word	0xf01c803f

08014810 <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8014810:	2300      	movs	r3, #0
 8014812:	6003      	str	r3, [r0, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8014814:	6043      	str	r3, [r0, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8014816:	6083      	str	r3, [r0, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8014818:	60c3      	str	r3, [r0, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 801481a:	6103      	str	r3, [r0, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 801481c:	6143      	str	r3, [r0, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 801481e:	6183      	str	r3, [r0, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8014820:	61c3      	str	r3, [r0, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8014822:	6203      	str	r3, [r0, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8014824:	6243      	str	r3, [r0, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8014826:	6283      	str	r3, [r0, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8014828:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 801482a:	6303      	str	r3, [r0, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 801482c:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 801482e:	6383      	str	r3, [r0, #56]	; 0x38
 8014830:	4770      	bx	lr

08014832 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8014832:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014834:	b111      	cbz	r1, 801483c <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8014836:	f043 0101 	orr.w	r1, r3, #1
 801483a:	e001      	b.n	8014840 <DMA_Cmd+0xe>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 801483c:	f023 0101 	bic.w	r1, r3, #1
 8014840:	6001      	str	r1, [r0, #0]
 8014842:	4770      	bx	lr

08014844 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8014844:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8014846:	4b08      	ldr	r3, [pc, #32]	; (8014868 <DMA_ClearFlag+0x24>)
 8014848:	4a08      	ldr	r2, [pc, #32]	; (801486c <DMA_ClearFlag+0x28>)
 801484a:	4c09      	ldr	r4, [pc, #36]	; (8014870 <DMA_ClearFlag+0x2c>)
 801484c:	42a0      	cmp	r0, r4
 801484e:	bf8c      	ite	hi
 8014850:	4610      	movhi	r0, r2
 8014852:	4618      	movls	r0, r3
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8014854:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 8014858:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 801485c:	f021 1382 	bic.w	r3, r1, #8519810	; 0x820082
 8014860:	bf14      	ite	ne
 8014862:	60c3      	strne	r3, [r0, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8014864:	6083      	streq	r3, [r0, #8]
 8014866:	bd10      	pop	{r4, pc}
 8014868:	40026000 	.word	0x40026000
 801486c:	40026400 	.word	0x40026400
 8014870:	4002640f 	.word	0x4002640f

08014874 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8014874:	4b01      	ldr	r3, [pc, #4]	; (801487c <EXTI_ClearITPendingBit+0x8>)
 8014876:	6158      	str	r0, [r3, #20]
 8014878:	4770      	bx	lr
 801487a:	bf00      	nop
 801487c:	40013c00 	.word	0x40013c00

08014880 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8014880:	b5f0      	push	{r4, r5, r6, r7, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8014882:	680e      	ldr	r6, [r1, #0]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8014884:	2200      	movs	r2, #0
  {
    pos = ((uint32_t)0x01) << pinpos;
 8014886:	2301      	movs	r3, #1
 8014888:	fa03 f302 	lsl.w	r3, r3, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 801488c:	ea03 0506 	and.w	r5, r3, r6

    if (currentpin == pos)
 8014890:	429d      	cmp	r5, r3
 8014892:	d13e      	bne.n	8014912 <GPIO_Init+0x92>
    {
      // TK: added check if MODER already initialized to target value to avoid glitches during reconfiguration of output pins!
      if( ((GPIOx->MODER >> (2*pinpos)) & 3) != GPIO_InitStruct->GPIO_Mode ) {
 8014894:	6807      	ldr	r7, [r0, #0]
 8014896:	790c      	ldrb	r4, [r1, #4]
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 8014898:	0053      	lsls	r3, r2, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      // TK: added check if MODER already initialized to target value to avoid glitches during reconfiguration of output pins!
      if( ((GPIOx->MODER >> (2*pinpos)) & 3) != GPIO_InitStruct->GPIO_Mode ) {
 801489a:	fa27 f703 	lsr.w	r7, r7, r3
 801489e:	f007 0703 	and.w	r7, r7, #3
 80148a2:	42a7      	cmp	r7, r4
 80148a4:	d00d      	beq.n	80148c2 <GPIO_Init+0x42>
	GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80148a6:	6807      	ldr	r7, [r0, #0]
 80148a8:	f04f 0c03 	mov.w	ip, #3
 80148ac:	fa0c fc03 	lsl.w	ip, ip, r3
 80148b0:	ea27 070c 	bic.w	r7, r7, ip
 80148b4:	6007      	str	r7, [r0, #0]
	GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80148b6:	6807      	ldr	r7, [r0, #0]
 80148b8:	fa04 fc03 	lsl.w	ip, r4, r3
 80148bc:	ea4c 0707 	orr.w	r7, ip, r7
 80148c0:	6007      	str	r7, [r0, #0]
      }

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80148c2:	3c01      	subs	r4, #1
 80148c4:	2c01      	cmp	r4, #1
 80148c6:	d817      	bhi.n	80148f8 <GPIO_Init+0x78>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80148c8:	6887      	ldr	r7, [r0, #8]
 80148ca:	2403      	movs	r4, #3
 80148cc:	fa04 f403 	lsl.w	r4, r4, r3
 80148d0:	ea27 0704 	bic.w	r7, r7, r4
 80148d4:	6087      	str	r7, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80148d6:	794c      	ldrb	r4, [r1, #5]
 80148d8:	6887      	ldr	r7, [r0, #8]
 80148da:	fa04 f403 	lsl.w	r4, r4, r3
 80148de:	433c      	orrs	r4, r7
 80148e0:	6084      	str	r4, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80148e2:	6844      	ldr	r4, [r0, #4]
 80148e4:	ea24 0505 	bic.w	r5, r4, r5
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80148e8:	798c      	ldrb	r4, [r1, #6]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80148ea:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80148ec:	6845      	ldr	r5, [r0, #4]
 80148ee:	fa04 f402 	lsl.w	r4, r4, r2
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 80148f2:	b2a4      	uxth	r4, r4
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80148f4:	432c      	orrs	r4, r5
 80148f6:	6044      	str	r4, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80148f8:	68c5      	ldr	r5, [r0, #12]
 80148fa:	2403      	movs	r4, #3
 80148fc:	fa04 f403 	lsl.w	r4, r4, r3
 8014900:	ea25 0504 	bic.w	r5, r5, r4
 8014904:	60c5      	str	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8014906:	79cd      	ldrb	r5, [r1, #7]
 8014908:	68c4      	ldr	r4, [r0, #12]
 801490a:	fa05 f303 	lsl.w	r3, r5, r3
 801490e:	4323      	orrs	r3, r4
 8014910:	60c3      	str	r3, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8014912:	3201      	adds	r2, #1
 8014914:	2a10      	cmp	r2, #16
 8014916:	d1b6      	bne.n	8014886 <GPIO_Init+0x6>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8014918:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801491a <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 801491a:	2100      	movs	r1, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 801491c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014920:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8014922:	7101      	strb	r1, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8014924:	7141      	strb	r1, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8014926:	7181      	strb	r1, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8014928:	71c1      	strb	r1, [r0, #7]
 801492a:	4770      	bx	lr

0801492c <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 801492c:	8301      	strh	r1, [r0, #24]
 801492e:	4770      	bx	lr

08014930 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8014930:	8341      	strh	r1, [r0, #26]
 8014932:	4770      	bx	lr

08014934 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8014934:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8014938:	08c9      	lsrs	r1, r1, #3
 801493a:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 801493c:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 801493e:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8014940:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8014944:	240f      	movs	r4, #15
 8014946:	fa04 f403 	lsl.w	r4, r4, r3
 801494a:	ea25 0404 	bic.w	r4, r5, r4
 801494e:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8014952:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8014956:	fa02 f203 	lsl.w	r2, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 801495a:	4314      	orrs	r4, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 801495c:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8014960:	bd30      	pop	{r4, r5, pc}

08014962 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8014962:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014964:	b119      	cbz	r1, 801496e <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8014966:	b299      	uxth	r1, r3
 8014968:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 801496c:	e003      	b.n	8014976 <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 801496e:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 8014972:	040a      	lsls	r2, r1, #16
 8014974:	0c13      	lsrs	r3, r2, #16
 8014976:	8003      	strh	r3, [r0, #0]
 8014978:	4770      	bx	lr

0801497a <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 801497a:	8883      	ldrh	r3, [r0, #4]
 801497c:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 801497e:	b10a      	cbz	r2, 8014984 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8014980:	4319      	orrs	r1, r3
 8014982:	e001      	b.n	8014988 <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8014984:	ea23 0101 	bic.w	r1, r3, r1
 8014988:	8081      	strh	r1, [r0, #4]
 801498a:	4770      	bx	lr

0801498c <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 801498c:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 801498e:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8014990:	b299      	uxth	r1, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8014992:	ea41 4200 	orr.w	r2, r1, r0, lsl #16

  /* Return status */
  return lastevent;
}
 8014996:	f022 407f 	bic.w	r0, r2, #4278190080	; 0xff000000
 801499a:	4770      	bx	lr

0801499c <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 801499c:	43c9      	mvns	r1, r1
 801499e:	b28a      	uxth	r2, r1
 80149a0:	8282      	strh	r2, [r0, #20]
 80149a2:	4770      	bx	lr

080149a4 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80149a4:	4b01      	ldr	r3, [pc, #4]	; (80149ac <PWR_BackupAccessCmd+0x8>)
 80149a6:	6018      	str	r0, [r3, #0]
 80149a8:	4770      	bx	lr
 80149aa:	bf00      	nop
 80149ac:	420e0020 	.word	0x420e0020

080149b0 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80149b0:	4b1e      	ldr	r3, [pc, #120]	; (8014a2c <RCC_GetClocksFreq+0x7c>)
 80149b2:	689a      	ldr	r2, [r3, #8]
 80149b4:	f002 010c 	and.w	r1, r2, #12

  switch (tmp)
 80149b8:	2904      	cmp	r1, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80149ba:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80149bc:	d003      	beq.n	80149c6 <RCC_GetClocksFreq+0x16>
 80149be:	2908      	cmp	r1, #8
 80149c0:	d003      	beq.n	80149ca <RCC_GetClocksFreq+0x1a>
 80149c2:	4b1b      	ldr	r3, [pc, #108]	; (8014a30 <RCC_GetClocksFreq+0x80>)
 80149c4:	e018      	b.n	80149f8 <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80149c6:	4b1b      	ldr	r3, [pc, #108]	; (8014a34 <RCC_GetClocksFreq+0x84>)
 80149c8:	e016      	b.n	80149f8 <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80149ca:	685c      	ldr	r4, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80149cc:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80149ce:	6859      	ldr	r1, [r3, #4]
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
 80149d0:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80149d4:	bf14      	ite	ne
 80149d6:	4b17      	ldrne	r3, [pc, #92]	; (8014a34 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80149d8:	4b15      	ldreq	r3, [pc, #84]	; (8014a30 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80149da:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80149de:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80149e2:	4a12      	ldr	r2, [pc, #72]	; (8014a2c <RCC_GetClocksFreq+0x7c>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80149e4:	f3c1 1488 	ubfx	r4, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80149e8:	6851      	ldr	r1, [r2, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80149ea:	4363      	muls	r3, r4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80149ec:	f3c1 4401 	ubfx	r4, r1, #16, #2
 80149f0:	1c62      	adds	r2, r4, #1
 80149f2:	0051      	lsls	r1, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80149f4:	fbb3 f3f1 	udiv	r3, r3, r1
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80149f8:	490c      	ldr	r1, [pc, #48]	; (8014a2c <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80149fa:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80149fc:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80149fe:	4a0e      	ldr	r2, [pc, #56]	; (8014a38 <RCC_GetClocksFreq+0x88>)
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8014a00:	f3c4 1303 	ubfx	r3, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8014a04:	5cd4      	ldrb	r4, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8014a06:	6803      	ldr	r3, [r0, #0]
 8014a08:	fa23 f304 	lsr.w	r3, r3, r4
 8014a0c:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8014a0e:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 8014a10:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8014a14:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8014a16:	fa23 f404 	lsr.w	r4, r3, r4
 8014a1a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8014a1c:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 8014a1e:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 8014a22:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8014a24:	fa23 f302 	lsr.w	r3, r3, r2
 8014a28:	60c3      	str	r3, [r0, #12]
 8014a2a:	bd10      	pop	{r4, pc}
 8014a2c:	40023800 	.word	0x40023800
 8014a30:	00f42400 	.word	0x00f42400
 8014a34:	007a1200 	.word	0x007a1200
 8014a38:	2000000d 	.word	0x2000000d

08014a3c <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8014a3c:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8014a40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8014a44:	4b08      	ldr	r3, [pc, #32]	; (8014a68 <RCC_RTCCLKConfig+0x2c>)
 8014a46:	d108      	bne.n	8014a5a <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8014a48:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8014a4a:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8014a4e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8014a52:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8014a56:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8014a58:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8014a5a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014a5c:	0500      	lsls	r0, r0, #20
 8014a5e:	ea41 5210 	orr.w	r2, r1, r0, lsr #20
 8014a62:	671a      	str	r2, [r3, #112]	; 0x70
 8014a64:	4770      	bx	lr
 8014a66:	bf00      	nop
 8014a68:	40023800 	.word	0x40023800

08014a6c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8014a6c:	4b01      	ldr	r3, [pc, #4]	; (8014a74 <RCC_RTCCLKCmd+0x8>)
 8014a6e:	6018      	str	r0, [r3, #0]
 8014a70:	4770      	bx	lr
 8014a72:	bf00      	nop
 8014a74:	42470e3c 	.word	0x42470e3c

08014a78 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8014a78:	4b04      	ldr	r3, [pc, #16]	; (8014a8c <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8014a7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014a7c:	b109      	cbz	r1, 8014a82 <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8014a7e:	4310      	orrs	r0, r2
 8014a80:	e001      	b.n	8014a86 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8014a82:	ea22 0000 	bic.w	r0, r2, r0
 8014a86:	6318      	str	r0, [r3, #48]	; 0x30
 8014a88:	4770      	bx	lr
 8014a8a:	bf00      	nop
 8014a8c:	40023800 	.word	0x40023800

08014a90 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8014a90:	4b04      	ldr	r3, [pc, #16]	; (8014aa4 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8014a92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014a94:	b109      	cbz	r1, 8014a9a <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8014a96:	4310      	orrs	r0, r2
 8014a98:	e001      	b.n	8014a9e <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8014a9a:	ea22 0000 	bic.w	r0, r2, r0
 8014a9e:	6358      	str	r0, [r3, #52]	; 0x34
 8014aa0:	4770      	bx	lr
 8014aa2:	bf00      	nop
 8014aa4:	40023800 	.word	0x40023800

08014aa8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8014aa8:	4b04      	ldr	r3, [pc, #16]	; (8014abc <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8014aaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014aac:	b109      	cbz	r1, 8014ab2 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8014aae:	4310      	orrs	r0, r2
 8014ab0:	e001      	b.n	8014ab6 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8014ab2:	ea22 0000 	bic.w	r0, r2, r0
 8014ab6:	6418      	str	r0, [r3, #64]	; 0x40
 8014ab8:	4770      	bx	lr
 8014aba:	bf00      	nop
 8014abc:	40023800 	.word	0x40023800

08014ac0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8014ac0:	4b04      	ldr	r3, [pc, #16]	; (8014ad4 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8014ac2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014ac4:	b109      	cbz	r1, 8014aca <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8014ac6:	4310      	orrs	r0, r2
 8014ac8:	e001      	b.n	8014ace <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8014aca:	ea22 0000 	bic.w	r0, r2, r0
 8014ace:	6458      	str	r0, [r3, #68]	; 0x44
 8014ad0:	4770      	bx	lr
 8014ad2:	bf00      	nop
 8014ad4:	40023800 	.word	0x40023800

08014ad8 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8014ad8:	4b04      	ldr	r3, [pc, #16]	; (8014aec <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8014ada:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014adc:	b109      	cbz	r1, 8014ae2 <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8014ade:	4310      	orrs	r0, r2
 8014ae0:	e001      	b.n	8014ae6 <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8014ae2:	ea22 0000 	bic.w	r0, r2, r0
 8014ae6:	6118      	str	r0, [r3, #16]
 8014ae8:	4770      	bx	lr
 8014aea:	bf00      	nop
 8014aec:	40023800 	.word	0x40023800

08014af0 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8014af0:	4b04      	ldr	r3, [pc, #16]	; (8014b04 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8014af2:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8014af4:	b109      	cbz	r1, 8014afa <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8014af6:	4310      	orrs	r0, r2
 8014af8:	e001      	b.n	8014afe <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8014afa:	ea22 0000 	bic.w	r0, r2, r0
 8014afe:	6158      	str	r0, [r3, #20]
 8014b00:	4770      	bx	lr
 8014b02:	bf00      	nop
 8014b04:	40023800 	.word	0x40023800

08014b08 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8014b08:	4b04      	ldr	r3, [pc, #16]	; (8014b1c <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8014b0a:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014b0c:	b109      	cbz	r1, 8014b12 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8014b0e:	4310      	orrs	r0, r2
 8014b10:	e001      	b.n	8014b16 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8014b12:	ea22 0000 	bic.w	r0, r2, r0
 8014b16:	6218      	str	r0, [r3, #32]
 8014b18:	4770      	bx	lr
 8014b1a:	bf00      	nop
 8014b1c:	40023800 	.word	0x40023800

08014b20 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8014b20:	4b04      	ldr	r3, [pc, #16]	; (8014b34 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8014b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014b24:	b109      	cbz	r1, 8014b2a <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8014b26:	4310      	orrs	r0, r2
 8014b28:	e001      	b.n	8014b2e <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8014b2a:	ea22 0000 	bic.w	r0, r2, r0
 8014b2e:	6258      	str	r0, [r3, #36]	; 0x24
 8014b30:	4770      	bx	lr
 8014b32:	bf00      	nop
 8014b34:	40023800 	.word	0x40023800

08014b38 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
 8014b38:	2100      	movs	r1, #0
  
  while (Value >= 10)
 8014b3a:	2809      	cmp	r0, #9
 8014b3c:	d904      	bls.n	8014b48 <RTC_ByteToBcd2+0x10>
  {
    bcdhigh++;
 8014b3e:	1c4b      	adds	r3, r1, #1
    Value -= 10;
 8014b40:	380a      	subs	r0, #10
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
  {
    bcdhigh++;
 8014b42:	b2d9      	uxtb	r1, r3
    Value -= 10;
 8014b44:	b2c0      	uxtb	r0, r0
 8014b46:	e7f8      	b.n	8014b3a <RTC_ByteToBcd2+0x2>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8014b48:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
}
 8014b4c:	b2c0      	uxtb	r0, r0
 8014b4e:	4770      	bx	lr

08014b50 <RTC_StructInit>:
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 8014b50:	2100      	movs	r1, #0
 8014b52:	227f      	movs	r2, #127	; 0x7f
 8014b54:	23ff      	movs	r3, #255	; 0xff
 8014b56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8014b5a:	4770      	bx	lr

08014b5c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8014b5c:	b082      	sub	sp, #8
  __IO uint32_t initcounter = 0x00;
 8014b5e:	2300      	movs	r3, #0
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8014b60:	490d      	ldr	r1, [pc, #52]	; (8014b98 <RTC_EnterInitMode+0x3c>)
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
  __IO uint32_t initcounter = 0x00;
 8014b62:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8014b64:	68ca      	ldr	r2, [r1, #12]
 8014b66:	0650      	lsls	r0, r2, #25
 8014b68:	d413      	bmi.n	8014b92 <RTC_EnterInitMode+0x36>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8014b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8014b6e:	60c8      	str	r0, [r1, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8014b70:	4b09      	ldr	r3, [pc, #36]	; (8014b98 <RTC_EnterInitMode+0x3c>)
 8014b72:	68d9      	ldr	r1, [r3, #12]
      initcounter++;  
 8014b74:	9801      	ldr	r0, [sp, #4]
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8014b76:	f001 0240 	and.w	r2, r1, #64	; 0x40
      initcounter++;  
 8014b7a:	1c41      	adds	r1, r0, #1
 8014b7c:	9101      	str	r1, [sp, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8014b7e:	9801      	ldr	r0, [sp, #4]
 8014b80:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8014b84:	d001      	beq.n	8014b8a <RTC_EnterInitMode+0x2e>
 8014b86:	2a00      	cmp	r2, #0
 8014b88:	d0f2      	beq.n	8014b70 <RTC_EnterInitMode+0x14>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8014b8a:	68db      	ldr	r3, [r3, #12]
    {
      status = SUCCESS;
 8014b8c:	f3c3 1080 	ubfx	r0, r3, #6, #1
 8014b90:	e000      	b.n	8014b94 <RTC_EnterInitMode+0x38>
      status = ERROR;
    }        
  }
  else
  {
    status = SUCCESS;  
 8014b92:	2001      	movs	r0, #1
  } 
    
  return (status);  
}
 8014b94:	b002      	add	sp, #8
 8014b96:	4770      	bx	lr
 8014b98:	40002800 	.word	0x40002800

08014b9c <RTC_ExitInitMode>:
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8014b9c:	4b02      	ldr	r3, [pc, #8]	; (8014ba8 <RTC_ExitInitMode+0xc>)
 8014b9e:	68da      	ldr	r2, [r3, #12]
 8014ba0:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8014ba4:	60d8      	str	r0, [r3, #12]
 8014ba6:	4770      	bx	lr
 8014ba8:	40002800 	.word	0x40002800

08014bac <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8014bac:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014bae:	4c10      	ldr	r4, [pc, #64]	; (8014bf0 <RTC_Init+0x44>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8014bb0:	4605      	mov	r5, r0
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014bb2:	23ca      	movs	r3, #202	; 0xca
  RTC->WPR = 0x53;
 8014bb4:	2053      	movs	r0, #83	; 0x53
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014bb6:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8014bb8:	6260      	str	r0, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8014bba:	f7ff ffcf 	bl	8014b5c <RTC_EnterInitMode>
 8014bbe:	b190      	cbz	r0, 8014be6 <RTC_Init+0x3a>
    status = ERROR;
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8014bc0:	68a1      	ldr	r1, [r4, #8]
 8014bc2:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8014bc6:	60a2      	str	r2, [r4, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8014bc8:	68a0      	ldr	r0, [r4, #8]
 8014bca:	682b      	ldr	r3, [r5, #0]
 8014bcc:	ea40 0103 	orr.w	r1, r0, r3
 8014bd0:	60a1      	str	r1, [r4, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8014bd2:	68aa      	ldr	r2, [r5, #8]
 8014bd4:	6122      	str	r2, [r4, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8014bd6:	6920      	ldr	r0, [r4, #16]
 8014bd8:	686b      	ldr	r3, [r5, #4]
 8014bda:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8014bde:	6121      	str	r1, [r4, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8014be0:	f7ff ffdc 	bl	8014b9c <RTC_ExitInitMode>

    status = SUCCESS;    
 8014be4:	2001      	movs	r0, #1
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8014be6:	4b02      	ldr	r3, [pc, #8]	; (8014bf0 <RTC_Init+0x44>)
 8014be8:	22ff      	movs	r2, #255	; 0xff
 8014bea:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8014bec:	bd38      	pop	{r3, r4, r5, pc}
 8014bee:	bf00      	nop
 8014bf0:	40002800 	.word	0x40002800

08014bf4 <RTC_WaitForSynchro>:
  __IO uint32_t synchrocounter = 0;
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014bf4:	480f      	ldr	r0, [pc, #60]	; (8014c34 <RTC_WaitForSynchro+0x40>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8014bf6:	b082      	sub	sp, #8
  __IO uint32_t synchrocounter = 0;
 8014bf8:	2300      	movs	r3, #0
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014bfa:	22ca      	movs	r2, #202	; 0xca
  RTC->WPR = 0x53;
 8014bfc:	2153      	movs	r1, #83	; 0x53
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
  __IO uint32_t synchrocounter = 0;
 8014bfe:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014c00:	6242      	str	r2, [r0, #36]	; 0x24
  RTC->WPR = 0x53;
 8014c02:	6241      	str	r1, [r0, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8014c04:	68c3      	ldr	r3, [r0, #12]
 8014c06:	f023 02a0 	bic.w	r2, r3, #160	; 0xa0
 8014c0a:	60c2      	str	r2, [r0, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8014c0c:	4b09      	ldr	r3, [pc, #36]	; (8014c34 <RTC_WaitForSynchro+0x40>)
 8014c0e:	68d8      	ldr	r0, [r3, #12]
    synchrocounter++;  
 8014c10:	9901      	ldr	r1, [sp, #4]
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8014c12:	f000 0220 	and.w	r2, r0, #32
    synchrocounter++;  
 8014c16:	1c48      	adds	r0, r1, #1
 8014c18:	9001      	str	r0, [sp, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8014c1a:	9901      	ldr	r1, [sp, #4]
 8014c1c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8014c20:	d001      	beq.n	8014c26 <RTC_WaitForSynchro+0x32>
 8014c22:	2a00      	cmp	r2, #0
 8014c24:	d0f2      	beq.n	8014c0c <RTC_WaitForSynchro+0x18>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8014c26:	68d8      	ldr	r0, [r3, #12]
  {
    status = ERROR;
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8014c28:	22ff      	movs	r2, #255	; 0xff
 8014c2a:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
}
 8014c2c:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8014c30:	b002      	add	sp, #8
 8014c32:	4770      	bx	lr
 8014c34:	40002800 	.word	0x40002800

08014c38 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8014c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c3a:	4b21      	ldr	r3, [pc, #132]	; (8014cc0 <RTC_SetTime+0x88>)
 8014c3c:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014c3e:	6899      	ldr	r1, [r3, #8]
  ErrorStatus status = ERROR;
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8014c40:	b920      	cbnz	r0, 8014c4c <RTC_SetTime+0x14>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014c42:	f011 0640 	ands.w	r6, r1, #64	; 0x40
 8014c46:	d127      	bne.n	8014c98 <RTC_SetTime+0x60>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8014c48:	70e6      	strb	r6, [r4, #3]
 8014c4a:	e025      	b.n	8014c98 <RTC_SetTime+0x60>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014c4c:	f011 0040 	ands.w	r0, r1, #64	; 0x40
 8014c50:	d100      	bne.n	8014c54 <RTC_SetTime+0x1c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8014c52:	70e0      	strb	r0, [r4, #3]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8014c54:	7865      	ldrb	r5, [r4, #1]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014c56:	7822      	ldrb	r2, [r4, #0]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8014c58:	78a0      	ldrb	r0, [r4, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8014c5a:	78e4      	ldrb	r4, [r4, #3]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8014c5c:	022b      	lsls	r3, r5, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014c5e:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8014c62:	4301      	orrs	r1, r0
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014c64:	ea41 4504 	orr.w	r5, r1, r4, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014c68:	4c15      	ldr	r4, [pc, #84]	; (8014cc0 <RTC_SetTime+0x88>)
 8014c6a:	21ca      	movs	r1, #202	; 0xca
  RTC->WPR = 0x53;
 8014c6c:	2053      	movs	r0, #83	; 0x53
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8014c6e:	6261      	str	r1, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8014c70:	6260      	str	r0, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8014c72:	f7ff ff73 	bl	8014b5c <RTC_EnterInitMode>
 8014c76:	b158      	cbz	r0, 8014c90 <RTC_SetTime+0x58>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8014c78:	f005 327f 	and.w	r2, r5, #2139062143	; 0x7f7f7f7f
 8014c7c:	f022 45fe 	bic.w	r5, r2, #2130706432	; 0x7f000000
 8014c80:	6025      	str	r5, [r4, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8014c82:	f7ff ff8b 	bl	8014b9c <RTC_ExitInitMode>

    if(RTC_WaitForSynchro() == ERROR)
 8014c86:	f7ff ffb5 	bl	8014bf4 <RTC_WaitForSynchro>
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
  {
    status = ERROR;
 8014c8a:	3000      	adds	r0, #0
 8014c8c:	bf18      	it	ne
 8014c8e:	2001      	movne	r0, #1
      status = SUCCESS;
    }
  
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8014c90:	4b0b      	ldr	r3, [pc, #44]	; (8014cc0 <RTC_SetTime+0x88>)
 8014c92:	21ff      	movs	r1, #255	; 0xff
 8014c94:	6259      	str	r1, [r3, #36]	; 0x24
 8014c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014c98:	7820      	ldrb	r0, [r4, #0]
 8014c9a:	f7ff ff4d 	bl	8014b38 <RTC_ByteToBcd2>
 8014c9e:	4607      	mov	r7, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8014ca0:	7860      	ldrb	r0, [r4, #1]
 8014ca2:	f7ff ff49 	bl	8014b38 <RTC_ByteToBcd2>
 8014ca6:	4606      	mov	r6, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8014ca8:	78a0      	ldrb	r0, [r4, #2]
 8014caa:	f7ff ff45 	bl	8014b38 <RTC_ByteToBcd2>
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8014cae:	78e2      	ldrb	r2, [r4, #3]
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014cb0:	ea40 4502 	orr.w	r5, r0, r2, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8014cb4:	ea45 4307 	orr.w	r3, r5, r7, lsl #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8014cb8:	ea43 2506 	orr.w	r5, r3, r6, lsl #8
 8014cbc:	e7d4      	b.n	8014c68 <RTC_SetTime+0x30>
 8014cbe:	bf00      	nop
 8014cc0:	40002800 	.word	0x40002800

08014cc4 <RTC_TimeStructInit>:
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	70c3      	strb	r3, [r0, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8014cc8:	7003      	strb	r3, [r0, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8014cca:	7043      	strb	r3, [r0, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8014ccc:	7083      	strb	r3, [r0, #2]
 8014cce:	4770      	bx	lr

08014cd0 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8014cd0:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8014cd2:	8802      	ldrh	r2, [r0, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8014cd4:	b510      	push	{r4, lr}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8014cd6:	884c      	ldrh	r4, [r1, #2]
 8014cd8:	4323      	orrs	r3, r4
 8014cda:	888c      	ldrh	r4, [r1, #4]
 8014cdc:	4323      	orrs	r3, r4
 8014cde:	88cc      	ldrh	r4, [r1, #6]
 8014ce0:	4323      	orrs	r3, r4
 8014ce2:	890c      	ldrh	r4, [r1, #8]
 8014ce4:	4323      	orrs	r3, r4
 8014ce6:	894c      	ldrh	r4, [r1, #10]
 8014ce8:	4323      	orrs	r3, r4
 8014cea:	898c      	ldrh	r4, [r1, #12]
 8014cec:	4323      	orrs	r3, r4
 8014cee:	89cc      	ldrh	r4, [r1, #14]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8014cf0:	8a09      	ldrh	r1, [r1, #16]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8014cf2:	4323      	orrs	r3, r4

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8014cf4:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8014cf8:	431a      	orrs	r2, r3
 8014cfa:	b293      	uxth	r3, r2
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8014cfc:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8014cfe:	8b82      	ldrh	r2, [r0, #28]
 8014d00:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8014d04:	041a      	lsls	r2, r3, #16
 8014d06:	0c13      	lsrs	r3, r2, #16
 8014d08:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8014d0a:	8201      	strh	r1, [r0, #16]
 8014d0c:	bd10      	pop	{r4, pc}

08014d0e <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8014d0e:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014d10:	b119      	cbz	r1, 8014d1a <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8014d12:	b299      	uxth	r1, r3
 8014d14:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8014d18:	e003      	b.n	8014d22 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8014d1a:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8014d1e:	040a      	lsls	r2, r1, #16
 8014d20:	0c13      	lsrs	r3, r2, #16
 8014d22:	8003      	strh	r3, [r0, #0]
 8014d24:	4770      	bx	lr

08014d26 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8014d26:	8883      	ldrh	r3, [r0, #4]
 8014d28:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8014d2a:	b10a      	cbz	r2, 8014d30 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8014d2c:	4319      	orrs	r1, r3
 8014d2e:	e001      	b.n	8014d34 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8014d30:	ea23 0101 	bic.w	r1, r3, r1
 8014d34:	8081      	strh	r1, [r0, #4]
 8014d36:	4770      	bx	lr

08014d38 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8014d38:	4a1c      	ldr	r2, [pc, #112]	; (8014dac <TIM_TimeBaseInit+0x74>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8014d3a:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8014d3c:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8014d3e:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8014d40:	d012      	beq.n	8014d68 <TIM_TimeBaseInit+0x30>
 8014d42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014d46:	4290      	cmp	r0, r2
 8014d48:	d00e      	beq.n	8014d68 <TIM_TimeBaseInit+0x30>
 8014d4a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8014d4e:	d00b      	beq.n	8014d68 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8014d50:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8014d54:	4290      	cmp	r0, r2
 8014d56:	d007      	beq.n	8014d68 <TIM_TimeBaseInit+0x30>
 8014d58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014d5c:	4290      	cmp	r0, r2
 8014d5e:	d003      	beq.n	8014d68 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8014d60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014d64:	4290      	cmp	r0, r2
 8014d66:	d103      	bne.n	8014d70 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8014d68:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8014d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8014d6e:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8014d70:	4a0f      	ldr	r2, [pc, #60]	; (8014db0 <TIM_TimeBaseInit+0x78>)
 8014d72:	4290      	cmp	r0, r2
 8014d74:	d008      	beq.n	8014d88 <TIM_TimeBaseInit+0x50>
 8014d76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014d7a:	4290      	cmp	r0, r2
 8014d7c:	d004      	beq.n	8014d88 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8014d7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8014d82:	890a      	ldrh	r2, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8014d84:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8014d86:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8014d88:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8014d8a:	684b      	ldr	r3, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8014d8c:	880a      	ldrh	r2, [r1, #0]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8014d8e:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8014d90:	4b06      	ldr	r3, [pc, #24]	; (8014dac <TIM_TimeBaseInit+0x74>)

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8014d92:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8014d94:	4298      	cmp	r0, r3
 8014d96:	d003      	beq.n	8014da0 <TIM_TimeBaseInit+0x68>
 8014d98:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8014d9c:	4290      	cmp	r0, r2
 8014d9e:	d101      	bne.n	8014da4 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8014da0:	7a89      	ldrb	r1, [r1, #10]
 8014da2:	8601      	strh	r1, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8014da4:	2301      	movs	r3, #1
 8014da6:	8283      	strh	r3, [r0, #20]
 8014da8:	4770      	bx	lr
 8014daa:	bf00      	nop
 8014dac:	40010000 	.word	0x40010000
 8014db0:	40001000 	.word	0x40001000

08014db4 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8014db4:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8014db6:	b119      	cbz	r1, 8014dc0 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8014db8:	b299      	uxth	r1, r3
 8014dba:	f041 0301 	orr.w	r3, r1, #1
 8014dbe:	e003      	b.n	8014dc8 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8014dc0:	f023 0101 	bic.w	r1, r3, #1
 8014dc4:	040a      	lsls	r2, r1, #16
 8014dc6:	0c13      	lsrs	r3, r2, #16
 8014dc8:	8003      	strh	r3, [r0, #0]
 8014dca:	4770      	bx	lr

08014dcc <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8014dcc:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8014dce:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8014dd0:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8014dd4:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8014dd6:	d003      	beq.n	8014de0 <TIM_GetITStatus+0x14>
 8014dd8:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8014dda:	bf0c      	ite	eq
 8014ddc:	2000      	moveq	r0, #0
 8014dde:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8014de0:	4770      	bx	lr

08014de2 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8014de2:	43c9      	mvns	r1, r1
 8014de4:	b28a      	uxth	r2, r1
 8014de6:	8202      	strh	r2, [r0, #16]
 8014de8:	4770      	bx	lr
	...

08014dec <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8014dec:	8a03      	ldrh	r3, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8014dee:	b530      	push	{r4, r5, lr}
 8014df0:	460d      	mov	r5, r1
 8014df2:	4604      	mov	r4, r0
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8014df4:	88ea      	ldrh	r2, [r5, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8014df6:	b298      	uxth	r0, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8014df8:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8014dfc:	4311      	orrs	r1, r2
 8014dfe:	8221      	strh	r1, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8014e00:	89a3      	ldrh	r3, [r4, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8014e02:	f423 50b0 	bic.w	r0, r3, #5632	; 0x1600
 8014e06:	f020 010c 	bic.w	r1, r0, #12
 8014e0a:	040a      	lsls	r2, r1, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8014e0c:	8928      	ldrh	r0, [r5, #8]
 8014e0e:	88a9      	ldrh	r1, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8014e10:	0c13      	lsrs	r3, r2, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8014e12:	ea40 0201 	orr.w	r2, r0, r1
 8014e16:	8968      	ldrh	r0, [r5, #10]
 8014e18:	4302      	orrs	r2, r0
 8014e1a:	b291      	uxth	r1, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8014e1c:	430b      	orrs	r3, r1
 8014e1e:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8014e20:	8aa2      	ldrh	r2, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8014e22:	89ab      	ldrh	r3, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8014e24:	b290      	uxth	r0, r2

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8014e26:	f420 7140 	bic.w	r1, r0, #768	; 0x300
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8014e2a:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8014e2c:	4319      	orrs	r1, r3
 8014e2e:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8014e30:	4668      	mov	r0, sp
 8014e32:	f7ff fdbd 	bl	80149b0 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8014e36:	4a1a      	ldr	r2, [pc, #104]	; (8014ea0 <USART_Init+0xb4>)
 8014e38:	4294      	cmp	r4, r2
 8014e3a:	d003      	beq.n	8014e44 <USART_Init+0x58>
 8014e3c:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8014e40:	4284      	cmp	r4, r0
 8014e42:	d101      	bne.n	8014e48 <USART_Init+0x5c>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8014e44:	9b03      	ldr	r3, [sp, #12]
 8014e46:	e000      	b.n	8014e4a <USART_Init+0x5e>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8014e48:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8014e4a:	89a1      	ldrh	r1, [r4, #12]
 8014e4c:	b20a      	sxth	r2, r1
 8014e4e:	2a00      	cmp	r2, #0
 8014e50:	f04f 0019 	mov.w	r0, #25
 8014e54:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8014e56:	fb00 f303 	mul.w	r3, r0, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8014e5a:	da01      	bge.n	8014e60 <USART_Init+0x74>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8014e5c:	0051      	lsls	r1, r2, #1
 8014e5e:	e000      	b.n	8014e62 <USART_Init+0x76>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8014e60:	0091      	lsls	r1, r2, #2
 8014e62:	fbb3 f1f1 	udiv	r1, r3, r1
  }
  tmpreg = (integerdivider / 100) << 4;
 8014e66:	2364      	movs	r3, #100	; 0x64
 8014e68:	fbb1 f0f3 	udiv	r0, r1, r3
 8014e6c:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8014e6e:	0910      	lsrs	r0, r2, #4
 8014e70:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8014e74:	89a0      	ldrh	r0, [r4, #12]
 8014e76:	b200      	sxth	r0, r0
 8014e78:	2800      	cmp	r0, #0
 8014e7a:	da06      	bge.n	8014e8a <USART_Init+0x9e>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8014e7c:	00c9      	lsls	r1, r1, #3
 8014e7e:	3132      	adds	r1, #50	; 0x32
 8014e80:	fbb1 f3f3 	udiv	r3, r1, r3
 8014e84:	f003 0007 	and.w	r0, r3, #7
 8014e88:	e005      	b.n	8014e96 <USART_Init+0xaa>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8014e8a:	0109      	lsls	r1, r1, #4
 8014e8c:	3132      	adds	r1, #50	; 0x32
 8014e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8014e92:	f003 000f 	and.w	r0, r3, #15
 8014e96:	4302      	orrs	r2, r0
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8014e98:	b290      	uxth	r0, r2
 8014e9a:	8120      	strh	r0, [r4, #8]
}
 8014e9c:	b005      	add	sp, #20
 8014e9e:	bd30      	pop	{r4, r5, pc}
 8014ea0:	40011000 	.word	0x40011000

08014ea4 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8014ea4:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8014ea6:	b119      	cbz	r1, 8014eb0 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8014ea8:	b299      	uxth	r1, r3
 8014eaa:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8014eae:	e003      	b.n	8014eb8 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8014eb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8014eb4:	040a      	lsls	r2, r1, #16
 8014eb6:	0c13      	lsrs	r3, r2, #16
 8014eb8:	8183      	strh	r3, [r0, #12]
 8014eba:	4770      	bx	lr

08014ebc <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8014ebc:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8014ec0:	b510      	push	{r4, lr}
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8014ec2:	2401      	movs	r4, #1
 8014ec4:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8014ec8:	42a3      	cmp	r3, r4
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8014eca:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8014ece:	d101      	bne.n	8014ed4 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8014ed0:	300c      	adds	r0, #12
 8014ed2:	e004      	b.n	8014ede <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8014ed4:	2b02      	cmp	r3, #2
 8014ed6:	d101      	bne.n	8014edc <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8014ed8:	3010      	adds	r0, #16
 8014eda:	e000      	b.n	8014ede <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8014edc:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8014ede:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8014ee0:	b112      	cbz	r2, 8014ee8 <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8014ee2:	ea43 0201 	orr.w	r2, r3, r1
 8014ee6:	e001      	b.n	8014eec <USART_ITConfig+0x30>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8014ee8:	ea23 0201 	bic.w	r2, r3, r1
 8014eec:	6002      	str	r2, [r0, #0]
 8014eee:	bd10      	pop	{r4, pc}

08014ef0 <USBD_Resume>:
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8014ef0:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 8014ef4:	b510      	push	{r4, lr}
 8014ef6:	4604      	mov	r4, r0
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8014ef8:	6918      	ldr	r0, [r3, #16]
 8014efa:	4780      	blx	r0
  pdev->dev.device_status = pdev->dev.device_old_status;  
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 8014efc:	2103      	movs	r1, #3
 8014efe:	f884 1112 	strb.w	r1, [r4, #274]	; 0x112
  return USBD_OK;
}
 8014f02:	2000      	movs	r0, #0
 8014f04:	bd10      	pop	{r4, pc}

08014f06 <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f06:	b508      	push	{r3, lr}
  pdev->dev.device_old_status = pdev->dev.device_status;
 8014f08:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8014f0c:	2104      	movs	r1, #4
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
  pdev->dev.device_old_status = pdev->dev.device_status;
 8014f0e:	f880 3113 	strb.w	r3, [r0, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8014f12:	f880 1112 	strb.w	r1, [r0, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 8014f16:	f8d0 05e8 	ldr.w	r0, [r0, #1512]	; 0x5e8
 8014f1a:	68c2      	ldr	r2, [r0, #12]
 8014f1c:	4790      	blx	r2
  return USBD_OK;
}
 8014f1e:	2000      	movs	r0, #0
 8014f20:	bd08      	pop	{r3, pc}

08014f22 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f22:	b508      	push	{r3, lr}
  if(pdev->dev.class_cb->SOF)
 8014f24:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8014f28:	69d9      	ldr	r1, [r3, #28]
 8014f2a:	b101      	cbz	r1, 8014f2e <USBD_SOF+0xc>
  {
    pdev->dev.class_cb->SOF(pdev); 
 8014f2c:	4788      	blx	r1
  }
  return USBD_OK;
}
 8014f2e:	2000      	movs	r0, #0
 8014f30:	bd08      	pop	{r3, pc}

08014f32 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f32:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 8014f34:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8014f38:	6a19      	ldr	r1, [r3, #32]
 8014f3a:	4788      	blx	r1
  return USBD_OK;
}
 8014f3c:	2000      	movs	r0, #0
 8014f3e:	bd08      	pop	{r3, pc}

08014f40 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f40:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 8014f42:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8014f46:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8014f48:	4788      	blx	r1
  return USBD_OK;
}
 8014f4a:	2000      	movs	r0, #0
 8014f4c:	bd08      	pop	{r3, pc}

08014f4e <USBD_Reset>:
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8014f4e:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f50:	b510      	push	{r4, lr}
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8014f52:	2240      	movs	r2, #64	; 0x40
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8014f54:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8014f56:	460b      	mov	r3, r1
 8014f58:	f001 ff18 	bl	8016d8c <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 8014f5c:	2180      	movs	r1, #128	; 0x80
 8014f5e:	2240      	movs	r2, #64	; 0x40
 8014f60:	2300      	movs	r3, #0
 8014f62:	4620      	mov	r0, r4
 8014f64:	f001 ff12 	bl	8016d8c <DCD_EP_Open>
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8014f68:	f8d4 05e8 	ldr.w	r0, [r4, #1512]	; 0x5e8
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8014f6c:	2301      	movs	r3, #1
 8014f6e:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8014f72:	6841      	ldr	r1, [r0, #4]
 8014f74:	78a0      	ldrb	r0, [r4, #2]
 8014f76:	4788      	blx	r1
  
  return USBD_OK;
}
 8014f78:	2000      	movs	r0, #0
 8014f7a:	bd10      	pop	{r4, pc}

08014f7c <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8014f7c:	b513      	push	{r0, r1, r4, lr}
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8014f7e:	4669      	mov	r1, sp
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8014f80:	4604      	mov	r4, r0
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8014f82:	f000 f923 	bl	80151cc <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 8014f86:	f89d 1000 	ldrb.w	r1, [sp]
 8014f8a:	f001 031f 	and.w	r3, r1, #31
 8014f8e:	2b01      	cmp	r3, #1
 8014f90:	d00c      	beq.n	8014fac <USBD_SetupStage+0x30>
 8014f92:	d306      	bcc.n	8014fa2 <USBD_SetupStage+0x26>
 8014f94:	2b02      	cmp	r3, #2
 8014f96:	d10e      	bne.n	8014fb6 <USBD_SetupStage+0x3a>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 8014f98:	4620      	mov	r0, r4
 8014f9a:	4669      	mov	r1, sp
 8014f9c:	f000 f946 	bl	801522c <USBD_StdEPReq>
    break;
 8014fa0:	e00e      	b.n	8014fc0 <USBD_SetupStage+0x44>
  USBD_ParseSetupRequest(pdev , &req);
  
  switch (req.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 8014fa2:	4620      	mov	r0, r4
 8014fa4:	4669      	mov	r1, sp
 8014fa6:	f000 f9bb 	bl	8015320 <USBD_StdDevReq>
    break;
 8014faa:	e009      	b.n	8014fc0 <USBD_SetupStage+0x44>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 8014fac:	4620      	mov	r0, r4
 8014fae:	4669      	mov	r1, sp
 8014fb0:	f000 f99e 	bl	80152f0 <USBD_StdItfReq>
    break;
 8014fb4:	e004      	b.n	8014fc0 <USBD_SetupStage+0x44>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
    break;
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8014fb6:	4620      	mov	r0, r4
 8014fb8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8014fbc:	f001 ff58 	bl	8016e70 <DCD_EP_Stall>
    break;
  }  
  return USBD_OK;
}
 8014fc0:	2000      	movs	r0, #0
 8014fc2:	bd1c      	pop	{r2, r3, r4, pc}

08014fc4 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8014fc4:	b570      	push	{r4, r5, r6, lr}
 8014fc6:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8014fc8:	2900      	cmp	r1, #0
 8014fca:	d147      	bne.n	801505c <USBD_DataInStage+0x98>
  {
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 8014fcc:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 8014fd0:	2b02      	cmp	r3, #2
 8014fd2:	d137      	bne.n	8015044 <USBD_DataInStage+0x80>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8014fd4:	f8d0 2138 	ldr.w	r2, [r0, #312]	; 0x138
 8014fd8:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8014fdc:	429a      	cmp	r2, r3
 8014fde:	d911      	bls.n	8015004 <USBD_DataInStage+0x40>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8014fe0:	1ad2      	subs	r2, r2, r3
 8014fe2:	f8c0 2138 	str.w	r2, [r0, #312]	; 0x138
        if(pdev->cfg.dma_enable == 1)
 8014fe6:	78c0      	ldrb	r0, [r0, #3]
 8014fe8:	2801      	cmp	r0, #1
 8014fea:	d104      	bne.n	8014ff6 <USBD_DataInStage+0x32>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 8014fec:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8014ff0:	18cb      	adds	r3, r1, r3
 8014ff2:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
        }
        USBD_CtlContinueSendData (pdev, 
 8014ff6:	4620      	mov	r0, r4
 8014ff8:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8014ffc:	b292      	uxth	r2, r2
 8014ffe:	f000 f8b5 	bl	801516c <USBD_CtlContinueSendData>
 8015002:	e01f      	b.n	8015044 <USBD_DataInStage+0x80>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8015004:	f8d0 513c 	ldr.w	r5, [r0, #316]	; 0x13c
 8015008:	fbb5 f6f3 	udiv	r6, r5, r3
 801500c:	fb03 5616 	mls	r6, r3, r6, r5
 8015010:	b95e      	cbnz	r6, 801502a <USBD_DataInStage+0x66>
 8015012:	429d      	cmp	r5, r3
 8015014:	d309      	bcc.n	801502a <USBD_DataInStage+0x66>
           (ep->total_data_len >= ep->maxpacket) &&
 8015016:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 801501a:	4295      	cmp	r5, r2
 801501c:	d205      	bcs.n	801502a <USBD_DataInStage+0x66>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 801501e:	4632      	mov	r2, r6
 8015020:	f000 f8a4 	bl	801516c <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 8015024:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
 8015028:	e00c      	b.n	8015044 <USBD_DataInStage+0x80>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 801502a:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 801502e:	68c1      	ldr	r1, [r0, #12]
 8015030:	b129      	cbz	r1, 801503e <USBD_DataInStage+0x7a>
 8015032:	f894 3112 	ldrb.w	r3, [r4, #274]	; 0x112
 8015036:	2b03      	cmp	r3, #3
 8015038:	d101      	bne.n	801503e <USBD_DataInStage+0x7a>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 801503a:	4620      	mov	r0, r4
 801503c:	4788      	blx	r1
          }          
          USBD_CtlReceiveStatus(pdev);
 801503e:	4620      	mov	r0, r4
 8015040:	f000 f8b5 	bl	80151ae <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 8015044:	f894 2116 	ldrb.w	r2, [r4, #278]	; 0x116
 8015048:	2a01      	cmp	r2, #1
 801504a:	d110      	bne.n	801506e <USBD_DataInStage+0xaa>
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 801504c:	4909      	ldr	r1, [pc, #36]	; (8015074 <USBD_DataInStage+0xb0>)
 801504e:	6920      	ldr	r0, [r4, #16]
 8015050:	680b      	ldr	r3, [r1, #0]
      }
    }
    if (pdev->dev.test_mode == 1)
    {
      USBD_RunTestMode(pdev); 
      pdev->dev.test_mode = 0;
 8015052:	2200      	movs	r2, #0
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 8015054:	6043      	str	r3, [r0, #4]
      }
    }
    if (pdev->dev.test_mode == 1)
    {
      USBD_RunTestMode(pdev); 
      pdev->dev.test_mode = 0;
 8015056:	f884 2116 	strb.w	r2, [r4, #278]	; 0x116
 801505a:	e008      	b.n	801506e <USBD_DataInStage+0xaa>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 801505c:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8015060:	695b      	ldr	r3, [r3, #20]
 8015062:	b123      	cbz	r3, 801506e <USBD_DataInStage+0xaa>
 8015064:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8015068:	2a03      	cmp	r2, #3
 801506a:	d100      	bne.n	801506e <USBD_DataInStage+0xaa>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 801506c:	4798      	blx	r3
  }  
  return USBD_OK;
}
 801506e:	2000      	movs	r0, #0
 8015070:	bd70      	pop	{r4, r5, r6, pc}
 8015072:	bf00      	nop
 8015074:	20003ca8 	.word	0x20003ca8

08015078 <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8015078:	b510      	push	{r4, lr}
 801507a:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 801507c:	bb59      	cbnz	r1, 80150d6 <USBD_DataOutStage+0x5e>
  {
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 801507e:	f890 1111 	ldrb.w	r1, [r0, #273]	; 0x111
 8015082:	2903      	cmp	r1, #3
 8015084:	d130      	bne.n	80150e8 <USBD_DataOutStage+0x70>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8015086:	f8d0 2390 	ldr.w	r2, [r0, #912]	; 0x390
 801508a:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 801508e:	429a      	cmp	r2, r3
 8015090:	d914      	bls.n	80150bc <USBD_DataOutStage+0x44>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8015092:	1ad2      	subs	r2, r2, r3
 8015094:	f8c0 2390 	str.w	r2, [r0, #912]	; 0x390
        
        if(pdev->cfg.dma_enable == 1)
 8015098:	78c0      	ldrb	r0, [r0, #3]
 801509a:	2801      	cmp	r0, #1
 801509c:	d104      	bne.n	80150a8 <USBD_DataOutStage+0x30>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 801509e:	f8d4 1380 	ldr.w	r1, [r4, #896]	; 0x380
 80150a2:	18c8      	adds	r0, r1, r3
 80150a4:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
        }        
        USBD_CtlContinueRx (pdev, 
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 80150a8:	429a      	cmp	r2, r3
 80150aa:	bf28      	it	cs
 80150ac:	461a      	movcs	r2, r3
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 80150ae:	4620      	mov	r0, r4
 80150b0:	f8d4 1380 	ldr.w	r1, [r4, #896]	; 0x380
 80150b4:	b292      	uxth	r2, r2
 80150b6:	f000 f862 	bl	801517e <USBD_CtlContinueRx>
 80150ba:	e015      	b.n	80150e8 <USBD_DataOutStage+0x70>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 80150bc:	f8d0 15e4 	ldr.w	r1, [r0, #1508]	; 0x5e4
 80150c0:	690b      	ldr	r3, [r1, #16]
 80150c2:	b123      	cbz	r3, 80150ce <USBD_DataOutStage+0x56>
 80150c4:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80150c8:	2a03      	cmp	r2, #3
 80150ca:	d100      	bne.n	80150ce <USBD_DataOutStage+0x56>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 80150cc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80150ce:	4620      	mov	r0, r4
 80150d0:	f000 f85e 	bl	8015190 <USBD_CtlSendStatus>
 80150d4:	e008      	b.n	80150e8 <USBD_DataOutStage+0x70>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 80150d6:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 80150da:	699b      	ldr	r3, [r3, #24]
 80150dc:	b123      	cbz	r3, 80150e8 <USBD_DataOutStage+0x70>
 80150de:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80150e2:	2a03      	cmp	r2, #3
 80150e4:	d100      	bne.n	80150e8 <USBD_DataOutStage+0x70>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 80150e6:	4798      	blx	r3
  }  
  return USBD_OK;
}
 80150e8:	2000      	movs	r0, #0
 80150ea:	bd10      	pop	{r4, pc}

080150ec <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 80150ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150f0:	9f06      	ldr	r7, [sp, #24]
 80150f2:	4604      	mov	r4, r0
 80150f4:	4616      	mov	r6, r2
 80150f6:	4698      	mov	r8, r3
 80150f8:	460d      	mov	r5, r1
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 80150fa:	f7fe fa93 	bl	8013624 <USB_OTG_BSP_Init>
  pdev->dev.class_cb = class_cb;
  pdev->dev.usr_cb = usr_cb;  
  pdev->dev.usr_device = pDevice;    
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 80150fe:	4620      	mov	r0, r4
 8015100:	4629      	mov	r1, r5
  USB_OTG_BSP_Init(pdev);  
  
  USBD_DeInit(pdev);
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 8015102:	f8c4 85e4 	str.w	r8, [r4, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 8015106:	f8c4 75e8 	str.w	r7, [r4, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 801510a:	f8c4 65ec 	str.w	r6, [r4, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 801510e:	f001 fdf2 	bl	8016cf6 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 8015112:	f8d4 35e8 	ldr.w	r3, [r4, #1512]	; 0x5e8
 8015116:	6818      	ldr	r0, [r3, #0]
 8015118:	4780      	blx	r0
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 801511a:	4620      	mov	r0, r4
}
 801511c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8015120:	f7fe bace 	b.w	80136c0 <USB_OTG_BSP_EnableInterrupt>

08015124 <USBD_SetCfg>:
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8015124:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8015128:	b510      	push	{r4, lr}
 801512a:	4604      	mov	r4, r0
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 801512c:	681a      	ldr	r2, [r3, #0]
 801512e:	4790      	blx	r2
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8015130:	f8d4 05e8 	ldr.w	r0, [r4, #1512]	; 0x5e8
 8015134:	6881      	ldr	r1, [r0, #8]
 8015136:	4788      	blx	r1
  return USBD_OK; 
}
 8015138:	2000      	movs	r0, #0
 801513a:	bd10      	pop	{r4, pc}

0801513c <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 801513c:	b508      	push	{r3, lr}
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 801513e:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8015142:	685a      	ldr	r2, [r3, #4]
 8015144:	4790      	blx	r2
  return USBD_OK;
}
 8015146:	2000      	movs	r0, #0
 8015148:	bd08      	pop	{r3, pc}

0801514a <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 801514a:	b538      	push	{r3, r4, r5, lr}
 801514c:	4604      	mov	r4, r0
 801514e:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
 8015150:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 8015154:	f8c4 2138 	str.w	r2, [r4, #312]	; 0x138
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8015158:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
  pdev->dev.in_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 801515a:	2202      	movs	r2, #2
 801515c:	f880 2111 	strb.w	r2, [r0, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8015160:	2100      	movs	r1, #0
 8015162:	462a      	mov	r2, r5
 8015164:	f001 fe69 	bl	8016e3a <DCD_EP_Tx>
 
  return ret;
}
 8015168:	2000      	movs	r0, #0
 801516a:	bd38      	pop	{r3, r4, r5, pc}

0801516c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 801516c:	b510      	push	{r4, lr}
 801516e:	460c      	mov	r4, r1
 8015170:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 8015172:	2100      	movs	r1, #0
 8015174:	4622      	mov	r2, r4
 8015176:	f001 fe60 	bl	8016e3a <DCD_EP_Tx>
  
  
  return ret;
}
 801517a:	2000      	movs	r0, #0
 801517c:	bd10      	pop	{r4, pc}

0801517e <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 801517e:	b510      	push	{r4, lr}
 8015180:	460c      	mov	r4, r1
 8015182:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_PrepareRx (pdev,
 8015184:	2100      	movs	r1, #0
 8015186:	4622      	mov	r2, r4
 8015188:	f001 fe3a 	bl	8016e00 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
}
 801518c:	2000      	movs	r0, #0
 801518e:	bd10      	pop	{r4, pc}

08015190 <USBD_CtlSendStatus>:
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8015190:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8015192:	2304      	movs	r3, #4
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8015194:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8015196:	460a      	mov	r2, r1
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8015198:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 801519a:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_Tx (pdev,
 801519e:	460b      	mov	r3, r1
 80151a0:	f001 fe4b 	bl	8016e3a <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 80151a4:	4620      	mov	r0, r4
 80151a6:	f001 fd88 	bl	8016cba <USB_OTG_EP0_OutStart>
  
  return ret;
}
 80151aa:	2000      	movs	r0, #0
 80151ac:	bd10      	pop	{r4, pc}

080151ae <USBD_CtlReceiveStatus>:
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 80151ae:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 80151b0:	2305      	movs	r3, #5
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 80151b2:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 80151b4:	460a      	mov	r2, r1
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 80151b6:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 80151b8:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 80151bc:	460b      	mov	r3, r1
 80151be:	f001 fe1f 	bl	8016e00 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 80151c2:	4620      	mov	r0, r4
 80151c4:	f001 fd79 	bl	8016cba <USB_OTG_EP0_OutStart>
  
  return ret;
}
 80151c8:	2000      	movs	r0, #0
 80151ca:	bd10      	pop	{r4, pc}

080151cc <USBD_ParseSetupRequest>:
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 80151cc:	f890 35cc 	ldrb.w	r3, [r0, #1484]	; 0x5cc
 80151d0:	700b      	strb	r3, [r1, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 80151d2:	f890 25cd 	ldrb.w	r2, [r0, #1485]	; 0x5cd
 80151d6:	704a      	strb	r2, [r1, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 80151d8:	f890 35ce 	ldrb.w	r3, [r0, #1486]	; 0x5ce
 80151dc:	f890 25cf 	ldrb.w	r2, [r0, #1487]	; 0x5cf
 80151e0:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 80151e4:	804a      	strh	r2, [r1, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 80151e6:	f890 35d0 	ldrb.w	r3, [r0, #1488]	; 0x5d0
 80151ea:	f890 25d1 	ldrb.w	r2, [r0, #1489]	; 0x5d1
 80151ee:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 80151f2:	808a      	strh	r2, [r1, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 80151f4:	f890 35d2 	ldrb.w	r3, [r0, #1490]	; 0x5d2
 80151f8:	f890 25d3 	ldrb.w	r2, [r0, #1491]	; 0x5d3
 80151fc:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8015200:	b293      	uxth	r3, r2
 8015202:	80cb      	strh	r3, [r1, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8015204:	2101      	movs	r1, #1
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 8015206:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 801520a:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111
 801520e:	4770      	bx	lr

08015210 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8015210:	b510      	push	{r4, lr}
  
  DCD_EP_Stall(pdev , 0x80);
 8015212:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8015214:	4604      	mov	r4, r0
  
  DCD_EP_Stall(pdev , 0x80);
 8015216:	f001 fe2b 	bl	8016e70 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 801521a:	4620      	mov	r0, r4
 801521c:	2100      	movs	r1, #0
 801521e:	f001 fe27 	bl	8016e70 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8015222:	4620      	mov	r0, r4
}
 8015224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                            USB_SETUP_REQ *req)
{
  
  DCD_EP_Stall(pdev , 0x80);
  DCD_EP_Stall(pdev , 0);
  USB_OTG_EP0_OutStart(pdev);  
 8015228:	f001 bd47 	b.w	8016cba <USB_OTG_EP0_OutStart>

0801522c <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 801522c:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 801522e:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 8015230:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8015232:	2e01      	cmp	r6, #1
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8015234:	4604      	mov	r4, r0
 8015236:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 8015238:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 801523a:	d011      	beq.n	8015260 <USBD_StdEPReq+0x34>
 801523c:	d329      	bcc.n	8015292 <USBD_StdEPReq+0x66>
 801523e:	2e03      	cmp	r6, #3
 8015240:	d151      	bne.n	80152e6 <USBD_StdEPReq+0xba>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 8015242:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8015246:	2a02      	cmp	r2, #2
 8015248:	d02a      	beq.n	80152a0 <USBD_StdEPReq+0x74>
 801524a:	2a03      	cmp	r2, #3
 801524c:	d149      	bne.n	80152e2 <USBD_StdEPReq+0xb6>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 801524e:	8849      	ldrh	r1, [r1, #2]
 8015250:	b9a9      	cbnz	r1, 801527e <USBD_StdEPReq+0x52>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8015252:	b1a3      	cbz	r3, 801527e <USBD_StdEPReq+0x52>
 8015254:	2b80      	cmp	r3, #128	; 0x80
 8015256:	d012      	beq.n	801527e <USBD_StdEPReq+0x52>
        { 
          DCD_EP_Stall(pdev , ep_addr);
 8015258:	4619      	mov	r1, r3
 801525a:	f001 fe09 	bl	8016e70 <DCD_EP_Stall>
 801525e:	e00e      	b.n	801527e <USBD_StdEPReq+0x52>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 8015260:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8015264:	2a02      	cmp	r2, #2
 8015266:	d01b      	beq.n	80152a0 <USBD_StdEPReq+0x74>
 8015268:	2a03      	cmp	r2, #3
 801526a:	d13a      	bne.n	80152e2 <USBD_StdEPReq+0xb6>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 801526c:	8849      	ldrh	r1, [r1, #2]
 801526e:	2900      	cmp	r1, #0
 8015270:	d139      	bne.n	80152e6 <USBD_StdEPReq+0xba>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8015272:	b153      	cbz	r3, 801528a <USBD_StdEPReq+0x5e>
 8015274:	2b80      	cmp	r3, #128	; 0x80
 8015276:	d008      	beq.n	801528a <USBD_StdEPReq+0x5e>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 8015278:	4619      	mov	r1, r3
 801527a:	f001 fe17 	bl	8016eac <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 801527e:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 8015282:	4629      	mov	r1, r5
 8015284:	6883      	ldr	r3, [r0, #8]
 8015286:	4620      	mov	r0, r4
 8015288:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 801528a:	4620      	mov	r0, r4
 801528c:	f7ff ff80 	bl	8015190 <USBD_CtlSendStatus>
 8015290:	e029      	b.n	80152e6 <USBD_StdEPReq+0xba>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 8015292:	f890 5112 	ldrb.w	r5, [r0, #274]	; 0x112
 8015296:	2d02      	cmp	r5, #2
 8015298:	d002      	beq.n	80152a0 <USBD_StdEPReq+0x74>
 801529a:	2d03      	cmp	r5, #3
 801529c:	d121      	bne.n	80152e2 <USBD_StdEPReq+0xb6>
 801529e:	e006      	b.n	80152ae <USBD_StdEPReq+0x82>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80152a0:	b30b      	cbz	r3, 80152e6 <USBD_StdEPReq+0xba>
 80152a2:	2b80      	cmp	r3, #128	; 0x80
 80152a4:	d01f      	beq.n	80152e6 <USBD_StdEPReq+0xba>
      {
        DCD_EP_Stall(pdev , ep_addr);
 80152a6:	4619      	mov	r1, r3
 80152a8:	f001 fde2 	bl	8016e70 <DCD_EP_Stall>
 80152ac:	e01b      	b.n	80152e6 <USBD_StdEPReq+0xba>
      break;	
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 80152ae:	f012 0f80 	tst.w	r2, #128	; 0x80
 80152b2:	f04f 0028 	mov.w	r0, #40	; 0x28
 80152b6:	d006      	beq.n	80152c6 <USBD_StdEPReq+0x9a>
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 80152b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80152bc:	fb00 4102 	mla	r1, r0, r2, r4
 80152c0:	f891 311e 	ldrb.w	r3, [r1, #286]	; 0x11e
 80152c4:	e003      	b.n	80152ce <USBD_StdEPReq+0xa2>
          USBD_ep_status = 0x0000;  
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 80152c6:	fb00 4303 	mla	r3, r0, r3, r4
 80152ca:	f893 3376 	ldrb.w	r3, [r3, #886]	; 0x376
 80152ce:	4807      	ldr	r0, [pc, #28]	; (80152ec <USBD_StdEPReq+0xc0>)
 80152d0:	b103      	cbz	r3, 80152d4 <USBD_StdEPReq+0xa8>
        {
          USBD_ep_status = 0x0001;     
 80152d2:	2301      	movs	r3, #1
        }
        
        else 
        {
          USBD_ep_status = 0x0000;     
 80152d4:	6003      	str	r3, [r0, #0]
        }      
      }
      USBD_CtlSendData (pdev,
 80152d6:	4905      	ldr	r1, [pc, #20]	; (80152ec <USBD_StdEPReq+0xc0>)
 80152d8:	4620      	mov	r0, r4
 80152da:	2202      	movs	r2, #2
 80152dc:	f7ff ff35 	bl	801514a <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 80152e0:	e001      	b.n	80152e6 <USBD_StdEPReq+0xba>
      
    default:                         
       USBD_CtlError(pdev , req);
 80152e2:	f7ff ff95 	bl	8015210 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 80152e6:	2000      	movs	r0, #0
 80152e8:	bd70      	pop	{r4, r5, r6, pc}
 80152ea:	bf00      	nop
 80152ec:	200005d0 	.word	0x200005d0

080152f0 <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 80152f0:	b538      	push	{r3, r4, r5, lr}
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 80152f2:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 80152f6:	2b03      	cmp	r3, #3
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 80152f8:	4604      	mov	r4, r0
 80152fa:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 80152fc:	d10c      	bne.n	8015318 <USBD_StdItfReq+0x28>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 80152fe:	790a      	ldrb	r2, [r1, #4]
 8015300:	2a01      	cmp	r2, #1
 8015302:	d809      	bhi.n	8015318 <USBD_StdItfReq+0x28>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8015304:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8015308:	689a      	ldr	r2, [r3, #8]
 801530a:	4790      	blx	r2
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 801530c:	88e8      	ldrh	r0, [r5, #6]
 801530e:	b928      	cbnz	r0, 801531c <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8015310:	4620      	mov	r0, r4
 8015312:	f7ff ff3d 	bl	8015190 <USBD_CtlSendStatus>
 8015316:	e001      	b.n	801531c <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8015318:	f7ff ff7a 	bl	8015210 <USBD_CtlError>
    break;
  }
  return ret;
}
 801531c:	2000      	movs	r0, #0
 801531e:	bd38      	pop	{r3, r4, r5, pc}

08015320 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8015320:	b570      	push	{r4, r5, r6, lr}
  USBD_Status ret = USBD_OK;  

  switch (req->bRequest) 
 8015322:	784b      	ldrb	r3, [r1, #1]
 8015324:	2b05      	cmp	r3, #5
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8015326:	b0a2      	sub	sp, #136	; 0x88
 8015328:	4604      	mov	r4, r0
 801532a:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK;  

  switch (req->bRequest) 
 801532c:	f000 8083 	beq.w	8015436 <USBD_StdDevReq+0x116>
 8015330:	d808      	bhi.n	8015344 <USBD_StdDevReq+0x24>
 8015332:	2b01      	cmp	r3, #1
 8015334:	f000 8115 	beq.w	8015562 <USBD_StdDevReq+0x242>
 8015338:	f0c0 80da 	bcc.w	80154f0 <USBD_StdDevReq+0x1d0>
 801533c:	2b03      	cmp	r3, #3
 801533e:	f040 8133 	bne.w	80155a8 <USBD_StdDevReq+0x288>
 8015342:	e0e6      	b.n	8015512 <USBD_StdDevReq+0x1f2>
 8015344:	2b08      	cmp	r3, #8
 8015346:	f000 80c5 	beq.w	80154d4 <USBD_StdDevReq+0x1b4>
 801534a:	d803      	bhi.n	8015354 <USBD_StdDevReq+0x34>
 801534c:	2b06      	cmp	r3, #6
 801534e:	f040 812b 	bne.w	80155a8 <USBD_StdDevReq+0x288>
 8015352:	e006      	b.n	8015362 <USBD_StdDevReq+0x42>
 8015354:	2b09      	cmp	r3, #9
 8015356:	f000 808e 	beq.w	8015476 <USBD_StdDevReq+0x156>
 801535a:	2b55      	cmp	r3, #85	; 0x55
 801535c:	f040 8124 	bne.w	80155a8 <USBD_StdDevReq+0x288>
 8015360:	e10f      	b.n	8015582 <USBD_StdDevReq+0x262>
                               USB_SETUP_REQ *req)
{
  uint16_t len;
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
 8015362:	8848      	ldrh	r0, [r1, #2]
 8015364:	0a01      	lsrs	r1, r0, #8
 8015366:	1e4b      	subs	r3, r1, #1
 8015368:	2b06      	cmp	r3, #6
 801536a:	f200 811d 	bhi.w	80155a8 <USBD_StdDevReq+0x288>
 801536e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8015372:	0007      	.short	0x0007
 8015374:	0027001a 	.word	0x0027001a
 8015378:	011b011b 	.word	0x011b011b
 801537c:	011b011b 	.word	0x011b011b
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 8015380:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 8015384:	78a0      	ldrb	r0, [r4, #2]
 8015386:	680a      	ldr	r2, [r1, #0]
 8015388:	f10d 0106 	add.w	r1, sp, #6
 801538c:	4790      	blx	r2
 801538e:	4601      	mov	r1, r0
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 8015390:	88e8      	ldrh	r0, [r5, #6]
 8015392:	2840      	cmp	r0, #64	; 0x40
 8015394:	d003      	beq.n	801539e <USBD_StdDevReq+0x7e>
 8015396:	f894 3112 	ldrb.w	r3, [r4, #274]	; 0x112
 801539a:	2b01      	cmp	r3, #1
 801539c:	d13b      	bne.n	8015416 <USBD_StdDevReq+0xf6>
    {                  
      len = 8;
 801539e:	2208      	movs	r2, #8
 80153a0:	f8ad 2006 	strh.w	r2, [sp, #6]
 80153a4:	e037      	b.n	8015416 <USBD_StdDevReq+0xf6>
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 80153a6:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 80153aa:	f10d 0106 	add.w	r1, sp, #6
 80153ae:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80153b0:	78a0      	ldrb	r0, [r4, #2]
 80153b2:	4790      	blx	r2
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80153b4:	2302      	movs	r3, #2
 80153b6:	7043      	strb	r3, [r0, #1]
      len = 8;
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 80153b8:	4601      	mov	r1, r0
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    pdev->dev.pConfig_descriptor = pbuf;    
 80153ba:	f8c4 05f0 	str.w	r0, [r4, #1520]	; 0x5f0
 80153be:	e02a      	b.n	8015416 <USBD_StdDevReq+0xf6>
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80153c0:	b2c1      	uxtb	r1, r0
 80153c2:	78a0      	ldrb	r0, [r4, #2]
 80153c4:	2905      	cmp	r1, #5
 80153c6:	d81f      	bhi.n	8015408 <USBD_StdDevReq+0xe8>
 80153c8:	e8df f001 	tbb	[pc, r1]
 80153cc:	0f0b0703 	.word	0x0f0b0703
 80153d0:	1713      	.short	0x1713
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 80153d2:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 80153d6:	6853      	ldr	r3, [r2, #4]
 80153d8:	e012      	b.n	8015400 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 80153da:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 80153de:	688b      	ldr	r3, [r1, #8]
 80153e0:	e00e      	b.n	8015400 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 80153e2:	f8d4 35ec 	ldr.w	r3, [r4, #1516]	; 0x5ec
 80153e6:	68db      	ldr	r3, [r3, #12]
 80153e8:	e00a      	b.n	8015400 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 80153ea:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 80153ee:	6913      	ldr	r3, [r2, #16]
 80153f0:	e006      	b.n	8015400 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 80153f2:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 80153f6:	694b      	ldr	r3, [r1, #20]
 80153f8:	e002      	b.n	8015400 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 80153fa:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 80153fe:	6993      	ldr	r3, [r2, #24]
 8015400:	f10d 0106 	add.w	r1, sp, #6
 8015404:	4798      	blx	r3
 8015406:	e005      	b.n	8015414 <USBD_StdDevReq+0xf4>
      break;
      
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
 8015408:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 801540c:	f10d 0206 	add.w	r2, sp, #6
 8015410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015412:	4798      	blx	r3
 8015414:	4601      	mov	r1, r0
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8015416:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801541a:	2800      	cmp	r0, #0
 801541c:	f000 80c8 	beq.w	80155b0 <USBD_StdDevReq+0x290>
 8015420:	88ea      	ldrh	r2, [r5, #6]
 8015422:	2a00      	cmp	r2, #0
 8015424:	f000 80c4 	beq.w	80155b0 <USBD_StdDevReq+0x290>
  {
    
    len = MIN(len , req->wLength);
 8015428:	4282      	cmp	r2, r0
 801542a:	bf28      	it	cs
 801542c:	4602      	movcs	r2, r0
 801542e:	f8ad 2006 	strh.w	r2, [sp, #6]
    
    USBD_CtlSendData (pdev, 
 8015432:	4620      	mov	r0, r4
 8015434:	e0b5      	b.n	80155a2 <USBD_StdDevReq+0x282>
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8015436:	888a      	ldrh	r2, [r1, #4]
 8015438:	2a00      	cmp	r2, #0
 801543a:	f040 80b5 	bne.w	80155a8 <USBD_StdDevReq+0x288>
 801543e:	88c9      	ldrh	r1, [r1, #6]
 8015440:	2900      	cmp	r1, #0
 8015442:	f040 80b1 	bne.w	80155a8 <USBD_StdDevReq+0x288>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8015446:	886e      	ldrh	r6, [r5, #2]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8015448:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 801544c:	f006 037f 	and.w	r3, r6, #127	; 0x7f
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8015450:	2a03      	cmp	r2, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8015452:	461e      	mov	r6, r3
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8015454:	f000 80a8 	beq.w	80155a8 <USBD_StdDevReq+0x288>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 8015458:	f880 3114 	strb.w	r3, [r0, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 801545c:	4619      	mov	r1, r3
 801545e:	f001 fd43 	bl	8016ee8 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 8015462:	4620      	mov	r0, r4
 8015464:	f7ff fe94 	bl	8015190 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8015468:	b10e      	cbz	r6, 801546e <USBD_StdDevReq+0x14e>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 801546a:	2002      	movs	r0, #2
 801546c:	e000      	b.n	8015470 <USBD_StdDevReq+0x150>
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 801546e:	2001      	movs	r0, #1
 8015470:	f884 0112 	strb.w	r0, [r4, #274]	; 0x112
 8015474:	e09c      	b.n	80155b0 <USBD_StdDevReq+0x290>
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8015476:	788b      	ldrb	r3, [r1, #2]
 8015478:	4a4f      	ldr	r2, [pc, #316]	; (80155b8 <USBD_StdDevReq+0x298>)
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 801547a:	2b01      	cmp	r3, #1
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 801547c:	7013      	strb	r3, [r2, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 801547e:	f200 8093 	bhi.w	80155a8 <USBD_StdDevReq+0x288>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 8015482:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8015486:	2a02      	cmp	r2, #2
 8015488:	d003      	beq.n	8015492 <USBD_StdDevReq+0x172>
 801548a:	2a03      	cmp	r2, #3
 801548c:	f040 808e 	bne.w	80155ac <USBD_StdDevReq+0x28c>
 8015490:	e008      	b.n	80154a4 <USBD_StdDevReq+0x184>
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 8015492:	2b00      	cmp	r3, #0
 8015494:	d061      	beq.n	801555a <USBD_StdDevReq+0x23a>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 8015496:	2101      	movs	r1, #1
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 8015498:	2303      	movs	r3, #3
    switch (pdev->dev.device_status) 
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 801549a:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 801549e:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
 80154a2:	e014      	b.n	80154ce <USBD_StdDevReq+0x1ae>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 80154a4:	b943      	cbnz	r3, 80154b8 <USBD_StdDevReq+0x198>
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 80154a6:	2102      	movs	r1, #2
 80154a8:	f880 1112 	strb.w	r1, [r0, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 80154ac:	f880 3110 	strb.w	r3, [r0, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 80154b0:	4619      	mov	r1, r3
 80154b2:	f7ff fe43 	bl	801513c <USBD_ClrCfg>
 80154b6:	e050      	b.n	801555a <USBD_StdDevReq+0x23a>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 80154b8:	f890 1110 	ldrb.w	r1, [r0, #272]	; 0x110
 80154bc:	2901      	cmp	r1, #1
 80154be:	d04c      	beq.n	801555a <USBD_StdDevReq+0x23a>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 80154c0:	f7ff fe3c 	bl	801513c <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 80154c4:	483c      	ldr	r0, [pc, #240]	; (80155b8 <USBD_StdDevReq+0x298>)
 80154c6:	7801      	ldrb	r1, [r0, #0]
        USBD_SetCfg(pdev , cfgidx);
 80154c8:	4620      	mov	r0, r4
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 80154ca:	f884 1110 	strb.w	r1, [r4, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 80154ce:	f7ff fe29 	bl	8015124 <USBD_SetCfg>
 80154d2:	e042      	b.n	801555a <USBD_StdDevReq+0x23a>
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 
  if (req->wLength != 1) 
 80154d4:	88ca      	ldrh	r2, [r1, #6]
 80154d6:	2a01      	cmp	r2, #1
 80154d8:	d166      	bne.n	80155a8 <USBD_StdDevReq+0x288>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 80154da:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 80154de:	2b02      	cmp	r3, #2
 80154e0:	d004      	beq.n	80154ec <USBD_StdDevReq+0x1cc>
 80154e2:	2b03      	cmp	r3, #3
 80154e4:	d162      	bne.n	80155ac <USBD_StdDevReq+0x28c>
                        1);
      break;
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 80154e6:	f500 7188 	add.w	r1, r0, #272	; 0x110
 80154ea:	e05a      	b.n	80155a2 <USBD_StdDevReq+0x282>
  {
    switch (pdev->dev.device_status )  
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 80154ec:	4933      	ldr	r1, [pc, #204]	; (80155bc <USBD_StdDevReq+0x29c>)
 80154ee:	e058      	b.n	80155a2 <USBD_StdDevReq+0x282>
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
  
    
  switch (pdev->dev.device_status) 
 80154f0:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80154f4:	1e93      	subs	r3, r2, #2
 80154f6:	2b01      	cmp	r3, #1
 80154f8:	d858      	bhi.n	80155ac <USBD_StdDevReq+0x28c>
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
#else
    USBD_cfg_status = 0x00;                                    
 80154fa:	4831      	ldr	r0, [pc, #196]	; (80155c0 <USBD_StdDevReq+0x2a0>)
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 80154fc:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
#else
    USBD_cfg_status = 0x00;                                    
 8015500:	2100      	movs	r1, #0
 8015502:	6001      	str	r1, [r0, #0]
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 8015504:	b10a      	cbz	r2, 801550a <USBD_StdDevReq+0x1ea>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8015506:	2302      	movs	r3, #2
 8015508:	6003      	str	r3, [r0, #0]
    }
    
    USBD_CtlSendData (pdev, 
 801550a:	4620      	mov	r0, r4
 801550c:	492c      	ldr	r1, [pc, #176]	; (80155c0 <USBD_StdDevReq+0x2a0>)
 801550e:	2202      	movs	r2, #2
 8015510:	e047      	b.n	80155a2 <USBD_StdDevReq+0x282>
{

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015512:	884b      	ldrh	r3, [r1, #2]
 8015514:	2b01      	cmp	r3, #1
 8015516:	d02d      	beq.n	8015574 <USBD_StdDevReq+0x254>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8015518:	2b02      	cmp	r3, #2
 801551a:	d149      	bne.n	80155b0 <USBD_StdDevReq+0x290>
           ((req->wIndex & 0xFF) == 0))
 801551c:	888a      	ldrh	r2, [r1, #4]
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 801551e:	f012 0fff 	tst.w	r2, #255	; 0xff
 8015522:	d145      	bne.n	80155b0 <USBD_StdDevReq+0x290>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8015524:	6900      	ldr	r0, [r0, #16]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8015526:	0a11      	lsrs	r1, r2, #8
 8015528:	1e4a      	subs	r2, r1, #1
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 801552a:	6843      	ldr	r3, [r0, #4]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 801552c:	2a04      	cmp	r2, #4
 801552e:	d80f      	bhi.n	8015550 <USBD_StdDevReq+0x230>
 8015530:	e8df f002 	tbb	[pc, r2]
 8015534:	09070503 	.word	0x09070503
 8015538:	0b          	.byte	0x0b
 8015539:	00          	.byte	0x00
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 801553a:	2001      	movs	r0, #1
 801553c:	e006      	b.n	801554c <USBD_StdDevReq+0x22c>
      break;
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 801553e:	2002      	movs	r0, #2
 8015540:	e004      	b.n	801554c <USBD_StdDevReq+0x22c>
      break;
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 8015542:	2003      	movs	r0, #3
 8015544:	e002      	b.n	801554c <USBD_StdDevReq+0x22c>
      break;
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 8015546:	2004      	movs	r0, #4
 8015548:	e000      	b.n	801554c <USBD_StdDevReq+0x22c>
      break;
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 801554a:	2005      	movs	r0, #5
 801554c:	f360 1306 	bfi	r3, r0, #4, #3
      break;
    }
    SET_TEST_MODE = dctl;
 8015550:	491c      	ldr	r1, [pc, #112]	; (80155c4 <USBD_StdDevReq+0x2a4>)
 8015552:	600b      	str	r3, [r1, #0]
    pdev->dev.test_mode = 1;
 8015554:	2301      	movs	r3, #1
 8015556:	f884 3116 	strb.w	r3, [r4, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 801555a:	4620      	mov	r0, r4
 801555c:	f7ff fe18 	bl	8015190 <USBD_CtlSendStatus>
 8015560:	e026      	b.n	80155b0 <USBD_StdDevReq+0x290>
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  switch (pdev->dev.device_status)
 8015562:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8015566:	1e93      	subs	r3, r2, #2
 8015568:	2b01      	cmp	r3, #1
 801556a:	d81f      	bhi.n	80155ac <USBD_StdDevReq+0x28c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 801556c:	884a      	ldrh	r2, [r1, #2]
 801556e:	2a01      	cmp	r2, #1
 8015570:	d11e      	bne.n	80155b0 <USBD_StdDevReq+0x290>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8015572:	2300      	movs	r3, #0
      pdev->dev.class_cb->Setup (pdev, req);   
 8015574:	f8d4 25e4 	ldr.w	r2, [r4, #1508]	; 0x5e4
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8015578:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 801557c:	6893      	ldr	r3, [r2, #8]
 801557e:	4798      	blx	r3
 8015580:	e7eb      	b.n	801555a <USBD_StdDevReq+0x23a>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  case 0x55:
    if( (req->bmRequest == 0xc0) && (req->wValue == 0) && (req->wLength == 0x0080) ) {
 8015582:	7809      	ldrb	r1, [r1, #0]
 8015584:	29c0      	cmp	r1, #192	; 0xc0
 8015586:	d10f      	bne.n	80155a8 <USBD_StdDevReq+0x288>
 8015588:	886b      	ldrh	r3, [r5, #2]
 801558a:	b96b      	cbnz	r3, 80155a8 <USBD_StdDevReq+0x288>
 801558c:	88ee      	ldrh	r6, [r5, #6]
 801558e:	2e80      	cmp	r6, #128	; 0x80
 8015590:	d10a      	bne.n	80155a8 <USBD_StdDevReq+0x288>
      const uint8_t midi_indicator[128] = {
 8015592:	490d      	ldr	r1, [pc, #52]	; (80155c8 <USBD_StdDevReq+0x2a8>)
 8015594:	4632      	mov	r2, r6
 8015596:	a802      	add	r0, sp, #8
 8015598:	f004 fefe 	bl	801a398 <memcpy>
	0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2F,0x55,0x46,0x1F,
	0x00,0xD8,0x48,0x40,0x37,0x6A,0xF7,0x6A,0x00,0x30,0x00,0x00,0xC7,0x06,0x2E,0x73,
	0x4A,0x2C,0x13,0x7B,0xE9,0x7F,0x32,0x00,0x2A,0x28,0x0D,0x9B,0xFE,0x0B,0x21,0xEF,
	0x42,0x2A,0x2F,0x73,0xB5,0xB8,0xDA,0x76,0xE6,0x79,0xBF,0x0F,0xEB,0x79,0x3E,0x0B};

      USBD_CtlSendData(pdev, (uint8_t *)midi_indicator, 0x80);
 801559c:	4620      	mov	r0, r4
 801559e:	a902      	add	r1, sp, #8
 80155a0:	4632      	mov	r2, r6
 80155a2:	f7ff fdd2 	bl	801514a <USBD_CtlSendData>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  case 0x55:
    if( (req->bmRequest == 0xc0) && (req->wValue == 0) && (req->wLength == 0x0080) ) {
 80155a6:	e003      	b.n	80155b0 <USBD_StdDevReq+0x290>
      USBD_CtlError(pdev , req);
    }
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 80155a8:	4620      	mov	r0, r4
 80155aa:	4629      	mov	r1, r5
 80155ac:	f7ff fe30 	bl	8015210 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 80155b0:	2000      	movs	r0, #0
 80155b2:	b022      	add	sp, #136	; 0x88
 80155b4:	bd70      	pop	{r4, r5, r6, pc}
 80155b6:	bf00      	nop
 80155b8:	200005c8 	.word	0x200005c8
 80155bc:	200005d4 	.word	0x200005d4
 80155c0:	200005cc 	.word	0x200005cc
 80155c4:	20003ca8 	.word	0x20003ca8
 80155c8:	0801aa8b 	.word	0x0801aa8b

080155cc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80155cc:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 80155ce:	b1c0      	cbz	r0, 8015602 <USBD_GetString+0x36>
 80155d0:	2300      	movs	r3, #0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 80155d2:	5cc5      	ldrb	r5, [r0, r3]
 80155d4:	b2dc      	uxtb	r4, r3
 80155d6:	3301      	adds	r3, #1
 80155d8:	2d00      	cmp	r5, #0
 80155da:	d1fa      	bne.n	80155d2 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80155dc:	1c63      	adds	r3, r4, #1
 80155de:	005b      	lsls	r3, r3, #1
 80155e0:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80155e2:	2203      	movs	r2, #3
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
 80155e4:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80155e6:	704a      	strb	r2, [r1, #1]
  * @param  desc : descriptor buffer
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
 80155e8:	3801      	subs	r0, #1
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80155ea:	2302      	movs	r3, #2
    
    while (*desc != NULL) 
 80155ec:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80155f0:	b13a      	cbz	r2, 8015602 <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 80155f2:	1c5c      	adds	r4, r3, #1
 80155f4:	54ca      	strb	r2, [r1, r3]
      unicode[idx++] =  0x00;
 80155f6:	b2e2      	uxtb	r2, r4
 80155f8:	3302      	adds	r3, #2
 80155fa:	2400      	movs	r4, #0
 80155fc:	548c      	strb	r4, [r1, r2]
 80155fe:	b2db      	uxtb	r3, r3
 8015600:	e7f4      	b.n	80155ec <USBD_GetString+0x20>
 8015602:	bd30      	pop	{r4, r5, pc}

08015604 <USBH_Connected>:
  * @param  selected device
  * @retval Status
*/
uint8_t USBH_Connected (USB_OTG_CORE_HANDLE *pdev)
{
  pdev->host.ConnSts = 1;
 8015604:	2301      	movs	r3, #1
 8015606:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  return 0;
}
 801560a:	2000      	movs	r0, #0
 801560c:	4770      	bx	lr

0801560e <USBH_Disconnected>:
* @retval Status
*/

uint8_t USBH_Disconnected (USB_OTG_CORE_HANDLE *pdev)
{
  pdev->host.ConnSts = 0;
 801560e:	2300      	movs	r3, #0
 8015610:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  return 0;  
}
 8015614:	4618      	mov	r0, r3
 8015616:	4770      	bx	lr

08015618 <USBH_SOF>:

uint8_t USBH_SOF (USB_OTG_CORE_HANDLE *pdev)
{
  /* This callback could be used to implement a scheduler process */
  return 0;  
}
 8015618:	2000      	movs	r0, #0
 801561a:	4770      	bx	lr

0801561c <USBH_DeInit>:
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 801561c:	b570      	push	{r4, r5, r6, lr}
  /* Software Init */
  
  phost->gState = HOST_IDLE;
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
 801561e:	2301      	movs	r3, #1
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  /* Software Init */
  
  phost->gState = HOST_IDLE;
 8015620:	2500      	movs	r5, #0
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
  
  phost->Control.state = CTRL_SETUP;
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
 8015622:	2240      	movs	r2, #64	; 0x40
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8015624:	460c      	mov	r4, r1
  /* Software Init */
  
  phost->gState = HOST_IDLE;
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
 8015626:	70cb      	strb	r3, [r1, #3]
  
  phost->Control.state = CTRL_SETUP;
 8015628:	770b      	strb	r3, [r1, #28]
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
 801562a:	718a      	strb	r2, [r1, #6]
  
  phost->device_prop.address = USBH_DEVICE_ADDRESS_DEFAULT;
  phost->device_prop.speed = HPRT0_PRTSPD_FULL_SPEED;
 801562c:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8015630:	4606      	mov	r6, r0
  /* Software Init */
  
  phost->gState = HOST_IDLE;
 8015632:	700d      	strb	r5, [r1, #0]
  phost->gStateBkp = HOST_IDLE; 
 8015634:	704d      	strb	r5, [r1, #1]
  phost->EnumState = ENUM_IDLE;
 8015636:	708d      	strb	r5, [r1, #2]
  phost->RequestState = CMD_SEND;  
  
  phost->Control.state = CTRL_SETUP;
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
  
  phost->device_prop.address = USBH_DEVICE_ADDRESS_DEFAULT;
 8015638:	f881 5020 	strb.w	r5, [r1, #32]
  phost->device_prop.speed = HPRT0_PRTSPD_FULL_SPEED;
  
  USBH_Free_Channel  (pdev, phost->Control.hc_num_in);
 801563c:	7909      	ldrb	r1, [r1, #4]
 801563e:	f000 fb1b 	bl	8015c78 <USBH_Free_Channel>
  USBH_Free_Channel  (pdev, phost->Control.hc_num_out);  
 8015642:	4630      	mov	r0, r6
 8015644:	7961      	ldrb	r1, [r4, #5]
 8015646:	f000 fb17 	bl	8015c78 <USBH_Free_Channel>
  return USBH_OK;
}
 801564a:	4628      	mov	r0, r5
 801564c:	bd70      	pop	{r4, r5, r6, pc}

0801564e <USBH_Init>:
void USBH_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBH_HOST *phost,               
               USBH_Class_cb_TypeDef *class_cb, 
               USBH_Usr_cb_TypeDef *usr_cb)
{
 801564e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015652:	9f06      	ldr	r7, [sp, #24]
 8015654:	4614      	mov	r4, r2
 8015656:	4698      	mov	r8, r3
 8015658:	4605      	mov	r5, r0
 801565a:	460e      	mov	r6, r1
     
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 801565c:	f7fd ffe2 	bl	8013624 <USB_OTG_BSP_Init>
  
  /* configure GPIO pin used for switching VBUS power */
  USB_OTG_BSP_ConfigVBUS(0);  
 8015660:	2000      	movs	r0, #0
 8015662:	f7fe f84f 	bl	8013704 <USB_OTG_BSP_ConfigVBUS>
  
  
  /* Host de-initializations */
  USBH_DeInit(pdev, phost);
 8015666:	4621      	mov	r1, r4
 8015668:	4628      	mov	r0, r5
 801566a:	f7ff ffd7 	bl	801561c <USBH_DeInit>
  /*Register class and user callbacks */
  phost->class_cb = class_cb;
  phost->usr_cb = usr_cb;  
    
  /* Start the USB OTG core */     
   HCD_Init(pdev , coreID);
 801566e:	4631      	mov	r1, r6
  
  /* Host de-initializations */
  USBH_DeInit(pdev, phost);
  
  /*Register class and user callbacks */
  phost->class_cb = class_cb;
 8015670:	f8c4 807c 	str.w	r8, [r4, #124]	; 0x7c
  phost->usr_cb = usr_cb;  
 8015674:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
    
  /* Start the USB OTG core */     
   HCD_Init(pdev , coreID);
 8015678:	4628      	mov	r0, r5
 801567a:	f001 fe8b 	bl	8017394 <HCD_Init>
   
  /* Upon Init call usr call back */
  phost->usr_cb->Init();
 801567e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015682:	6818      	ldr	r0, [r3, #0]
 8015684:	4780      	blx	r0
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8015686:	4628      	mov	r0, r5
}
 8015688:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   
  /* Upon Init call usr call back */
  phost->usr_cb->Init();
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 801568c:	f7fe b818 	b.w	80136c0 <USB_OTG_BSP_EnableInterrupt>

08015690 <USBH_ErrorHandle>:
  * @retval None
  */
void USBH_ErrorHandle(USBH_HOST *phost, USBH_Status errType)
{
  /* Error unrecovered or not supported device speed */
  if ( (errType == USBH_ERROR_SPEED_UNKNOWN) ||
 8015690:	1f0b      	subs	r3, r1, #4
 8015692:	2b01      	cmp	r3, #1
  *         This function handles the Error on Host side.
  * @param  errType : Type of Error or Busy/OK state
  * @retval None
  */
void USBH_ErrorHandle(USBH_HOST *phost, USBH_Status errType)
{
 8015694:	b510      	push	{r4, lr}
 8015696:	4604      	mov	r4, r0
  /* Error unrecovered or not supported device speed */
  if ( (errType == USBH_ERROR_SPEED_UNKNOWN) ||
 8015698:	d806      	bhi.n	80156a8 <USBH_ErrorHandle+0x18>
       (errType == USBH_UNRECOVERED_ERROR) )
  {
    phost->usr_cb->UnrecoveredError(); 
 801569a:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 801569e:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80156a0:	4780      	blx	r0
    phost->gState = HOST_ERROR_STATE;   
 80156a2:	210a      	movs	r1, #10
 80156a4:	7021      	strb	r1, [r4, #0]
 80156a6:	bd10      	pop	{r4, pc}
  }  
  /* USB host restart requested from application layer */
  else if(errType == USBH_APPLY_DEINIT)
 80156a8:	2906      	cmp	r1, #6
 80156aa:	d105      	bne.n	80156b8 <USBH_ErrorHandle+0x28>
  {
    phost->gState = HOST_ERROR_STATE;  
    /* user callback for initalization */
    phost->usr_cb->Init();
 80156ac:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
    phost->gState = HOST_ERROR_STATE;   
  }  
  /* USB host restart requested from application layer */
  else if(errType == USBH_APPLY_DEINIT)
  {
    phost->gState = HOST_ERROR_STATE;  
 80156b0:	200a      	movs	r0, #10
 80156b2:	7020      	strb	r0, [r4, #0]
    /* user callback for initalization */
    phost->usr_cb->Init();
 80156b4:	680a      	ldr	r2, [r1, #0]
 80156b6:	4790      	blx	r2
 80156b8:	bd10      	pop	{r4, pc}
	...

080156bc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  pdev: Selected device
  * @retval Status
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 80156bc:	b570      	push	{r4, r5, r6, lr}
 80156be:	4605      	mov	r5, r0
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;

  
  switch (phost->Control.state)
 80156c0:	7f08      	ldrb	r0, [r1, #28]
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;
 80156c2:	2300      	movs	r3, #0
  *         Handles the USB control transfer state machine
  * @param  pdev: Selected device
  * @retval Status
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 80156c4:	460c      	mov	r4, r1
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;
 80156c6:	748b      	strb	r3, [r1, #18]

  
  switch (phost->Control.state)
 80156c8:	1e41      	subs	r1, r0, #1
 80156ca:	290a      	cmp	r1, #10
 80156cc:	f200 80cd 	bhi.w	801586a <USBH_HandleControl+0x1ae>
 80156d0:	e8df f001 	tbb	[pc, r1]
 80156d4:	3f370e06 	.word	0x3f370e06
 80156d8:	81796759 	.word	0x81796759
 80156dc:	aa9a      	.short	0xaa9a
 80156de:	bc          	.byte	0xbc
 80156df:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (pdev, 
 80156e0:	4628      	mov	r0, r5
 80156e2:	f104 0114 	add.w	r1, r4, #20
 80156e6:	7962      	ldrb	r2, [r4, #5]
 80156e8:	f000 fb05 	bl	8015cf6 <USBH_CtlSendSetup>
	                   phost->Control.setup.d8 , 
	                   phost->Control.hc_num_out);  
    phost->Control.state = CTRL_SETUP_WAIT;  
 80156ec:	2302      	movs	r3, #2
 80156ee:	e0b4      	b.n	801585a <USBH_HandleControl+0x19e>
    break; 
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out); 
 80156f0:	4628      	mov	r0, r5
 80156f2:	7961      	ldrb	r1, [r4, #5]
 80156f4:	f001 fe8e 	bl	8017414 <HCD_GetURB_State>
    /* case SETUP packet sent successfully */
    if(URB_Status == URB_DONE)
 80156f8:	2801      	cmp	r0, #1
 80156fa:	d11a      	bne.n	8015732 <USBH_HandleControl+0x76>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80156fc:	7d22      	ldrb	r2, [r4, #20]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 80156fe:	8b61      	ldrh	r1, [r4, #26]
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out); 
    /* case SETUP packet sent successfully */
    if(URB_Status == URB_DONE)
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8015700:	f022 037f 	bic.w	r3, r2, #127	; 0x7f
 8015704:	b2d8      	uxtb	r0, r3
 8015706:	4a5a      	ldr	r2, [pc, #360]	; (8015870 <USBH_HandleControl+0x1b4>)
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 8015708:	b139      	cbz	r1, 801571a <USBH_HandleControl+0x5e>
      {        
        timeout = DATA_STAGE_TIMEOUT;
 801570a:	f241 3188 	movw	r1, #5000	; 0x1388
 801570e:	8011      	strh	r1, [r2, #0]
        if (direction == USB_D2H)
 8015710:	b108      	cbz	r0, 8015716 <USBH_HandleControl+0x5a>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8015712:	2003      	movs	r0, #3
 8015714:	e007      	b.n	8015726 <USBH_HandleControl+0x6a>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 8015716:	2005      	movs	r0, #5
 8015718:	e005      	b.n	8015726 <USBH_HandleControl+0x6a>
        } 
      }
      /* No DATA stage */
      else
      {
        timeout = NODATA_STAGE_TIMEOUT;
 801571a:	2332      	movs	r3, #50	; 0x32
 801571c:	8013      	strh	r3, [r2, #0]
        
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 801571e:	b108      	cbz	r0, 8015724 <USBH_HandleControl+0x68>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_STATUS_OUT;
 8015720:	2009      	movs	r0, #9
 8015722:	e000      	b.n	8015726 <USBH_HandleControl+0x6a>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_STATUS_IN;
 8015724:	2007      	movs	r0, #7
 8015726:	7720      	strb	r0, [r4, #28]
        } 
      }          
      /* Set the delay timer to enable timeout for data stage completion */
      phost->Control.timer = HCD_GetCurrentFrame(pdev);
 8015728:	4628      	mov	r0, r5
 801572a:	f001 fe6f 	bl	801740c <HCD_GetCurrentFrame>
 801572e:	8220      	strh	r0, [r4, #16]
 8015730:	e09b      	b.n	801586a <USBH_HandleControl+0x1ae>
    }
    else if(URB_Status == URB_ERROR)
 8015732:	2803      	cmp	r0, #3
 8015734:	f040 8099 	bne.w	801586a <USBH_HandleControl+0x1ae>
    {
      phost->Control.state = CTRL_ERROR;     
 8015738:	210b      	movs	r1, #11
      phost->Control.status = CTRL_XACTERR;
 801573a:	2005      	movs	r0, #5
      /* Set the delay timer to enable timeout for data stage completion */
      phost->Control.timer = HCD_GetCurrentFrame(pdev);
    }
    else if(URB_Status == URB_ERROR)
    {
      phost->Control.state = CTRL_ERROR;     
 801573c:	7721      	strb	r1, [r4, #28]
      phost->Control.status = CTRL_XACTERR;
 801573e:	74a0      	strb	r0, [r4, #18]
 8015740:	e093      	b.n	801586a <USBH_HandleControl+0x1ae>
    }    
    break;
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
    USBH_CtlReceiveData(pdev,
 8015742:	7923      	ldrb	r3, [r4, #4]
 8015744:	68a1      	ldr	r1, [r4, #8]
 8015746:	89a2      	ldrh	r2, [r4, #12]
 8015748:	4628      	mov	r0, r5
 801574a:	f000 fb0b 	bl	8015d64 <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.hc_num_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 801574e:	2304      	movs	r3, #4
 8015750:	e083      	b.n	801585a <USBH_HandleControl+0x19e>
    break;    
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 8015752:	4628      	mov	r0, r5
 8015754:	7921      	ldrb	r1, [r4, #4]
 8015756:	f001 fe5d 	bl	8017414 <HCD_GetURB_State>
    
    /* check is DATA packet transfered successfully */
    if  (URB_Status == URB_DONE)
 801575a:	2801      	cmp	r0, #1
 801575c:	d102      	bne.n	8015764 <USBH_HandleControl+0xa8>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 801575e:	2309      	movs	r3, #9
 8015760:	7723      	strb	r3, [r4, #28]
 8015762:	e006      	b.n	8015772 <USBH_HandleControl+0xb6>
    }
   
    /* manage error cases*/
    if  (URB_Status == URB_STALL) 
 8015764:	2804      	cmp	r0, #4
 8015766:	d102      	bne.n	801576e <USBH_HandleControl+0xb2>
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 8015768:	7862      	ldrb	r2, [r4, #1]
 801576a:	7022      	strb	r2, [r4, #0]
 801576c:	e07d      	b.n	801586a <USBH_HandleControl+0x1ae>
    }   
    else if (URB_Status == URB_ERROR)
 801576e:	2803      	cmp	r0, #3
 8015770:	d06a      	beq.n	8015848 <USBH_HandleControl+0x18c>
    {
      /* Device error */
      phost->Control.state = CTRL_ERROR;    
    }
    else if ((HCD_GetCurrentFrame(pdev)- phost->Control.timer) > timeout)
 8015772:	4628      	mov	r0, r5
 8015774:	f001 fe4a 	bl	801740c <HCD_GetCurrentFrame>
 8015778:	4a3d      	ldr	r2, [pc, #244]	; (8015870 <USBH_HandleControl+0x1b4>)
 801577a:	8a21      	ldrh	r1, [r4, #16]
 801577c:	8813      	ldrh	r3, [r2, #0]
 801577e:	1a40      	subs	r0, r0, r1
 8015780:	4298      	cmp	r0, r3
 8015782:	d972      	bls.n	801586a <USBH_HandleControl+0x1ae>
 8015784:	e060      	b.n	8015848 <USBH_HandleControl+0x18c>
    }   
    break;
    
  case CTRL_DATA_OUT:
    /* Start DATA out transfer (only one DATA packet)*/
    pdev->host.hc[phost->Control.hc_num_out].toggle_out = 1; 
 8015786:	7963      	ldrb	r3, [r4, #5]
 8015788:	eb05 1143 	add.w	r1, r5, r3, lsl #5
 801578c:	2001      	movs	r0, #1
 801578e:	f881 08a9 	strb.w	r0, [r1, #2217]	; 0x8a9
        
    USBH_CtlSendData (pdev,
 8015792:	7963      	ldrb	r3, [r4, #5]
 8015794:	68a1      	ldr	r1, [r4, #8]
 8015796:	89a2      	ldrh	r2, [r4, #12]
 8015798:	4628      	mov	r0, r5
 801579a:	f000 fac3 	bl	8015d24 <USBH_CtlSendData>
    



    
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 801579e:	2306      	movs	r3, #6
 80157a0:	e05b      	b.n	801585a <USBH_HandleControl+0x19e>
    break;
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);     
 80157a2:	4628      	mov	r0, r5
 80157a4:	7961      	ldrb	r1, [r4, #5]
 80157a6:	f001 fe35 	bl	8017414 <HCD_GetURB_State>
    if  (URB_Status == URB_DONE)
 80157aa:	2801      	cmp	r0, #1
 80157ac:	d101      	bne.n	80157b2 <USBH_HandleControl+0xf6>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 80157ae:	2307      	movs	r3, #7
 80157b0:	e053      	b.n	801585a <USBH_HandleControl+0x19e>
    }
    
    /* handle error cases */
    else if  (URB_Status == URB_STALL) 
 80157b2:	2804      	cmp	r0, #4
 80157b4:	d103      	bne.n	80157be <USBH_HandleControl+0x102>
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 80157b6:	7862      	ldrb	r2, [r4, #1]
      phost->Control.state = CTRL_STALLED;  
 80157b8:	230c      	movs	r3, #12
    
    /* handle error cases */
    else if  (URB_Status == URB_STALL) 
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 80157ba:	7022      	strb	r2, [r4, #0]
 80157bc:	e04d      	b.n	801585a <USBH_HandleControl+0x19e>
      phost->Control.state = CTRL_STALLED;  
    } 
    else if  (URB_Status == URB_NOTREADY)
 80157be:	2802      	cmp	r0, #2
 80157c0:	d140      	bne.n	8015844 <USBH_HandleControl+0x188>
    { 
      /* Nack received from device */
      phost->Control.state = CTRL_DATA_OUT;
 80157c2:	2305      	movs	r3, #5
 80157c4:	e049      	b.n	801585a <USBH_HandleControl+0x19e>
    break;
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (pdev,
 80157c6:	2100      	movs	r1, #0
 80157c8:	7923      	ldrb	r3, [r4, #4]
 80157ca:	4628      	mov	r0, r5
 80157cc:	460a      	mov	r2, r1
 80157ce:	f000 fac9 	bl	8015d64 <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.hc_num_in);
    
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 80157d2:	2308      	movs	r3, #8
 80157d4:	e041      	b.n	801585a <USBH_HandleControl+0x19e>
    
    break;
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 80157d6:	4628      	mov	r0, r5
 80157d8:	7921      	ldrb	r1, [r4, #4]
 80157da:	f001 fe1b 	bl	8017414 <HCD_GetURB_State>
    
    if  ( URB_Status == URB_DONE)
 80157de:	2801      	cmp	r0, #1
    
    break;
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 80157e0:	4606      	mov	r6, r0
    
    if  ( URB_Status == URB_DONE)
 80157e2:	d027      	beq.n	8015834 <USBH_HandleControl+0x178>
    { /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
      phost->Control.state = CTRL_COMPLETE;
    }
    
    else if (URB_Status == URB_ERROR)
 80157e4:	2803      	cmp	r0, #3
 80157e6:	d02f      	beq.n	8015848 <USBH_HandleControl+0x18c>
    {
      phost->Control.state = CTRL_ERROR;  
    }
    
    else if((HCD_GetCurrentFrame(pdev)\
 80157e8:	4628      	mov	r0, r5
 80157ea:	f001 fe0f 	bl	801740c <HCD_GetCurrentFrame>
      - phost->Control.timer) > timeout)
 80157ee:	4a20      	ldr	r2, [pc, #128]	; (8015870 <USBH_HandleControl+0x1b4>)
 80157f0:	8a21      	ldrh	r1, [r4, #16]
 80157f2:	8813      	ldrh	r3, [r2, #0]
 80157f4:	1a40      	subs	r0, r0, r1
    else if (URB_Status == URB_ERROR)
    {
      phost->Control.state = CTRL_ERROR;  
    }
    
    else if((HCD_GetCurrentFrame(pdev)\
 80157f6:	4298      	cmp	r0, r3
 80157f8:	d826      	bhi.n	8015848 <USBH_HandleControl+0x18c>
      - phost->Control.timer) > timeout)
    {
      phost->Control.state = CTRL_ERROR; 
    }
     else if(URB_Status == URB_STALL)
 80157fa:	2e04      	cmp	r6, #4
 80157fc:	d135      	bne.n	801586a <USBH_HandleControl+0x1ae>
    {
      /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
 80157fe:	7861      	ldrb	r1, [r4, #1]
      phost->Control.status = CTRL_STALL;
 8015800:	74a6      	strb	r6, [r4, #18]
      phost->Control.state = CTRL_ERROR; 
    }
     else if(URB_Status == URB_STALL)
    {
      /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
 8015802:	7021      	strb	r1, [r4, #0]
      phost->Control.status = CTRL_STALL;
      status = USBH_NOT_SUPPORTED;
 8015804:	2003      	movs	r0, #3
 8015806:	bd70      	pop	{r4, r5, r6, pc}
    }
    break;
    
  case CTRL_STATUS_OUT:
    pdev->host.hc[phost->Control.hc_num_out].toggle_out ^= 1; 
 8015808:	7960      	ldrb	r0, [r4, #5]
 801580a:	3045      	adds	r0, #69	; 0x45
 801580c:	eb05 1140 	add.w	r1, r5, r0, lsl #5
    USBH_CtlSendData (pdev,
 8015810:	4628      	mov	r0, r5
      status = USBH_NOT_SUPPORTED;
    }
    break;
    
  case CTRL_STATUS_OUT:
    pdev->host.hc[phost->Control.hc_num_out].toggle_out ^= 1; 
 8015812:	7a4a      	ldrb	r2, [r1, #9]
 8015814:	f082 0301 	eor.w	r3, r2, #1
 8015818:	724b      	strb	r3, [r1, #9]
    USBH_CtlSendData (pdev,
 801581a:	2100      	movs	r1, #0
 801581c:	7963      	ldrb	r3, [r4, #5]
 801581e:	460a      	mov	r2, r1
 8015820:	f000 fa80 	bl	8015d24 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.hc_num_out);
    
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8015824:	230a      	movs	r3, #10
 8015826:	e018      	b.n	801585a <USBH_HandleControl+0x19e>
    break;
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);  
 8015828:	4628      	mov	r0, r5
 801582a:	7961      	ldrb	r1, [r4, #5]
 801582c:	f001 fdf2 	bl	8017414 <HCD_GetURB_State>
    if  (URB_Status == URB_DONE)
 8015830:	2801      	cmp	r0, #1
 8015832:	d103      	bne.n	801583c <USBH_HandleControl+0x180>
    { 
      phost->gState =   phost->gStateBkp; 
 8015834:	7860      	ldrb	r0, [r4, #1]
      phost->Control.state = CTRL_COMPLETE; 
 8015836:	230d      	movs	r3, #13
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);  
    if  (URB_Status == URB_DONE)
    { 
      phost->gState =   phost->gStateBkp; 
 8015838:	7020      	strb	r0, [r4, #0]
 801583a:	e00e      	b.n	801585a <USBH_HandleControl+0x19e>
      phost->Control.state = CTRL_COMPLETE; 
    }
    else if  (URB_Status == URB_NOTREADY)
 801583c:	2802      	cmp	r0, #2
 801583e:	d101      	bne.n	8015844 <USBH_HandleControl+0x188>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 8015840:	2309      	movs	r3, #9
 8015842:	e00a      	b.n	801585a <USBH_HandleControl+0x19e>
    }      
    else if (URB_Status == URB_ERROR)
 8015844:	2803      	cmp	r0, #3
 8015846:	d110      	bne.n	801586a <USBH_HandleControl+0x1ae>
    {
      phost->Control.state = CTRL_ERROR;      
 8015848:	230b      	movs	r3, #11
 801584a:	e006      	b.n	801585a <USBH_HandleControl+0x19e>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 801584c:	7ba2      	ldrb	r2, [r4, #14]
 801584e:	1c53      	adds	r3, r2, #1
 8015850:	b2d8      	uxtb	r0, r3
 8015852:	2802      	cmp	r0, #2
 8015854:	73a0      	strb	r0, [r4, #14]
 8015856:	d802      	bhi.n	801585e <USBH_HandleControl+0x1a2>
    {
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 8015858:	2301      	movs	r3, #1
 801585a:	7723      	strb	r3, [r4, #28]
 801585c:	e005      	b.n	801586a <USBH_HandleControl+0x1ae>
    }
    else
    {
      phost->Control.status = CTRL_FAIL;
      phost->gState =   phost->gStateBkp;
 801585e:	7862      	ldrb	r2, [r4, #1]
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
    }
    else
    {
      phost->Control.status = CTRL_FAIL;
 8015860:	2108      	movs	r1, #8
 8015862:	74a1      	strb	r1, [r4, #18]
      phost->gState =   phost->gStateBkp;
 8015864:	7022      	strb	r2, [r4, #0]
      
      status = USBH_FAIL;
 8015866:	2002      	movs	r0, #2
 8015868:	bd70      	pop	{r4, r5, r6, pc}
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
 801586a:	2000      	movs	r0, #0
    
  default:
    break;
  }
  return status;
}
 801586c:	bd70      	pop	{r4, r5, r6, pc}
 801586e:	bf00      	nop
 8015870:	200005d8 	.word	0x200005d8

08015874 <USBH_Process>:
*         USB Host core main state machine process
* @param  None 
* @retval None
*/
void USBH_Process(USB_OTG_CORE_HANDLE *pdev , USBH_HOST *phost)
{
 8015874:	b570      	push	{r4, r5, r6, lr}
 8015876:	b094      	sub	sp, #80	; 0x50
  volatile USBH_Status status = USBH_FAIL;
 8015878:	2602      	movs	r6, #2
*         USB Host core main state machine process
* @param  None 
* @retval None
*/
void USBH_Process(USB_OTG_CORE_HANDLE *pdev , USBH_HOST *phost)
{
 801587a:	4605      	mov	r5, r0
 801587c:	460c      	mov	r4, r1
  volatile USBH_Status status = USBH_FAIL;
 801587e:	f88d 600f 	strb.w	r6, [sp, #15]
  
  
  /* check for Host port events */
  if ((HCD_IsDeviceConnected(pdev) == 0)&& (phost->gState != HOST_IDLE)) 
 8015882:	f001 fdc0 	bl	8017406 <HCD_IsDeviceConnected>
 8015886:	b920      	cbnz	r0, 8015892 <USBH_Process+0x1e>
 8015888:	7823      	ldrb	r3, [r4, #0]
 801588a:	b113      	cbz	r3, 8015892 <USBH_Process+0x1e>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED) 
 801588c:	42b3      	cmp	r3, r6
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 801588e:	bf18      	it	ne
 8015890:	7026      	strbne	r6, [r4, #0]
    }
  }
    
  switch (phost->gState)
 8015892:	7820      	ldrb	r0, [r4, #0]
 8015894:	280a      	cmp	r0, #10
 8015896:	f200 818b 	bhi.w	8015bb0 <USBH_Process+0x33c>
 801589a:	e8df f010 	tbh	[pc, r0, lsl #1]
 801589e:	000b      	.short	0x000b
 80158a0:	01720017 	.word	0x01720017
 80158a4:	00530189 	.word	0x00530189
 80158a8:	01510145 	.word	0x01510145
 80158ac:	0136015e 	.word	0x0136015e
 80158b0:	01630189 	.word	0x01630189
  {
  
  case HOST_IDLE :
    
    if (HCD_IsDeviceConnected(pdev))  
 80158b4:	4628      	mov	r0, r5
 80158b6:	f001 fda6 	bl	8017406 <HCD_IsDeviceConnected>
 80158ba:	2800      	cmp	r0, #0
 80158bc:	f000 8178 	beq.w	8015bb0 <USBH_Process+0x33c>
    {
      phost->gState = HOST_DEV_ATTACHED;
 80158c0:	2201      	movs	r2, #1
 80158c2:	7022      	strb	r2, [r4, #0]
      USB_OTG_BSP_mDelay(100);
 80158c4:	2064      	movs	r0, #100	; 0x64
 80158c6:	f7fd ff16 	bl	80136f6 <USB_OTG_BSP_mDelay>
 80158ca:	e171      	b.n	8015bb0 <USBH_Process+0x33c>
    }
    break;
   
  case HOST_DEV_ATTACHED :
    
    phost->usr_cb->DeviceAttached();
 80158cc:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
 80158d0:	68b0      	ldr	r0, [r6, #8]
 80158d2:	4780      	blx	r0
    phost->Control.hc_num_out = USBH_Alloc_Channel(pdev, 0x00);
 80158d4:	2100      	movs	r1, #0
 80158d6:	4628      	mov	r0, r5
 80158d8:	f000 f9b5 	bl	8015c46 <USBH_Alloc_Channel>
    phost->Control.hc_num_in = USBH_Alloc_Channel(pdev, 0x80);  
 80158dc:	2180      	movs	r1, #128	; 0x80
    break;
   
  case HOST_DEV_ATTACHED :
    
    phost->usr_cb->DeviceAttached();
    phost->Control.hc_num_out = USBH_Alloc_Channel(pdev, 0x00);
 80158de:	7160      	strb	r0, [r4, #5]
    phost->Control.hc_num_in = USBH_Alloc_Channel(pdev, 0x80);  
 80158e0:	4628      	mov	r0, r5
 80158e2:	f000 f9b0 	bl	8015c46 <USBH_Alloc_Channel>
 80158e6:	7120      	strb	r0, [r4, #4]
  
    /* Reset USB Device */
    if ( HCD_ResetPort(pdev) == 0)
 80158e8:	4628      	mov	r0, r5
 80158ea:	f001 fd87 	bl	80173fc <HCD_ResetPort>
 80158ee:	4606      	mov	r6, r0
 80158f0:	2800      	cmp	r0, #0
 80158f2:	f040 815d 	bne.w	8015bb0 <USBH_Process+0x33c>
    {
      phost->usr_cb->ResetDevice();
 80158f6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80158fa:	68cb      	ldr	r3, [r1, #12]
 80158fc:	4798      	blx	r3
      /*  Wait for USB USBH_ISR_PrtEnDisableChange()  
      Host is Now ready to start the Enumeration 
      */
      
      phost->device_prop.speed = HCD_GetCurrentSpeed(pdev);
 80158fe:	4628      	mov	r0, r5
 8015900:	f001 fd76 	bl	80173f0 <HCD_GetCurrentSpeed>
      
      phost->gState = HOST_ENUMERATION;
      phost->usr_cb->DeviceSpeedDetected(phost->device_prop.speed);
 8015904:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
      phost->usr_cb->ResetDevice();
      /*  Wait for USB USBH_ISR_PrtEnDisableChange()  
      Host is Now ready to start the Enumeration 
      */
      
      phost->device_prop.speed = HCD_GetCurrentSpeed(pdev);
 8015908:	b2c0      	uxtb	r0, r0
 801590a:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
      
      phost->gState = HOST_ENUMERATION;
 801590e:	2204      	movs	r2, #4
 8015910:	7022      	strb	r2, [r4, #0]
      phost->usr_cb->DeviceSpeedDetected(phost->device_prop.speed);
 8015912:	698b      	ldr	r3, [r1, #24]
 8015914:	4798      	blx	r3
        
      /* Open Control pipes */
      USBH_Open_Channel (pdev,
 8015916:	79a0      	ldrb	r0, [r4, #6]
 8015918:	7921      	ldrb	r1, [r4, #4]
 801591a:	f894 2020 	ldrb.w	r2, [r4, #32]
 801591e:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8015922:	9001      	str	r0, [sp, #4]
 8015924:	9600      	str	r6, [sp, #0]
 8015926:	4628      	mov	r0, r5
 8015928:	f000 f946 	bl	8015bb8 <USBH_Open_Channel>
                           phost->device_prop.speed,
                           EP_TYPE_CTRL,
                           phost->Control.ep0size); 
      
      /* Open Control pipes */
      USBH_Open_Channel (pdev,
 801592c:	79a0      	ldrb	r0, [r4, #6]
 801592e:	7961      	ldrb	r1, [r4, #5]
 8015930:	9001      	str	r0, [sp, #4]
 8015932:	f894 2020 	ldrb.w	r2, [r4, #32]
 8015936:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 801593a:	9600      	str	r6, [sp, #0]
 801593c:	4628      	mov	r0, r5
 801593e:	f000 f93b 	bl	8015bb8 <USBH_Open_Channel>
 8015942:	e135      	b.n	8015bb0 <USBH_Process+0x33c>
static USBH_Status USBH_HandleEnum(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  USBH_Status Status = USBH_BUSY;  
  uint8_t Local_Buffer[64];
  
  switch (phost->EnumState)
 8015944:	78a3      	ldrb	r3, [r4, #2]
 8015946:	2b09      	cmp	r3, #9
 8015948:	f200 8132 	bhi.w	8015bb0 <USBH_Process+0x33c>
 801594c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8015950:	002c000a 	.word	0x002c000a
 8015954:	0064003c 	.word	0x0064003c
 8015958:	0082006e 	.word	0x0082006e
 801595c:	00b4009b 	.word	0x00b4009b
 8015960:	00d700cc 	.word	0x00d700cc
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(pdev , phost, 8) == USBH_OK)
 8015964:	4628      	mov	r0, r5
 8015966:	4621      	mov	r1, r4
 8015968:	2208      	movs	r2, #8
 801596a:	f000 fa87 	bl	8015e7c <USBH_Get_DevDesc>
 801596e:	4606      	mov	r6, r0
 8015970:	2800      	cmp	r0, #0
 8015972:	f040 811d 	bne.w	8015bb0 <USBH_Process+0x33c>
    {
      phost->Control.ep0size = phost->device_prop.Dev_Desc.bMaxPacketSize;
 8015976:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 801597a:	71a0      	strb	r0, [r4, #6]
      
      /* Issue Reset  */
      HCD_ResetPort(pdev);
 801597c:	4628      	mov	r0, r5
 801597e:	f001 fd3d 	bl	80173fc <HCD_ResetPort>
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
      
      /* modify control channels configuration for MaxPacket size */
      USBH_Modify_Channel (pdev,
 8015982:	79a2      	ldrb	r2, [r4, #6]
 8015984:	7961      	ldrb	r1, [r4, #5]
 8015986:	9201      	str	r2, [sp, #4]
    {
      phost->Control.ep0size = phost->device_prop.Dev_Desc.bMaxPacketSize;
      
      /* Issue Reset  */
      HCD_ResetPort(pdev);
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8015988:	2301      	movs	r3, #1
 801598a:	70a3      	strb	r3, [r4, #2]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_Modify_Channel (pdev,
 801598c:	4632      	mov	r2, r6
 801598e:	4633      	mov	r3, r6
 8015990:	9600      	str	r6, [sp, #0]
 8015992:	4628      	mov	r0, r5
 8015994:	f000 f93a 	bl	8015c0c <USBH_Modify_Channel>
                           0,
                           0,
                           0,
                           phost->Control.ep0size);
      
      USBH_Modify_Channel (pdev,
 8015998:	79a0      	ldrb	r0, [r4, #6]
 801599a:	7921      	ldrb	r1, [r4, #4]
 801599c:	9001      	str	r0, [sp, #4]
 801599e:	9600      	str	r6, [sp, #0]
 80159a0:	4628      	mov	r0, r5
 80159a2:	4632      	mov	r2, r6
 80159a4:	4633      	mov	r3, r6
 80159a6:	e034      	b.n	8015a12 <USBH_Process+0x19e>
    }
    break;
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(pdev, phost, USB_DEVICE_DESC_SIZE)\
 80159a8:	4628      	mov	r0, r5
 80159aa:	4621      	mov	r1, r4
 80159ac:	2212      	movs	r2, #18
 80159ae:	f000 fa65 	bl	8015e7c <USBH_Get_DevDesc>
 80159b2:	2800      	cmp	r0, #0
 80159b4:	f040 80fc 	bne.w	8015bb0 <USBH_Process+0x33c>
      == USBH_OK)
    {
      /* user callback for device descriptor available */
      phost->usr_cb->DeviceDescAvailable(&phost->device_prop.Dev_Desc);      
 80159b8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80159bc:	f104 0022 	add.w	r0, r4, #34	; 0x22
 80159c0:	69ca      	ldr	r2, [r1, #28]
 80159c2:	4790      	blx	r2
      phost->EnumState = ENUM_SET_ADDR;
 80159c4:	2002      	movs	r0, #2
 80159c6:	e098      	b.n	8015afa <USBH_Process+0x286>
    }
    break;
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(pdev, phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80159c8:	4628      	mov	r0, r5
 80159ca:	4621      	mov	r1, r4
 80159cc:	2201      	movs	r2, #1
 80159ce:	f000 fb99 	bl	8016104 <USBH_SetAddress>
 80159d2:	4606      	mov	r6, r0
 80159d4:	2800      	cmp	r0, #0
 80159d6:	f040 80eb 	bne.w	8015bb0 <USBH_Process+0x33c>
    {
      USB_OTG_BSP_mDelay(2);
 80159da:	2002      	movs	r0, #2
 80159dc:	f7fd fe8b 	bl	80136f6 <USB_OTG_BSP_mDelay>
      phost->device_prop.address = USBH_DEVICE_ADDRESS;
 80159e0:	2101      	movs	r1, #1
      
      /* user callback for device address assigned */
      phost->usr_cb->DeviceAddressAssigned();
 80159e2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(pdev, phost, USBH_DEVICE_ADDRESS) == USBH_OK)
    {
      USB_OTG_BSP_mDelay(2);
      phost->device_prop.address = USBH_DEVICE_ADDRESS;
 80159e6:	f884 1020 	strb.w	r1, [r4, #32]
      
      /* user callback for device address assigned */
      phost->usr_cb->DeviceAddressAssigned();
 80159ea:	6a02      	ldr	r2, [r0, #32]
 80159ec:	4790      	blx	r2
      phost->EnumState = ENUM_GET_CFG_DESC;
 80159ee:	2303      	movs	r3, #3
 80159f0:	70a3      	strb	r3, [r4, #2]
      
      /* modify control channels to update device address */
      USBH_Modify_Channel (pdev,
 80159f2:	7921      	ldrb	r1, [r4, #4]
 80159f4:	f894 2020 	ldrb.w	r2, [r4, #32]
 80159f8:	9600      	str	r6, [sp, #0]
 80159fa:	4633      	mov	r3, r6
 80159fc:	9601      	str	r6, [sp, #4]
 80159fe:	4628      	mov	r0, r5
 8015a00:	f000 f904 	bl	8015c0c <USBH_Modify_Channel>
                           phost->device_prop.address,
                           0,
                           0,
                           0);
      
      USBH_Modify_Channel (pdev,
 8015a04:	7961      	ldrb	r1, [r4, #5]
 8015a06:	f894 2020 	ldrb.w	r2, [r4, #32]
 8015a0a:	9600      	str	r6, [sp, #0]
 8015a0c:	9601      	str	r6, [sp, #4]
 8015a0e:	4628      	mov	r0, r5
 8015a10:	4633      	mov	r3, r6
 8015a12:	f000 f8fb 	bl	8015c0c <USBH_Modify_Channel>
 8015a16:	e0cb      	b.n	8015bb0 <USBH_Process+0x33c>
    }
    break;
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(pdev, 
 8015a18:	4628      	mov	r0, r5
 8015a1a:	4621      	mov	r1, r4
 8015a1c:	2209      	movs	r2, #9
 8015a1e:	f000 fa83 	bl	8015f28 <USBH_Get_CfgDesc>
 8015a22:	2800      	cmp	r0, #0
 8015a24:	f040 80c4 	bne.w	8015bb0 <USBH_Process+0x33c>
                          phost,
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8015a28:	2004      	movs	r0, #4
 8015a2a:	e066      	b.n	8015afa <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(pdev, 
 8015a2c:	4628      	mov	r0, r5
 8015a2e:	4621      	mov	r1, r4
 8015a30:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8015a32:	f000 fa79 	bl	8015f28 <USBH_Get_CfgDesc>
 8015a36:	2800      	cmp	r0, #0
 8015a38:	f040 80ba 	bne.w	8015bb0 <USBH_Process+0x33c>
                         phost,
                         phost->device_prop.Cfg_Desc.wTotalLength) == USBH_OK)
    {
      /* User callback for configuration descriptors available */
      phost->usr_cb->ConfigurationDescAvailable(&phost->device_prop.Cfg_Desc,
 8015a3c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015a40:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8015a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a46:	f104 013e 	add.w	r1, r4, #62	; 0x3e
 8015a4a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015a4e:	4798      	blx	r3
                                                      phost->device_prop.Itf_Desc,
                                                      phost->device_prop.Ep_Desc[0]);
      
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8015a50:	2005      	movs	r0, #5
 8015a52:	e052      	b.n	8015afa <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device_prop.Dev_Desc.iManufacturer != 0)
 8015a54:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8015a58:	b172      	cbz	r2, 8015a78 <USBH_Process+0x204>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(pdev,
 8015a5a:	20ff      	movs	r0, #255	; 0xff
 8015a5c:	9000      	str	r0, [sp, #0]
 8015a5e:	4621      	mov	r1, r4
 8015a60:	4628      	mov	r0, r5
 8015a62:	ab04      	add	r3, sp, #16
 8015a64:	f000 f9e2 	bl	8015e2c <USBH_Get_StringDesc>
 8015a68:	2800      	cmp	r0, #0
 8015a6a:	f040 80a1 	bne.w	8015bb0 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iManufacturer, 
                               Local_Buffer , 
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        phost->usr_cb->ManufacturerString(Local_Buffer);
 8015a6e:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015a72:	a804      	add	r0, sp, #16
 8015a74:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8015a76:	e003      	b.n	8015a80 <USBH_Process+0x20c>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
      }
    }
    else
    {
      phost->usr_cb->ManufacturerString("N/A");      
 8015a78:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015a7c:	484d      	ldr	r0, [pc, #308]	; (8015bb4 <USBH_Process+0x340>)
 8015a7e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8015a80:	4788      	blx	r1
      phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8015a82:	2006      	movs	r0, #6
 8015a84:	e039      	b.n	8015afa <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device_prop.Dev_Desc.iProduct != 0)
 8015a86:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8015a8a:	b172      	cbz	r2, 8015aaa <USBH_Process+0x236>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(pdev,
 8015a8c:	20ff      	movs	r0, #255	; 0xff
 8015a8e:	9000      	str	r0, [sp, #0]
 8015a90:	4621      	mov	r1, r4
 8015a92:	4628      	mov	r0, r5
 8015a94:	ab04      	add	r3, sp, #16
 8015a96:	f000 f9c9 	bl	8015e2c <USBH_Get_StringDesc>
 8015a9a:	2800      	cmp	r0, #0
 8015a9c:	f040 8088 	bne.w	8015bb0 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iProduct, 
                               Local_Buffer, 
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        phost->usr_cb->ProductString(Local_Buffer);
 8015aa0:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015aa4:	a804      	add	r0, sp, #16
 8015aa6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8015aa8:	e003      	b.n	8015ab2 <USBH_Process+0x23e>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
      }
    }
    else
    {
      phost->usr_cb->ProductString("N/A");
 8015aaa:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015aae:	4841      	ldr	r0, [pc, #260]	; (8015bb4 <USBH_Process+0x340>)
 8015ab0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8015ab2:	4788      	blx	r1
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8015ab4:	2007      	movs	r0, #7
 8015ab6:	e020      	b.n	8015afa <USBH_Process+0x286>
    } 
    break;
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device_prop.Dev_Desc.iSerialNumber != 0)
 8015ab8:	f894 2032 	ldrb.w	r2, [r4, #50]	; 0x32
 8015abc:	b16a      	cbz	r2, 8015ada <USBH_Process+0x266>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(pdev, 
 8015abe:	20ff      	movs	r0, #255	; 0xff
 8015ac0:	9000      	str	r0, [sp, #0]
 8015ac2:	4621      	mov	r1, r4
 8015ac4:	4628      	mov	r0, r5
 8015ac6:	ab04      	add	r3, sp, #16
 8015ac8:	f000 f9b0 	bl	8015e2c <USBH_Get_StringDesc>
 8015acc:	2800      	cmp	r0, #0
 8015ace:	d16f      	bne.n	8015bb0 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iSerialNumber, 
                               Local_Buffer, 
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
        phost->usr_cb->SerialNumString(Local_Buffer);
 8015ad0:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015ad4:	a804      	add	r0, sp, #16
 8015ad6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8015ad8:	e003      	b.n	8015ae2 <USBH_Process+0x26e>
        phost->EnumState = ENUM_SET_CONFIGURATION;
      }
    }
    else
    {
      phost->usr_cb->SerialNumString("N/A");      
 8015ada:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015ade:	4835      	ldr	r0, [pc, #212]	; (8015bb4 <USBH_Process+0x340>)
 8015ae0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8015ae2:	4788      	blx	r1
      phost->EnumState = ENUM_SET_CONFIGURATION;
 8015ae4:	2008      	movs	r0, #8
 8015ae6:	e008      	b.n	8015afa <USBH_Process+0x286>
    }  
    break;
      
  case ENUM_SET_CONFIGURATION:
    /* set configuration  (default config) */
    if (USBH_SetCfg(pdev, 
 8015ae8:	4628      	mov	r0, r5
 8015aea:	4621      	mov	r1, r4
 8015aec:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8015af0:	f000 fb16 	bl	8016120 <USBH_SetCfg>
 8015af4:	2800      	cmp	r0, #0
 8015af6:	d15b      	bne.n	8015bb0 <USBH_Process+0x33c>
                    phost,
                    phost->device_prop.Cfg_Desc.bConfigurationValue) == USBH_OK)
    {
      phost->EnumState = ENUM_DEV_CONFIGURED;
 8015af8:	2009      	movs	r0, #9
 8015afa:	70a0      	strb	r0, [r4, #2]
 8015afc:	e058      	b.n	8015bb0 <USBH_Process+0x33c>
    if ( USBH_HandleEnum(pdev , phost) == USBH_OK)
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      
      /* user callback for end of device basic enumeration */
      phost->usr_cb->EnumerationDone();
 8015afe:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8015b02:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8015b04:	4790      	blx	r2
      
      phost->gState  = HOST_USR_INPUT;    
 8015b06:	2208      	movs	r2, #8
 8015b08:	e051      	b.n	8015bae <USBH_Process+0x33a>
    }
    break;
    
  case HOST_USR_INPUT:    
    /*The function should return user response true to move to class state */
    if ( phost->usr_cb->UserInput() == USBH_USR_RESP_OK)
 8015b0a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8015b0e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8015b10:	4790      	blx	r2
 8015b12:	2801      	cmp	r0, #1
 8015b14:	d14c      	bne.n	8015bb0 <USBH_Process+0x33c>
    {
      if((phost->class_cb->Init(pdev, phost))\
 8015b16:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8015b18:	4628      	mov	r0, r5
 8015b1a:	681a      	ldr	r2, [r3, #0]
 8015b1c:	4621      	mov	r1, r4
 8015b1e:	4790      	blx	r2
 8015b20:	2800      	cmp	r0, #0
 8015b22:	d145      	bne.n	8015bb0 <USBH_Process+0x33c>
        == USBH_OK)
      {
        phost->gState  = HOST_CLASS_REQUEST;     
 8015b24:	2205      	movs	r2, #5
 8015b26:	e042      	b.n	8015bae <USBH_Process+0x33a>
    }   
    break;
    
  case HOST_CLASS_REQUEST:  
    /* process class standard contol requests state machine */ 
    status = phost->class_cb->Requests(pdev, phost);
 8015b28:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8015b2a:	4628      	mov	r0, r5
 8015b2c:	688a      	ldr	r2, [r1, #8]
 8015b2e:	4621      	mov	r1, r4
 8015b30:	4790      	blx	r2
 8015b32:	f88d 000f 	strb.w	r0, [sp, #15]
    
     if(status == USBH_OK)
 8015b36:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8015b3a:	b940      	cbnz	r0, 8015b4e <USBH_Process+0x2da>
     {
       phost->gState  = HOST_CLASS;
 8015b3c:	2206      	movs	r2, #6
 8015b3e:	e036      	b.n	8015bae <USBH_Process+0x33a>
 
    
    break;    
  case HOST_CLASS:   
    /* process class state machine */
    status = phost->class_cb->Machine(pdev, phost);
 8015b40:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8015b42:	4621      	mov	r1, r4
 8015b44:	68c3      	ldr	r3, [r0, #12]
 8015b46:	4628      	mov	r0, r5
 8015b48:	4798      	blx	r3
 8015b4a:	f88d 000f 	strb.w	r0, [sp, #15]
    USBH_ErrorHandle(phost, status);
 8015b4e:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8015b52:	4620      	mov	r0, r4
 8015b54:	f7ff fd9c 	bl	8015690 <USBH_ErrorHandle>
    break;       
 8015b58:	e02a      	b.n	8015bb0 <USBH_Process+0x33c>
    
  case HOST_CTRL_XFER:
    /* process control transfer state machine */
    USBH_HandleControl(pdev, phost);    
 8015b5a:	4628      	mov	r0, r5
 8015b5c:	4621      	mov	r1, r4
 8015b5e:	f7ff fdad 	bl	80156bc <USBH_HandleControl>
    break;
 8015b62:	e025      	b.n	8015bb0 <USBH_Process+0x33c>
  case HOST_SUSPENDED:
    break;
  
  case HOST_ERROR_STATE:
    /* Re-Initilaize Host for new Enumeration */
    USBH_DeInit(pdev, phost);
 8015b64:	4621      	mov	r1, r4
 8015b66:	4628      	mov	r0, r5
 8015b68:	f7ff fd58 	bl	801561c <USBH_DeInit>
    phost->usr_cb->DeInit();
 8015b6c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8015b70:	684b      	ldr	r3, [r1, #4]
 8015b72:	4798      	blx	r3
    phost->class_cb->DeInit(pdev, &phost->device_prop);
 8015b74:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8015b76:	f104 0120 	add.w	r1, r4, #32
 8015b7a:	6842      	ldr	r2, [r0, #4]
 8015b7c:	4628      	mov	r0, r5
 8015b7e:	4790      	blx	r2
    break;
 8015b80:	e016      	b.n	8015bb0 <USBH_Process+0x33c>
    
  case HOST_DEV_DISCONNECTED :
    
    /* Manage User disconnect operations*/
    phost->usr_cb->DeviceDisconnected();
 8015b82:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8015b86:	690b      	ldr	r3, [r1, #16]
 8015b88:	4798      	blx	r3
    
    /* Re-Initilaize Host for new Enumeration */
    USBH_DeInit(pdev, phost);
 8015b8a:	4621      	mov	r1, r4
 8015b8c:	4628      	mov	r0, r5
 8015b8e:	f7ff fd45 	bl	801561c <USBH_DeInit>
    phost->usr_cb->DeInit();
 8015b92:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015b96:	6850      	ldr	r0, [r2, #4]
 8015b98:	4780      	blx	r0
    phost->class_cb->DeInit(pdev, &phost->device_prop); 
 8015b9a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8015b9c:	4628      	mov	r0, r5
 8015b9e:	684b      	ldr	r3, [r1, #4]
 8015ba0:	f104 0120 	add.w	r1, r4, #32
 8015ba4:	4798      	blx	r3
    USBH_DeAllocate_AllChannel(pdev);  
 8015ba6:	4628      	mov	r0, r5
 8015ba8:	f000 f872 	bl	8015c90 <USBH_DeAllocate_AllChannel>
    phost->gState = HOST_IDLE;
 8015bac:	2200      	movs	r2, #0
 8015bae:	7022      	strb	r2, [r4, #0]
    
  default :
    break;
  }

}
 8015bb0:	b014      	add	sp, #80	; 0x50
 8015bb2:	bd70      	pop	{r4, r5, r6, pc}
 8015bb4:	0801ab0b 	.word	0x0801ab0b

08015bb8 <USBH_Open_Channel>:
                            uint8_t hc_num,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8015bb8:	b570      	push	{r4, r5, r6, lr}

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
 8015bba:	eb00 0441 	add.w	r4, r0, r1, lsl #1
 8015bbe:	f8b4 5a70 	ldrh.w	r5, [r4, #2672]	; 0xa70
 8015bc2:	eb00 1441 	add.w	r4, r0, r1, lsl #5
 8015bc6:	f005 067f 	and.w	r6, r5, #127	; 0x7f
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
  pdev->host.hc[hc_num].dev_addr = dev_address;  
 8015bca:	f884 2890 	strb.w	r2, [r4, #2192]	; 0x890
  pdev->host.hc[hc_num].ep_type = ep_type;  
 8015bce:	f89d 2010 	ldrb.w	r2, [sp, #16]
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
 8015bd2:	f884 6891 	strb.w	r6, [r4, #2193]	; 0x891
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
 8015bd6:	f3c5 15c0 	ubfx	r5, r5, #7, #1
 8015bda:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].dev_addr = dev_address;  
  pdev->host.hc[hc_num].ep_type = ep_type;  
 8015bde:	f884 2895 	strb.w	r2, [r4, #2197]	; 0x895
  pdev->host.hc[hc_num].max_packet = mps; 
 8015be2:	f8bd 5014 	ldrh.w	r5, [sp, #20]
  pdev->host.hc[hc_num].speed = speed; 
 8015be6:	f884 3893 	strb.w	r3, [r4, #2195]	; 0x893
  pdev->host.hc[hc_num].toggle_in = 0; 
 8015bea:	f101 0245 	add.w	r2, r1, #69	; 0x45
 8015bee:	eb00 1242 	add.w	r2, r0, r2, lsl #5

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
  pdev->host.hc[hc_num].dev_addr = dev_address;  
  pdev->host.hc[hc_num].ep_type = ep_type;  
  pdev->host.hc[hc_num].max_packet = mps; 
 8015bf2:	f8a4 5896 	strh.w	r5, [r4, #2198]	; 0x896
  pdev->host.hc[hc_num].speed = speed; 
  pdev->host.hc[hc_num].toggle_in = 0; 
 8015bf6:	2500      	movs	r5, #0
 8015bf8:	7215      	strb	r5, [r2, #8]
  pdev->host.hc[hc_num].toggle_out = 0;   
 8015bfa:	7255      	strb	r5, [r2, #9]
  if(speed == HPRT0_PRTSPD_HIGH_SPEED)
 8015bfc:	b913      	cbnz	r3, 8015c04 <USBH_Open_Channel+0x4c>
  {
    pdev->host.hc[hc_num].do_ping = 1;
 8015bfe:	2301      	movs	r3, #1
 8015c00:	f884 3894 	strb.w	r3, [r4, #2196]	; 0x894
  }
  
  USB_OTG_HC_Init(pdev, hc_num) ;
 8015c04:	f000 fcde 	bl	80165c4 <USB_OTG_HC_Init>
  
  return HC_OK; 

}
 8015c08:	2000      	movs	r0, #0
 8015c0a:	bd70      	pop	{r4, r5, r6, pc}

08015c0c <USBH_Modify_Channel>:
                            uint8_t hc_num,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8015c0c:	b570      	push	{r4, r5, r6, lr}
 8015c0e:	f8bd 4014 	ldrh.w	r4, [sp, #20]
  
  if(dev_address != 0)
 8015c12:	b11a      	cbz	r2, 8015c1c <USBH_Modify_Channel+0x10>
  {
    pdev->host.hc[hc_num].dev_addr = dev_address;  
 8015c14:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 8015c18:	f885 2890 	strb.w	r2, [r5, #2192]	; 0x890
  }
  
  if((pdev->host.hc[hc_num].max_packet != mps) && (mps != 0))
 8015c1c:	014a      	lsls	r2, r1, #5
 8015c1e:	1885      	adds	r5, r0, r2
 8015c20:	f8b5 6896 	ldrh.w	r6, [r5, #2198]	; 0x896
 8015c24:	42a6      	cmp	r6, r4
 8015c26:	d002      	beq.n	8015c2e <USBH_Modify_Channel+0x22>
 8015c28:	b10c      	cbz	r4, 8015c2e <USBH_Modify_Channel+0x22>
  {
    pdev->host.hc[hc_num].max_packet = mps; 
 8015c2a:	f8a5 4896 	strh.w	r4, [r5, #2198]	; 0x896
  }
  
  if((pdev->host.hc[hc_num].speed != speed ) && (speed != 0 )) 
 8015c2e:	1882      	adds	r2, r0, r2
 8015c30:	f892 4893 	ldrb.w	r4, [r2, #2195]	; 0x893
 8015c34:	429c      	cmp	r4, r3
 8015c36:	d002      	beq.n	8015c3e <USBH_Modify_Channel+0x32>
 8015c38:	b10b      	cbz	r3, 8015c3e <USBH_Modify_Channel+0x32>
  {
    pdev->host.hc[hc_num].speed = speed; 
 8015c3a:	f882 3893 	strb.w	r3, [r2, #2195]	; 0x893
  }
  
  USB_OTG_HC_Init(pdev, hc_num);
 8015c3e:	f000 fcc1 	bl	80165c4 <USB_OTG_HC_Init>
  return HC_OK; 

}
 8015c42:	2000      	movs	r0, #0
 8015c44:	bd70      	pop	{r4, r5, r6, pc}

08015c46 <USBH_Alloc_Channel>:
  *         Allocate a new channel for the pipe
  * @param  ep_addr: End point for which the channel to be allocated
  * @retval hc_num: Host channel number
  */
uint8_t USBH_Alloc_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t ep_addr)
{
 8015c46:	b510      	push	{r4, lr}
 8015c48:	2300      	movs	r3, #0
  * @brief  USBH_Alloc_Channel
  *         Allocate a new channel for the pipe
  * @param  ep_addr: End point for which the channel to be allocated
  * @retval hc_num: Host channel number
  */
uint8_t USBH_Alloc_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t ep_addr)
 8015c4a:	eb00 0443 	add.w	r4, r0, r3, lsl #1
 8015c4e:	b2da      	uxtb	r2, r3
{
  uint8_t idx = 0;
  
  for (idx = 0 ; idx < HC_MAX ; idx++)
  {
	if ((pdev->host.channel[idx] & HC_USED) == 0)
 8015c50:	f9b4 4a70 	ldrsh.w	r4, [r4, #2672]	; 0xa70
 8015c54:	2c00      	cmp	r4, #0
 8015c56:	db08      	blt.n	8015c6a <USBH_Alloc_Channel+0x24>
  
  hc_num =  USBH_GetFreeChannel(pdev);

  if (hc_num != HC_ERROR)
  {
	pdev->host.channel[hc_num] = HC_USED | ep_addr;
 8015c58:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8015c5c:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8015c60:	ea6f 4351 	mvn.w	r3, r1, lsr #17
 8015c64:	f8a0 3a70 	strh.w	r3, [r0, #2672]	; 0xa70
 8015c68:	e004      	b.n	8015c74 <USBH_Alloc_Channel+0x2e>
 8015c6a:	3301      	adds	r3, #1
  */
static uint16_t USBH_GetFreeChannel (USB_OTG_CORE_HANDLE *pdev)
{
  uint8_t idx = 0;
  
  for (idx = 0 ; idx < HC_MAX ; idx++)
 8015c6c:	2b08      	cmp	r3, #8
 8015c6e:	d1ec      	bne.n	8015c4a <USBH_Alloc_Channel+0x4>
	if ((pdev->host.channel[idx] & HC_USED) == 0)
	{
	   return idx;
	} 
  }
  return HC_ERROR;
 8015c70:	f64f 72ff 	movw	r2, #65535	; 0xffff
  if (hc_num != HC_ERROR)
  {
	pdev->host.channel[hc_num] = HC_USED | ep_addr;
  }
  return hc_num;
}
 8015c74:	b2d0      	uxtb	r0, r2
 8015c76:	bd10      	pop	{r4, pc}

08015c78 <USBH_Free_Channel>:
  * @param  idx: Channel number to be freed 
  * @retval Status
  */
uint8_t USBH_Free_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t idx)
{
   if(idx < HC_MAX)
 8015c78:	2907      	cmp	r1, #7
 8015c7a:	d807      	bhi.n	8015c8c <USBH_Free_Channel+0x14>
   {
	 pdev->host.channel[idx] &= HC_USED_MASK;
 8015c7c:	f201 5134 	addw	r1, r1, #1332	; 0x534
 8015c80:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8015c84:	8903      	ldrh	r3, [r0, #8]
 8015c86:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8015c8a:	8102      	strh	r2, [r0, #8]
   }
   return USBH_OK;
}
 8015c8c:	2000      	movs	r0, #0
 8015c8e:	4770      	bx	lr

08015c90 <USBH_DeAllocate_AllChannel>:
{
   uint8_t idx;
   
   for (idx = 2; idx < HC_MAX ; idx ++)
   {
	 pdev->host.channel[idx] = 0;
 8015c90:	2300      	movs	r3, #0
 8015c92:	f8a0 3a74 	strh.w	r3, [r0, #2676]	; 0xa74
 8015c96:	f8a0 3a76 	strh.w	r3, [r0, #2678]	; 0xa76
 8015c9a:	f8a0 3a78 	strh.w	r3, [r0, #2680]	; 0xa78
 8015c9e:	f8a0 3a7a 	strh.w	r3, [r0, #2682]	; 0xa7a
 8015ca2:	f8a0 3a7c 	strh.w	r3, [r0, #2684]	; 0xa7c
 8015ca6:	f8a0 3a7e 	strh.w	r3, [r0, #2686]	; 0xa7e
   }
   return USBH_OK;
}
 8015caa:	4618      	mov	r0, r3
 8015cac:	4770      	bx	lr

08015cae <USBH_CtlReq>:
                             uint16_t            length)
{
  USBH_Status status;
  status = USBH_BUSY;
  
  switch (phost->RequestState)
 8015cae:	78c8      	ldrb	r0, [r1, #3]
 8015cb0:	2801      	cmp	r0, #1
  */
USBH_Status USBH_CtlReq     (USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 8015cb2:	b510      	push	{r4, lr}
  USBH_Status status;
  status = USBH_BUSY;
  
  switch (phost->RequestState)
 8015cb4:	d004      	beq.n	8015cc0 <USBH_CtlReq+0x12>
 8015cb6:	2802      	cmp	r0, #2
 8015cb8:	f04f 0301 	mov.w	r3, #1
 8015cbc:	d119      	bne.n	8015cf2 <USBH_CtlReq+0x44>
 8015cbe:	e008      	b.n	8015cd2 <USBH_CtlReq+0x24>
                                           uint8_t* buff, 
                                           uint16_t length)
{
  
  /* Save Global State */
  phost->gStateBkp =   phost->gState; 
 8015cc0:	780c      	ldrb	r4, [r1, #0]
  
  /* Prepare the Transactions */
  phost->gState = HOST_CTRL_XFER;
  phost->Control.buff = buff; 
  phost->Control.length = length;
 8015cc2:	818b      	strh	r3, [r1, #12]
                                           uint8_t* buff, 
                                           uint16_t length)
{
  
  /* Save Global State */
  phost->gStateBkp =   phost->gState; 
 8015cc4:	704c      	strb	r4, [r1, #1]
  
  /* Prepare the Transactions */
  phost->gState = HOST_CTRL_XFER;
 8015cc6:	2407      	movs	r4, #7
 8015cc8:	700c      	strb	r4, [r1, #0]
  phost->Control.buff = buff; 
 8015cca:	608a      	str	r2, [r1, #8]
  phost->Control.length = length;
  phost->Control.state = CTRL_SETUP;  
 8015ccc:	7708      	strb	r0, [r1, #28]
  switch (phost->RequestState)
  {
  case CMD_SEND:
    /* Start a SETUP transfer */
    USBH_SubmitSetupRequest(phost, buff, length);
    phost->RequestState = CMD_WAIT;
 8015cce:	2302      	movs	r3, #2
 8015cd0:	e008      	b.n	8015ce4 <USBH_CtlReq+0x36>
    status = USBH_BUSY;
    break;
    
  case CMD_WAIT:
     if (phost->Control.state == CTRL_COMPLETE ) 
 8015cd2:	7f0a      	ldrb	r2, [r1, #28]
 8015cd4:	2a0d      	cmp	r2, #13
 8015cd6:	d103      	bne.n	8015ce0 <USBH_CtlReq+0x32>
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
      phost->Control.state =CTRL_IDLE;  
 8015cd8:	2000      	movs	r0, #0
    
  case CMD_WAIT:
     if (phost->Control.state == CTRL_COMPLETE ) 
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
 8015cda:	70cb      	strb	r3, [r1, #3]
      phost->Control.state =CTRL_IDLE;  
 8015cdc:	7708      	strb	r0, [r1, #28]
 8015cde:	bd10      	pop	{r4, pc}
      status = USBH_OK;      
    }
    else if  (phost->Control.state == CTRL_ERROR)
 8015ce0:	2a0b      	cmp	r2, #11
 8015ce2:	d101      	bne.n	8015ce8 <USBH_CtlReq+0x3a>
    {
      /* Failure Mode */
      phost->RequestState = CMD_SEND;
 8015ce4:	70cb      	strb	r3, [r1, #3]
 8015ce6:	bd10      	pop	{r4, pc}
      status = USBH_FAIL;
    }   
     else if  (phost->Control.state == CTRL_STALLED )
 8015ce8:	2a0c      	cmp	r2, #12
 8015cea:	d102      	bne.n	8015cf2 <USBH_CtlReq+0x44>
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
 8015cec:	70cb      	strb	r3, [r1, #3]
      status = USBH_NOT_SUPPORTED;
 8015cee:	2003      	movs	r0, #3
 8015cf0:	bd10      	pop	{r4, pc}
                             USBH_HOST           *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
  USBH_Status status;
  status = USBH_BUSY;
 8015cf2:	4618      	mov	r0, r3
    
  default:
    break; 
  }
  return status;
}
 8015cf4:	bd10      	pop	{r4, pc}

08015cf6 <USBH_CtlSendSetup>:
  * @param  hc_num: Host channel Number
  * @retval Status
  */
USBH_Status USBH_CtlSendSetup ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint8_t hc_num){
 8015cf6:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8015cf8:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 8015cfc:	2500      	movs	r5, #0
 8015cfe:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].data_pid = HC_PID_SETUP;   
 8015d02:	f102 0515 	add.w	r5, r2, #21
 8015d06:	eb00 1345 	add.w	r3, r0, r5, lsl #5
 8015d0a:	2503      	movs	r5, #3
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015d0c:	f8c3 15fc 	str.w	r1, [r3, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = USBH_SETUP_PKT_SIZE;   
 8015d10:	2108      	movs	r1, #8
 8015d12:	f8c4 18a0 	str.w	r1, [r4, #2208]	; 0x8a0
  */
USBH_Status USBH_CtlSendSetup ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint8_t hc_num){
  pdev->host.hc[hc_num].ep_is_in = 0;
  pdev->host.hc[hc_num].data_pid = HC_PID_SETUP;   
 8015d16:	f883 55f8 	strb.w	r5, [r3, #1528]	; 0x5f8
  pdev->host.hc[hc_num].xfer_buff = buff;
  pdev->host.hc[hc_num].xfer_len = USBH_SETUP_PKT_SIZE;   

  return (USBH_Status)HCD_SubmitRequest (pdev , hc_num);   
 8015d1a:	4611      	mov	r1, r2
 8015d1c:	f001 fb7e 	bl	801741c <HCD_SubmitRequest>
}
 8015d20:	b2c0      	uxtb	r0, r0
 8015d22:	bd38      	pop	{r3, r4, r5, pc}

08015d24 <USBH_CtlSendData>:
  */
USBH_Status USBH_CtlSendData ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8015d24:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8015d26:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8015d2a:	2500      	movs	r5, #0
 8015d2c:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015d30:	f8c4 189c 	str.w	r1, [r4, #2204]	; 0x89c
 8015d34:	4625      	mov	r5, r4
  pdev->host.hc[hc_num].xfer_len = length;
 8015d36:	f8c4 28a0 	str.w	r2, [r4, #2208]	; 0x8a0
 
  if ( length == 0 )
 8015d3a:	b912      	cbnz	r2, 8015d42 <USBH_CtlSendData+0x1e>
  { /* For Status OUT stage, Length==0, Status Out PID = 1 */
    pdev->host.hc[hc_num].toggle_out = 1;   
 8015d3c:	2101      	movs	r1, #1
 8015d3e:	f884 18a9 	strb.w	r1, [r4, #2217]	; 0x8a9
  }
 
 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8015d42:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8015d46:	f892 18a9 	ldrb.w	r1, [r2, #2217]	; 0x8a9
 8015d4a:	f103 0215 	add.w	r2, r3, #21
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
 8015d4e:	eb00 1242 	add.w	r2, r0, r2, lsl #5
  { /* For Status OUT stage, Length==0, Status Out PID = 1 */
    pdev->host.hc[hc_num].toggle_out = 1;   
  }
 
 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8015d52:	b101      	cbz	r1, 8015d56 <USBH_CtlSendData+0x32>
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
  }
 else
 { /* Put the PID 1 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA1 ;
 8015d54:	2102      	movs	r1, #2
 8015d56:	f882 15f8 	strb.w	r1, [r2, #1528]	; 0x5f8
 }

  HCD_SubmitRequest (pdev , hc_num);   
 8015d5a:	4619      	mov	r1, r3
 8015d5c:	f001 fb5e 	bl	801741c <HCD_SubmitRequest>
   
  return USBH_OK;
}
 8015d60:	2000      	movs	r0, #0
 8015d62:	bd38      	pop	{r3, r4, r5, pc}

08015d64 <USBH_CtlReceiveData>:
  */
USBH_Status USBH_CtlReceiveData(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8015d64:	b570      	push	{r4, r5, r6, lr}

  pdev->host.hc[hc_num].ep_is_in = 1;
 8015d66:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8015d6a:	2601      	movs	r6, #1
 8015d6c:	f885 6892 	strb.w	r6, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8015d70:	f103 0615 	add.w	r6, r3, #21
 8015d74:	eb00 1446 	add.w	r4, r0, r6, lsl #5
 8015d78:	2602      	movs	r6, #2
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015d7a:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
                                uint16_t length,
                                uint8_t hc_num)
{

  pdev->host.hc[hc_num].ep_is_in = 1;
  pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8015d7e:	f884 65f8 	strb.w	r6, [r4, #1528]	; 0x5f8
  pdev->host.hc[hc_num].xfer_buff = buff;
  pdev->host.hc[hc_num].xfer_len = length;  
 8015d82:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0

  HCD_SubmitRequest (pdev , hc_num);   
 8015d86:	4619      	mov	r1, r3
 8015d88:	f001 fb48 	bl	801741c <HCD_SubmitRequest>
  
  return USBH_OK;
  
}
 8015d8c:	2000      	movs	r0, #0
 8015d8e:	bd70      	pop	{r4, r5, r6, pc}

08015d90 <USBH_BulkSendData>:
  */
USBH_Status USBH_BulkSendData ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{ 
 8015d90:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8015d92:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8015d96:	2400      	movs	r4, #0
 8015d98:	f885 4892 	strb.w	r4, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015d9c:	f103 0415 	add.w	r4, r3, #21
 8015da0:	eb00 1444 	add.w	r4, r0, r4, lsl #5
  pdev->host.hc[hc_num].xfer_len = length;  
 8015da4:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{ 
  pdev->host.hc[hc_num].ep_is_in = 0;
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015da8:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = length;  

 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8015dac:	f895 18a9 	ldrb.w	r1, [r5, #2217]	; 0x8a9
 8015db0:	f504 64be 	add.w	r4, r4, #1520	; 0x5f0
 8015db4:	b101      	cbz	r1, 8015db8 <USBH_BulkSendData+0x28>
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
  }
 else
 { /* Put the PID 1 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA1 ;
 8015db6:	2102      	movs	r1, #2
 8015db8:	7221      	strb	r1, [r4, #8]
 }

  HCD_SubmitRequest (pdev , hc_num);   
 8015dba:	4619      	mov	r1, r3
 8015dbc:	f001 fb2e 	bl	801741c <HCD_SubmitRequest>
  return USBH_OK;
}
 8015dc0:	2000      	movs	r0, #0
 8015dc2:	bd38      	pop	{r3, r4, r5, pc}

08015dc4 <USBH_BulkReceiveData>:
  */
USBH_Status USBH_BulkReceiveData( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8015dc4:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 1;   
 8015dc6:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8015dca:	2401      	movs	r4, #1
 8015dcc:	f885 4892 	strb.w	r4, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015dd0:	f103 0415 	add.w	r4, r3, #21
 8015dd4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
  pdev->host.hc[hc_num].xfer_len = length;
 8015dd8:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
  pdev->host.hc[hc_num].ep_is_in = 1;   
  pdev->host.hc[hc_num].xfer_buff = buff;
 8015ddc:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = length;
  

  if( pdev->host.hc[hc_num].toggle_in == 0)
 8015de0:	f895 18a8 	ldrb.w	r1, [r5, #2216]	; 0x8a8
 8015de4:	f504 64be 	add.w	r4, r4, #1520	; 0x5f0
 8015de8:	b101      	cbz	r1, 8015dec <USBH_BulkReceiveData+0x28>
  {
    pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;
  }
  else
  {
    pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8015dea:	2102      	movs	r1, #2
 8015dec:	7221      	strb	r1, [r4, #8]
  }

  HCD_SubmitRequest (pdev , hc_num);  
 8015dee:	4619      	mov	r1, r3
 8015df0:	f001 fb14 	bl	801741c <HCD_SubmitRequest>
  return USBH_OK;
}
 8015df4:	2000      	movs	r0, #0
 8015df6:	bd38      	pop	{r3, r4, r5, pc}

08015df8 <USBH_GetDescriptor>:
                               USBH_HOST           *phost,                                
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 8015df8:	b530      	push	{r4, r5, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8015dfa:	f062 027f 	orn	r2, r2, #127	; 0x7f
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
  phost->Control.setup.b.wValue.w = value_idx;
 8015dfe:	82cb      	strh	r3, [r1, #22]
  
  if ((value_idx & 0xff00) == USB_DESC_STRING)
 8015e00:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
                               USBH_HOST           *phost,                                
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 8015e04:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8015e08:	9d03      	ldr	r5, [sp, #12]
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8015e0a:	750a      	strb	r2, [r1, #20]
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8015e0c:	2206      	movs	r2, #6
  phost->Control.setup.b.wValue.w = value_idx;
  
  if ((value_idx & 0xff00) == USB_DESC_STRING)
 8015e0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  {
    phost->Control.setup.b.wIndex.w = 0x0409;
 8015e12:	bf0c      	ite	eq
 8015e14:	f240 4309 	movweq	r3, #1033	; 0x409
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
 8015e18:	2300      	movne	r3, #0
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8015e1a:	754a      	strb	r2, [r1, #21]
  {
    phost->Control.setup.b.wIndex.w = 0x0409;
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
 8015e1c:	830b      	strh	r3, [r1, #24]
  }
  phost->Control.setup.b.wLength.w = length;           
  return USBH_CtlReq(pdev, phost, buff , length );     
 8015e1e:	462a      	mov	r2, r5
 8015e20:	4623      	mov	r3, r4
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
  }
  phost->Control.setup.b.wLength.w = length;           
 8015e22:	834c      	strh	r4, [r1, #26]
  return USBH_CtlReq(pdev, phost, buff , length );     
}
 8015e24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
  }
  phost->Control.setup.b.wLength.w = length;           
  return USBH_CtlReq(pdev, phost, buff , length );     
 8015e28:	f7ff bf41 	b.w	8015cae <USBH_CtlReq>

08015e2c <USBH_Get_StringDesc>:
USBH_Status USBH_Get_StringDesc(USB_OTG_CORE_HANDLE *pdev,
                                USBH_HOST *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 8015e2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015e2e:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8015e32:	461d      	mov	r5, r3
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8015e34:	f442 7340 	orr.w	r3, r2, #768	; 0x300
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  pdev->host.Rx_Buffer,
 8015e38:	f200 52f4 	addw	r2, r0, #1524	; 0x5f4
                                uint8_t *buff, 
                                uint16_t length)
{
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8015e3c:	e88d 0044 	stmia.w	sp, {r2, r6}
 8015e40:	2200      	movs	r2, #0
USBH_Status USBH_Get_StringDesc(USB_OTG_CORE_HANDLE *pdev,
                                USBH_HOST *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 8015e42:	4604      	mov	r4, r0
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8015e44:	f7ff ffd8 	bl	8015df8 <USBH_GetDescriptor>
 8015e48:	b9b8      	cbnz	r0, 8015e7a <USBH_Get_StringDesc+0x4e>
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 8015e4a:	f894 35f5 	ldrb.w	r3, [r4, #1525]	; 0x5f5
 8015e4e:	2b03      	cmp	r3, #3
 8015e50:	d113      	bne.n	8015e7a <USBH_Get_StringDesc+0x4e>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 8015e52:	f894 15f4 	ldrb.w	r1, [r4, #1524]	; 0x5f4
 8015e56:	1e8a      	subs	r2, r1, #2
 8015e58:	4296      	cmp	r6, r2
 8015e5a:	bfa8      	it	ge
 8015e5c:	4616      	movge	r6, r2
 8015e5e:	b2b6      	uxth	r6, r6
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 8015e60:	f204 54f6 	addw	r4, r4, #1526	; 0x5f6
    
    for (idx = 0; idx < strlength; idx+=2 )
 8015e64:	4603      	mov	r3, r0
 8015e66:	42b3      	cmp	r3, r6
 8015e68:	d205      	bcs.n	8015e76 <USBH_Get_StringDesc+0x4a>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8015e6a:	5ce1      	ldrb	r1, [r4, r3]
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
    
    for (idx = 0; idx < strlength; idx+=2 )
 8015e6c:	1c9a      	adds	r2, r3, #2
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8015e6e:	f805 1b01 	strb.w	r1, [r5], #1
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
    
    for (idx = 0; idx < strlength; idx+=2 )
 8015e72:	b293      	uxth	r3, r2
 8015e74:	e7f7      	b.n	8015e66 <USBH_Get_StringDesc+0x3a>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
      pdest++;
    }  
    *pdest = 0; /* mark end of string */  
 8015e76:	2300      	movs	r3, #0
 8015e78:	702b      	strb	r3, [r5, #0]
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(pdev->host.Rx_Buffer,buff, length);    
  }
  return status;
}
 8015e7a:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08015e7c <USBH_Get_DevDesc>:
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8015e7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  if((status = USBH_GetDescriptor(pdev, 
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  pdev->host.Rx_Buffer,
 8015e7e:	f200 53f4 	addw	r3, r0, #1524	; 0x5f4
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8015e82:	4616      	mov	r6, r2
  
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev, 
 8015e84:	e88d 0048 	stmia.w	sp, {r3, r6}
 8015e88:	2200      	movs	r2, #0
 8015e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8015e8e:	4604      	mov	r4, r0
 8015e90:	460d      	mov	r5, r1
  
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev, 
 8015e92:	f7ff ffb1 	bl	8015df8 <USBH_GetDescriptor>
 8015e96:	2800      	cmp	r0, #0
 8015e98:	d145      	bne.n	8015f26 <USBH_Get_DevDesc+0xaa>
*/
static void  USBH_ParseDevDesc (USBH_DevDesc_TypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8015e9a:	f894 35f4 	ldrb.w	r3, [r4, #1524]	; 0x5f4
 8015e9e:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8015ea2:	f894 15f5 	ldrb.w	r1, [r4, #1525]	; 0x5f5
 8015ea6:	f885 1023 	strb.w	r1, [r5, #35]	; 0x23
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8015eaa:	f894 25f7 	ldrb.w	r2, [r4, #1527]	; 0x5f7
 8015eae:	f894 35f6 	ldrb.w	r3, [r4, #1526]	; 0x5f6
 8015eb2:	eb03 2102 	add.w	r1, r3, r2, lsl #8
 8015eb6:	84a9      	strh	r1, [r5, #36]	; 0x24
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8015eb8:	f894 25f8 	ldrb.w	r2, [r4, #1528]	; 0x5f8
 8015ebc:	f885 2026 	strb.w	r2, [r5, #38]	; 0x26
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8015ec0:	f894 35f9 	ldrb.w	r3, [r4, #1529]	; 0x5f9
 8015ec4:	f885 3027 	strb.w	r3, [r5, #39]	; 0x27
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8015ec8:	f894 15fa 	ldrb.w	r1, [r4, #1530]	; 0x5fa
 8015ecc:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8015ed0:	f894 25fb 	ldrb.w	r2, [r4, #1531]	; 0x5fb
  
  if (length > 8)
 8015ed4:	2e08      	cmp	r6, #8
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
  dev_desc->bcdUSB             = LE16 (buf +  2);
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8015ed6:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
  
  if (length > 8)
 8015eda:	d924      	bls.n	8015f26 <USBH_Get_DevDesc+0xaa>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8015edc:	f894 15fd 	ldrb.w	r1, [r4, #1533]	; 0x5fd
 8015ee0:	f894 35fc 	ldrb.w	r3, [r4, #1532]	; 0x5fc
 8015ee4:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8015ee8:	856a      	strh	r2, [r5, #42]	; 0x2a
    dev_desc->idProduct          = LE16 (buf + 10);
 8015eea:	f894 15ff 	ldrb.w	r1, [r4, #1535]	; 0x5ff
 8015eee:	f894 35fe 	ldrb.w	r3, [r4, #1534]	; 0x5fe
 8015ef2:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8015ef6:	85aa      	strh	r2, [r5, #44]	; 0x2c
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8015ef8:	f894 1601 	ldrb.w	r1, [r4, #1537]	; 0x601
 8015efc:	f894 3600 	ldrb.w	r3, [r4, #1536]	; 0x600
 8015f00:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8015f04:	85ea      	strh	r2, [r5, #46]	; 0x2e
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8015f06:	f894 1602 	ldrb.w	r1, [r4, #1538]	; 0x602
 8015f0a:	f885 1030 	strb.w	r1, [r5, #48]	; 0x30
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8015f0e:	f894 3603 	ldrb.w	r3, [r4, #1539]	; 0x603
 8015f12:	f885 3031 	strb.w	r3, [r5, #49]	; 0x31
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8015f16:	f894 2604 	ldrb.w	r2, [r4, #1540]	; 0x604
 8015f1a:	f885 2032 	strb.w	r2, [r5, #50]	; 0x32
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8015f1e:	f894 1605 	ldrb.w	r1, [r4, #1541]	; 0x605
 8015f22:	f885 1033 	strb.w	r1, [r5, #51]	; 0x33
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device_prop.Dev_Desc, pdev->host.Rx_Buffer, length);
  }
  return status;      
}
 8015f26:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08015f28 <USBH_Get_CfgDesc>:
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost,                      
                             uint16_t length)

{
 8015f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f2c:	4617      	mov	r7, r2
 8015f2e:	b08d      	sub	sp, #52	; 0x34
  
  if((status = USBH_GetDescriptor(pdev,
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_CONFIGURATION, 
                                  pdev->host.Rx_Buffer,
 8015f30:	f200 54f4 	addw	r4, r0, #1524	; 0x5f4

{
  USBH_Status status;
  uint16_t index = 0;
  
  if((status = USBH_GetDescriptor(pdev,
 8015f34:	e88d 0090 	stmia.w	sp, {r4, r7}
 8015f38:	2200      	movs	r2, #0
 8015f3a:	f44f 7300 	mov.w	r3, #512	; 0x200
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost,                      
                             uint16_t length)

{
 8015f3e:	4606      	mov	r6, r0
 8015f40:	460d      	mov	r5, r1
  USBH_Status status;
  uint16_t index = 0;
  
  if((status = USBH_GetDescriptor(pdev,
 8015f42:	f7ff ff59 	bl	8015df8 <USBH_GetDescriptor>
 8015f46:	9002      	str	r0, [sp, #8]
 8015f48:	2800      	cmp	r0, #0
 8015f4a:	f040 80d1 	bne.w	80160f0 <USBH_Get_CfgDesc+0x1c8>
 8015f4e:	9b02      	ldr	r3, [sp, #8]
                                  USB_DESC_CONFIGURATION, 
                                  pdev->host.Rx_Buffer,
                                  length)) == USBH_OK)
  {
    /*save Cfg descriptor for class parsing usage */
    for( ; index < length ; index ++)
 8015f50:	b29a      	uxth	r2, r3
 8015f52:	42ba      	cmp	r2, r7
 8015f54:	d206      	bcs.n	8015f64 <USBH_Get_CfgDesc+0x3c>
* @param  itf_desc: Interface Descriptor address
* @param  ep_desc: Endpoint Descriptor address
* @param  length: Length of the descriptor
* @retval Status
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
 8015f56:	18f2      	adds	r2, r6, r3
                                  length)) == USBH_OK)
  {
    /*save Cfg descriptor for class parsing usage */
    for( ; index < length ; index ++)
    {
      USBH_CfgDesc[index] = pdev->host.Rx_Buffer[index];
 8015f58:	4867      	ldr	r0, [pc, #412]	; (80160f8 <USBH_Get_CfgDesc+0x1d0>)
 8015f5a:	f892 15f4 	ldrb.w	r1, [r2, #1524]	; 0x5f4
 8015f5e:	5419      	strb	r1, [r3, r0]
 8015f60:	3301      	adds	r3, #1
 8015f62:	e7f5      	b.n	8015f50 <USBH_Get_CfgDesc+0x28>
  
  
  pdesc   = (USBH_DescHeader_t *)buf;
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8015f64:	f896 05f4 	ldrb.w	r0, [r6, #1524]	; 0x5f4
 8015f68:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8015f6c:	f896 15f5 	ldrb.w	r1, [r6, #1525]	; 0x5f5
 8015f70:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8015f74:	f896 25f7 	ldrb.w	r2, [r6, #1527]	; 0x5f7
 8015f78:	f896 35f6 	ldrb.w	r3, [r6, #1526]	; 0x5f6
 8015f7c:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 8015f80:	86e8      	strh	r0, [r5, #54]	; 0x36
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8015f82:	f896 15f8 	ldrb.w	r1, [r6, #1528]	; 0x5f8
 8015f86:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8015f8a:	f896 25f9 	ldrb.w	r2, [r6, #1529]	; 0x5f9
 8015f8e:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8015f92:	f896 35fa 	ldrb.w	r3, [r6, #1530]	; 0x5fa
 8015f96:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8015f9a:	f896 05fb 	ldrb.w	r0, [r6, #1531]	; 0x5fb
 8015f9e:	f885 003b 	strb.w	r0, [r5, #59]	; 0x3b
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 8015fa2:	f896 25fc 	ldrb.w	r2, [r6, #1532]	; 0x5fc
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8015fa6:	2f09      	cmp	r7, #9
  cfg_desc->wTotalLength        = LE16 (buf + 2);
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 8015fa8:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8015fac:	f240 80a0 	bls.w	80160f0 <USBH_Get_CfgDesc+0x1c8>
  {
    ptr = USB_LEN_CFG_DESC;
    
    if ( cfg_desc->bNumInterfaces <= USBH_MAX_NUM_INTERFACES) 
 8015fb0:	2902      	cmp	r1, #2
 8015fb2:	d905      	bls.n	8015fc0 <USBH_Get_CfgDesc+0x98>
          }
         }
        }
      }
    }
    prev_ep_size = 0;
 8015fb4:	4851      	ldr	r0, [pc, #324]	; (80160fc <USBH_Get_CfgDesc+0x1d4>)
    prev_itf = 0; 
 8015fb6:	4952      	ldr	r1, [pc, #328]	; (8016100 <USBH_Get_CfgDesc+0x1d8>)
          }
         }
        }
      }
    }
    prev_ep_size = 0;
 8015fb8:	2300      	movs	r3, #0
 8015fba:	8003      	strh	r3, [r0, #0]
    prev_itf = 0; 
 8015fbc:	700b      	strb	r3, [r1, #0]
 8015fbe:	e097      	b.n	80160f0 <USBH_Get_CfgDesc+0x1c8>
 8015fc0:	494f      	ldr	r1, [pc, #316]	; (8016100 <USBH_Get_CfgDesc+0x1d8>)
 8015fc2:	484e      	ldr	r0, [pc, #312]	; (80160fc <USBH_Get_CfgDesc+0x1d4>)
 8015fc4:	780b      	ldrb	r3, [r1, #0]
 8015fc6:	f8b0 9000 	ldrh.w	r9, [r0]
 8015fca:	930a      	str	r3, [sp, #40]	; 0x28
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
  {
    ptr = USB_LEN_CFG_DESC;
    
    if ( cfg_desc->bNumInterfaces <= USBH_MAX_NUM_INTERFACES) 
 8015fcc:	2209      	movs	r2, #9
    {
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
 8015fce:	8ee9      	ldrh	r1, [r5, #54]	; 0x36
 8015fd0:	4291      	cmp	r1, r2
 8015fd2:	d9ef      	bls.n	8015fb4 <USBH_Get_CfgDesc+0x8c>
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8015fd4:	7823      	ldrb	r3, [r4, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 8015fd6:	18e4      	adds	r4, r4, r3
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8015fd8:	18d2      	adds	r2, r2, r3
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8015fda:	7860      	ldrb	r0, [r4, #1]
 8015fdc:	2804      	cmp	r0, #4
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8015fde:	b292      	uxth	r2, r2
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8015fe0:	d1f5      	bne.n	8015fce <USBH_Get_CfgDesc+0xa6>
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
          pif               = &itf_desc[if_ix];
          
          if((*((uint8_t *)pdesc + 3)) < 3)
 8015fe2:	f894 b003 	ldrb.w	fp, [r4, #3]
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 8015fe6:	78a7      	ldrb	r7, [r4, #2]
          pif               = &itf_desc[if_ix];
          
          if((*((uint8_t *)pdesc + 3)) < 3)
 8015fe8:	f1bb 0f02 	cmp.w	fp, #2
 8015fec:	d8ef      	bhi.n	8015fce <USBH_Get_CfgDesc+0xa6>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8015fee:	7826      	ldrb	r6, [r4, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8015ff0:	7961      	ldrb	r1, [r4, #5]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8015ff2:	9605      	str	r6, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8015ff4:	7926      	ldrb	r6, [r4, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8015ff6:	9106      	str	r1, [sp, #24]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8015ff8:	79a3      	ldrb	r3, [r4, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8015ffa:	79e0      	ldrb	r0, [r4, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8015ffc:	7a21      	ldrb	r1, [r4, #8]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8015ffe:	9307      	str	r3, [sp, #28]
          {
          USBH_ParseInterfaceDesc (&temp_pif, (uint8_t *)pdesc);            
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8016000:	2e02      	cmp	r6, #2
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8016002:	9008      	str	r0, [sp, #32]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8016004:	9109      	str	r1, [sp, #36]	; 0x24
          {
          USBH_ParseInterfaceDesc (&temp_pif, (uint8_t *)pdesc);            
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8016006:	d8e2      	bhi.n	8015fce <USBH_Get_CfgDesc+0xa6>
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 8016008:	b2fb      	uxtb	r3, r7
          pif               = &itf_desc[if_ix];
 801600a:	b258      	sxtb	r0, r3
 801600c:	2109      	movs	r1, #9
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 801600e:	9303      	str	r3, [sp, #12]
          pif               = &itf_desc[if_ix];
 8016010:	fb01 5300 	mla	r3, r1, r0, r5
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 8016014:	3005      	adds	r0, #5
 8016016:	eb05 1100 	add.w	r1, r5, r0, lsl #4
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
          pif               = &itf_desc[if_ix];
 801601a:	333e      	adds	r3, #62	; 0x3e
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 801601c:	9104      	str	r1, [sp, #16]
 801601e:	f04f 0800 	mov.w	r8, #0
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
 8016022:	fa4f fc88 	sxtb.w	ip, r8
 8016026:	45b4      	cmp	ip, r6
 8016028:	dad1      	bge.n	8015fce <USBH_Get_CfgDesc+0xa6>
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 801602a:	7820      	ldrb	r0, [r4, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 801602c:	1824      	adds	r4, r4, r0
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 801602e:	1812      	adds	r2, r2, r0
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8016030:	7861      	ldrb	r1, [r4, #1]
 8016032:	2905      	cmp	r1, #5
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8016034:	b292      	uxth	r2, r2
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8016036:	d1f4      	bne.n	8016022 <USBH_Get_CfgDesc+0xfa>
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 8016038:	9804      	ldr	r0, [sp, #16]
 801603a:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
                
                if(prev_itf != if_ix)
 801603e:	9803      	ldr	r0, [sp, #12]
 8016040:	fa4f fa80 	sxtb.w	sl, r0
 8016044:	980a      	ldr	r0, [sp, #40]	; 0x28
 8016046:	4550      	cmp	r0, sl
 8016048:	d013      	beq.n	8016072 <USBH_Get_CfgDesc+0x14a>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 801604a:	9805      	ldr	r0, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 801604c:	709f      	strb	r7, [r3, #2]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 801604e:	7018      	strb	r0, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8016050:	9806      	ldr	r0, [sp, #24]
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8016052:	f883 b003 	strb.w	fp, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8016056:	7158      	strb	r0, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8016058:	9807      	ldr	r0, [sp, #28]
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 801605a:	711e      	strb	r6, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 801605c:	7198      	strb	r0, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 801605e:	9808      	ldr	r0, [sp, #32]
              {  
                pep               = &ep_desc[if_ix][ep_ix];
                
                if(prev_itf != if_ix)
                {
                  prev_itf = if_ix;
 8016060:	970a      	str	r7, [sp, #40]	; 0x28
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8016062:	71d8      	strb	r0, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8016064:	9809      	ldr	r0, [sp, #36]	; 0x24
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8016066:	f04f 0e04 	mov.w	lr, #4
 801606a:	f883 e001 	strb.w	lr, [r3, #1]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 801606e:	7218      	strb	r0, [r3, #8]
 8016070:	e018      	b.n	80160a4 <USBH_Get_CfgDesc+0x17c>
                  prev_itf = if_ix;
                  USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif); 
                }
                else
                {
                  if(prev_ep_size > LE16((uint8_t *)pdesc + 4))
 8016072:	f894 a004 	ldrb.w	sl, [r4, #4]
 8016076:	7960      	ldrb	r0, [r4, #5]
 8016078:	eb0a 2a00 	add.w	sl, sl, r0, lsl #8
 801607c:	45d1      	cmp	r9, sl
 801607e:	dca6      	bgt.n	8015fce <USBH_Get_CfgDesc+0xa6>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8016080:	9805      	ldr	r0, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8016082:	709f      	strb	r7, [r3, #2]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8016084:	7018      	strb	r0, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8016086:	9806      	ldr	r0, [sp, #24]
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8016088:	f883 b003 	strb.w	fp, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 801608c:	7158      	strb	r0, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 801608e:	9807      	ldr	r0, [sp, #28]
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8016090:	711e      	strb	r6, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8016092:	7198      	strb	r0, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8016094:	9808      	ldr	r0, [sp, #32]
 8016096:	71d8      	strb	r0, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8016098:	9809      	ldr	r0, [sp, #36]	; 0x24
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 801609a:	f04f 0904 	mov.w	r9, #4
 801609e:	f883 9001 	strb.w	r9, [r3, #1]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 80160a2:	7218      	strb	r0, [r3, #8]
*/
static void  USBH_ParseEPDesc (USBH_EpDesc_TypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80160a4:	f894 9000 	ldrb.w	r9, [r4]
 80160a8:	9804      	ldr	r0, [sp, #16]
 80160aa:	f800 903c 	strb.w	r9, [r0, ip, lsl #3]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80160ae:	f894 c001 	ldrb.w	ip, [r4, #1]
 80160b2:	f881 c001 	strb.w	ip, [r1, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80160b6:	78a0      	ldrb	r0, [r4, #2]
 80160b8:	7088      	strb	r0, [r1, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80160ba:	f894 e003 	ldrb.w	lr, [r4, #3]
 80160be:	f881 e003 	strb.w	lr, [r1, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80160c2:	f894 9005 	ldrb.w	r9, [r4, #5]
 80160c6:	f894 c004 	ldrb.w	ip, [r4, #4]
 80160ca:	eb0c 2009 	add.w	r0, ip, r9, lsl #8
 80160ce:	8088      	strh	r0, [r1, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 80160d0:	f894 e006 	ldrb.w	lr, [r4, #6]
 80160d4:	f881 e006 	strb.w	lr, [r1, #6]
                  {
                    USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif);    
                  }
                }
                USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
                prev_ep_size = LE16((uint8_t *)pdesc + 4);
 80160d8:	f894 9005 	ldrb.w	r9, [r4, #5]
 80160dc:	7921      	ldrb	r1, [r4, #4]
                ep_ix++;
 80160de:	f108 0801 	add.w	r8, r8, #1
                  {
                    USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif);    
                  }
                }
                USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
                prev_ep_size = LE16((uint8_t *)pdesc + 4);
 80160e2:	eb01 2009 	add.w	r0, r1, r9, lsl #8
 80160e6:	fa1f f980 	uxth.w	r9, r0
                ep_ix++;
 80160ea:	fa5f f888 	uxtb.w	r8, r8
 80160ee:	e798      	b.n	8016022 <USBH_Get_CfgDesc+0xfa>
                       pdev->host.Rx_Buffer,
                       length); 
    
  }
  return status;
}
 80160f0:	9802      	ldr	r0, [sp, #8]
 80160f2:	b00d      	add	sp, #52	; 0x34
 80160f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160f8:	20003d10 	.word	0x20003d10
 80160fc:	200005da 	.word	0x200005da
 8016100:	200005dc 	.word	0x200005dc

08016104 <USBH_SetAddress>:
* @retval Status
*/
USBH_Status USBH_SetAddress(USB_OTG_CORE_HANDLE *pdev, 
                            USBH_HOST *phost,
                            uint8_t DeviceAddress)
{
 8016104:	b530      	push	{r4, r5, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8016106:	2400      	movs	r4, #0
    USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8016108:	2505      	movs	r5, #5
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 801610a:	82ca      	strh	r2, [r1, #22]
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
 801610c:	4623      	mov	r3, r4
 801610e:	4622      	mov	r2, r4
*/
USBH_Status USBH_SetAddress(USB_OTG_CORE_HANDLE *pdev, 
                            USBH_HOST *phost,
                            uint8_t DeviceAddress)
{
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8016110:	750c      	strb	r4, [r1, #20]
    USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8016112:	754d      	strb	r5, [r1, #21]
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
  phost->Control.setup.b.wIndex.w = 0;
 8016114:	830c      	strh	r4, [r1, #24]
  phost->Control.setup.b.wLength.w = 0;
 8016116:	834c      	strh	r4, [r1, #26]
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
}
 8016118:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
 801611c:	f7ff bdc7 	b.w	8015cae <USBH_CtlReq>

08016120 <USBH_SetCfg>:
* @retval Status
*/
USBH_Status USBH_SetCfg(USB_OTG_CORE_HANDLE *pdev, 
                        USBH_HOST *phost,
                        uint16_t cfg_idx)
{
 8016120:	b530      	push	{r4, r5, lr}
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 8016122:	2400      	movs	r4, #0
    USB_REQ_TYPE_STANDARD;
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8016124:	2509      	movs	r5, #9
  phost->Control.setup.b.wValue.w = cfg_idx;
 8016126:	82ca      	strh	r2, [r1, #22]
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;           
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
 8016128:	4623      	mov	r3, r4
 801612a:	4622      	mov	r2, r4
USBH_Status USBH_SetCfg(USB_OTG_CORE_HANDLE *pdev, 
                        USBH_HOST *phost,
                        uint16_t cfg_idx)
{
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 801612c:	750c      	strb	r4, [r1, #20]
    USB_REQ_TYPE_STANDARD;
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801612e:	754d      	strb	r5, [r1, #21]
  phost->Control.setup.b.wValue.w = cfg_idx;
  phost->Control.setup.b.wIndex.w = 0;
 8016130:	830c      	strh	r4, [r1, #24]
  phost->Control.setup.b.wLength.w = 0;           
 8016132:	834c      	strh	r4, [r1, #26]
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
}
 8016134:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
  phost->Control.setup.b.wValue.w = cfg_idx;
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;           
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
 8016138:	f7ff bdb9 	b.w	8015cae <USBH_CtlReq>

0801613c <USBH_ClrFeature>:
*/
USBH_Status USBH_ClrFeature(USB_OTG_CORE_HANDLE *pdev,
                            USBH_HOST *phost,
                            uint8_t ep_num, 
                            uint8_t hc_num) 
{
 801613c:	b530      	push	{r4, r5, lr}
 801613e:	f103 0345 	add.w	r3, r3, #69	; 0x45
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
  { /* EP Type is IN */
    pdev->host.hc[hc_num].toggle_in = 0; 
 8016142:	eb00 1343 	add.w	r3, r0, r3, lsl #5
                            USBH_HOST *phost,
                            uint8_t ep_num, 
                            uint8_t hc_num) 
{
  
  phost->Control.setup.b.bmRequestType = USB_H2D | 
 8016146:	2402      	movs	r4, #2
 8016148:	750c      	strb	r4, [r1, #20]
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 801614a:	2501      	movs	r5, #1
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 801614c:	2400      	movs	r4, #0
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
 801614e:	f012 0f80 	tst.w	r2, #128	; 0x80
  
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8016152:	754d      	strb	r5, [r1, #21]
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
  phost->Control.setup.b.wIndex.w = ep_num;
 8016154:	830a      	strh	r2, [r1, #24]
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8016156:	82cc      	strh	r4, [r1, #22]
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
 8016158:	834c      	strh	r4, [r1, #26]
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
  { /* EP Type is IN */
    pdev->host.hc[hc_num].toggle_in = 0; 
 801615a:	bf14      	ite	ne
 801615c:	721c      	strbne	r4, [r3, #8]
  }
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
 801615e:	725c      	strbeq	r4, [r3, #9]
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 8016160:	2200      	movs	r2, #0
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8016162:	4625      	mov	r5, r4
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 8016164:	4613      	mov	r3, r2
}
 8016166:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 801616a:	f7ff bda0 	b.w	8015cae <USBH_CtlReq>
	...

08016170 <USB_OTG_EnableCommonInt>:
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8016170:	68c3      	ldr	r3, [r0, #12]
  int_mask.b.usbsuspend = 1; 
  
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
 8016172:	4803      	ldr	r0, [pc, #12]	; (8016180 <USB_OTG_EnableCommonInt+0x10>)
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8016174:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8016178:	615a      	str	r2, [r3, #20]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 801617a:	6198      	str	r0, [r3, #24]
 801617c:	4770      	bx	lr
 801617e:	bf00      	nop
 8016180:	d0000804 	.word	0xd0000804

08016184 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 8016184:	b537      	push	{r0, r1, r2, r4, r5, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 8016186:	2300      	movs	r3, #0
 8016188:	4c10      	ldr	r4, [pc, #64]	; (80161cc <USB_OTG_CoreReset+0x48>)
 801618a:	9301      	str	r3, [sp, #4]
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 801618c:	4605      	mov	r5, r0
  
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 801618e:	2003      	movs	r0, #3
 8016190:	f7fd faae 	bl	80136f0 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8016194:	68e8      	ldr	r0, [r5, #12]
 8016196:	6902      	ldr	r2, [r0, #16]
    if (++count > 200000)
 8016198:	3c01      	subs	r4, #1
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 801619a:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 801619c:	d013      	beq.n	80161c6 <USB_OTG_CoreReset+0x42>
    {
      return USB_OTG_OK;
    }
  }
  while (greset.b.ahbidle == 0);
 801619e:	9901      	ldr	r1, [sp, #4]
 80161a0:	2900      	cmp	r1, #0
 80161a2:	daf4      	bge.n	801618e <USB_OTG_CoreReset+0xa>
  /* Core Soft Reset */
  count = 0;
  greset.b.csftrst = 1;
 80161a4:	9b01      	ldr	r3, [sp, #4]
 80161a6:	f043 0201 	orr.w	r2, r3, #1
 80161aa:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80161ac:	9901      	ldr	r1, [sp, #4]
 80161ae:	4a07      	ldr	r2, [pc, #28]	; (80161cc <USB_OTG_CoreReset+0x48>)
 80161b0:	6101      	str	r1, [r0, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80161b2:	6903      	ldr	r3, [r0, #16]
    if (++count > 200000)
 80161b4:	3a01      	subs	r2, #1
  count = 0;
  greset.b.csftrst = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80161b6:	9301      	str	r3, [sp, #4]
    if (++count > 200000)
 80161b8:	d002      	beq.n	80161c0 <USB_OTG_CoreReset+0x3c>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 80161ba:	9901      	ldr	r1, [sp, #4]
 80161bc:	07c9      	lsls	r1, r1, #31
 80161be:	d4f8      	bmi.n	80161b2 <USB_OTG_CoreReset+0x2e>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80161c0:	2003      	movs	r0, #3
 80161c2:	f7fd fa95 	bl	80136f0 <USB_OTG_BSP_uDelay>
  return status;
}
 80161c6:	2000      	movs	r0, #0
 80161c8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80161ca:	bf00      	nop
 80161cc:	00030d41 	.word	0x00030d41

080161d0 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 80161d0:	b530      	push	{r4, r5, lr}
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 80161d2:	78c4      	ldrb	r4, [r0, #3]
 80161d4:	b96c      	cbnz	r4, 80161f2 <USB_OTG_WritePacket+0x22>
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 80161d6:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 80161da:	3303      	adds	r3, #3
    fifo = pdev->regs.DFIFO[ch_ep_num];
 80161dc:	f8d0 50d0 	ldr.w	r5, [r0, #208]	; 0xd0
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 80161e0:	109b      	asrs	r3, r3, #2
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 80161e2:	4622      	mov	r2, r4
 80161e4:	429a      	cmp	r2, r3
 80161e6:	d004      	beq.n	80161f2 <USB_OTG_WritePacket+0x22>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 80161e8:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 80161ec:	3201      	adds	r2, #1
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 80161ee:	6028      	str	r0, [r5, #0]
 80161f0:	e7f8      	b.n	80161e4 <USB_OTG_WritePacket+0x14>
    }
  }
  return status;
}
 80161f2:	2000      	movs	r0, #0
 80161f4:	bd30      	pop	{r4, r5, pc}

080161f6 <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 80161f6:	b510      	push	{r4, lr}
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 80161f8:	3203      	adds	r2, #3
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 80161fa:	f8d0 40d0 	ldr.w	r4, [r0, #208]	; 0xd0
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 80161fe:	1092      	asrs	r2, r2, #2
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8016200:	2300      	movs	r3, #0
 8016202:	4293      	cmp	r3, r2
 8016204:	ea4f 0083 	mov.w	r0, r3, lsl #2
 8016208:	d004      	beq.n	8016214 <USB_OTG_ReadPacket+0x1e>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 801620a:	6820      	ldr	r0, [r4, #0]
 801620c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8016210:	3301      	adds	r3, #1
 8016212:	e7f6      	b.n	8016202 <USB_OTG_ReadPacket+0xc>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
}
 8016214:	1808      	adds	r0, r1, r0
 8016216:	bd10      	pop	{r4, pc}

08016218 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 8016218:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 801621a:	2300      	movs	r3, #0
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 801621c:	2201      	movs	r2, #1
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 801621e:	2440      	movs	r4, #64	; 0x40
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 8016220:	2901      	cmp	r1, #1
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 8016222:	70c3      	strb	r3, [r0, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8016224:	7082      	strb	r2, [r0, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 8016226:	8084      	strh	r4, [r0, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 8016228:	d10c      	bne.n	8016244 <USB_OTG_SelectCore+0x2c>
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
    pdev->cfg.host_channels    = 8 ;
    pdev->cfg.dev_endpoints    = 4 ;
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 801622a:	2302      	movs	r3, #2
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
    pdev->cfg.host_channels    = 8 ;
 801622c:	2608      	movs	r6, #8
    pdev->cfg.dev_endpoints    = 4 ;
 801622e:	2204      	movs	r2, #4
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 8016230:	f44f 74a0 	mov.w	r4, #320	; 0x140
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 8016234:	7203      	strb	r3, [r0, #8]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 8016236:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 8 ;
 8016238:	7006      	strb	r6, [r0, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 801623a:	7042      	strb	r2, [r0, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 801623c:	80c4      	strh	r4, [r0, #6]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 801623e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8016242:	e009      	b.n	8016258 <USB_OTG_SelectCore+0x40>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 8016244:	b941      	cbnz	r1, 8016258 <USB_OTG_SelectCore+0x40>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
 8016246:	230c      	movs	r3, #12
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 8016248:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 12 ;
 801624a:	7003      	strb	r3, [r0, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 801624c:	2106      	movs	r1, #6
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 801624e:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 8016252:	4b20      	ldr	r3, [pc, #128]	; (80162d4 <USB_OTG_SelectCore+0xbc>)
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
    pdev->cfg.dev_endpoints    = 6 ;
 8016254:	7041      	strb	r1, [r0, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8016256:	80c5      	strh	r5, [r0, #6]
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 8016258:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 801625c:	7845      	ldrb	r5, [r0, #1]
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 801625e:	6101      	str	r1, [r0, #16]
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 8016260:	60c3      	str	r3, [r0, #12]
 8016262:	4602      	mov	r2, r0
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8016264:	4619      	mov	r1, r3
 8016266:	2400      	movs	r4, #0
 8016268:	3204      	adds	r2, #4
 801626a:	42ac      	cmp	r4, r5
 801626c:	f101 0620 	add.w	r6, r1, #32
 8016270:	d208      	bcs.n	8016284 <USB_OTG_SelectCore+0x6c>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 8016272:	f501 6710 	add.w	r7, r1, #2304	; 0x900
 8016276:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 801627a:	6511      	str	r1, [r2, #80]	; 0x50
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 801627c:	6157      	str	r7, [r2, #20]
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 801627e:	3401      	adds	r4, #1
 8016280:	4631      	mov	r1, r6
 8016282:	e7f1      	b.n	8016268 <USB_OTG_SelectCore+0x50>
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 8016284:	f503 6480 	add.w	r4, r3, #1024	; 0x400
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 8016288:	f503 6188 	add.w	r1, r3, #1088	; 0x440
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 801628c:	6144      	str	r4, [r0, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 801628e:	7804      	ldrb	r4, [r0, #0]
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 8016290:	f8c0 10cc 	str.w	r1, [r0, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8016294:	2200      	movs	r2, #0
 8016296:	f503 61a0 	add.w	r1, r3, #1280	; 0x500
 801629a:	42a2      	cmp	r2, r4
 801629c:	d206      	bcs.n	80162ac <USB_OTG_SelectCore+0x94>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 801629e:	eb00 0582 	add.w	r5, r0, r2, lsl #2
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80162a2:	3201      	adds	r2, #1
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 80162a4:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
 80162a8:	3120      	adds	r1, #32
 80162aa:	e7f6      	b.n	801629a <USB_OTG_SelectCore+0x82>
 80162ac:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80162b0:	2200      	movs	r2, #0
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80162b2:	42a2      	cmp	r2, r4
 80162b4:	d207      	bcs.n	80162c6 <USB_OTG_SelectCore+0xae>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 80162b6:	eb00 0582 	add.w	r5, r0, r2, lsl #2
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80162ba:	3201      	adds	r2, #1
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80162bc:	f8c5 10d0 	str.w	r1, [r5, #208]	; 0xd0
 80162c0:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80162c4:	e7f5      	b.n	80162b2 <USB_OTG_SelectCore+0x9a>
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 80162c6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80162ca:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  
  return status;
}
 80162ce:	2000      	movs	r0, #0
 80162d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80162d2:	bf00      	nop
 80162d4:	40040000 	.word	0x40040000

080162d8 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 80162d8:	b538      	push	{r3, r4, r5, lr}
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 80162da:	7a03      	ldrb	r3, [r0, #8]
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  usbcfg.d32 = 0;
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
 80162dc:	2500      	movs	r5, #0
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 80162de:	2b01      	cmp	r3, #1
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 80162e0:	4604      	mov	r4, r0
 80162e2:	68c3      	ldr	r3, [r0, #12]
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 80162e4:	d11f      	bne.n	8016326 <USB_OTG_CoreInit+0x4e>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 80162e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
    gccfg.b.pwdn = 0;
    
    if (pdev->cfg.Sof_output)
 80162e8:	7a61      	ldrb	r1, [r4, #9]
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
    gccfg.b.pwdn = 0;
 80162ea:	f365 4010 	bfi	r0, r5, #16, #1
    
    if (pdev->cfg.Sof_output)
 80162ee:	b109      	cbz	r1, 80162f4 <USB_OTG_CoreInit+0x1c>
    {
      gccfg.b.sofouten = 1;   
 80162f0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 80162f4:	6398      	str	r0, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80162f6:	68da      	ldr	r2, [r3, #12]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 80162f8:	f36f 1286 	bfc	r2, #6, #1
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 80162fc:	f36f 5296 	bfc	r2, #22, #1
    
    usbcfg.b.ulpi_fsls = 0;
 8016300:	f36f 4251 	bfc	r2, #17, #1
    usbcfg.b.ulpi_clk_sus_m = 0;
 8016304:	f36f 42d3 	bfc	r2, #19, #1
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8016308:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 801630a:	4620      	mov	r0, r4
 801630c:	f7ff ff3a 	bl	8016184 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 8016310:	78e3      	ldrb	r3, [r4, #3]
 8016312:	2b01      	cmp	r3, #1
 8016314:	d119      	bne.n	801634a <USB_OTG_CoreInit+0x72>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8016316:	2105      	movs	r1, #5
 8016318:	f361 0544 	bfi	r5, r1, #1, #4
      ahbcfg.b.dmaenable = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 801631c:	68e0      	ldr	r0, [r4, #12]
    
    if(pdev->cfg.dma_enable == 1)
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
      ahbcfg.b.dmaenable = 1;
 801631e:	f045 0520 	orr.w	r5, r5, #32
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8016322:	6085      	str	r5, [r0, #8]
 8016324:	e011      	b.n	801634a <USB_OTG_CoreInit+0x72>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 8016326:	68da      	ldr	r2, [r3, #12]
    usbcfg.b.physel  = 1; /* FS Interface */
 8016328:	f042 0140 	orr.w	r1, r2, #64	; 0x40
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 801632c:	60d9      	str	r1, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 801632e:	f7ff ff29 	bl	8016184 <USB_OTG_CoreReset>
    gccfg.b.vbussensingB = 1 ;     
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
#endif    
    
    if(pdev->cfg.Sof_output)
 8016332:	7a60      	ldrb	r0, [r4, #9]
    {
      gccfg.b.sofouten = 1;  
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8016334:	68e3      	ldr	r3, [r4, #12]
    gccfg.b.disablevbussensing = 1; 
#endif    
    
    if(pdev->cfg.Sof_output)
    {
      gccfg.b.sofouten = 1;  
 8016336:	2800      	cmp	r0, #0
 8016338:	bf0c      	ite	eq
 801633a:	f44f 1234 	moveq.w	r2, #2949120	; 0x2d0000
 801633e:	f44f 1274 	movne.w	r2, #3997696	; 0x3d0000
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8016342:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 8016344:	2014      	movs	r0, #20
 8016346:	f7fd f9d6 	bl	80136f6 <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 801634a:	78e2      	ldrb	r2, [r4, #3]
 801634c:	2a01      	cmp	r2, #1
 801634e:	d106      	bne.n	801635e <USB_OTG_CoreInit+0x86>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 8016350:	68e3      	ldr	r3, [r4, #12]
 8016352:	6899      	ldr	r1, [r3, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8016354:	f021 003e 	bic.w	r0, r1, #62	; 0x3e
    ahbcfg.b.dmaenable = 1;
 8016358:	f040 022a 	orr.w	r2, r0, #42	; 0x2a
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 801635c:	609a      	str	r2, [r3, #8]
    
  }
  /* initialize OTG features */
#ifdef  USE_OTG_MODE
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 801635e:	68e3      	ldr	r3, [r4, #12]
 8016360:	68d9      	ldr	r1, [r3, #12]
  usbcfg.b.hnpcap = 1;
  usbcfg.b.srpcap = 1;
 8016362:	f441 7040 	orr.w	r0, r1, #768	; 0x300
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8016366:	60d8      	str	r0, [r3, #12]
  USB_OTG_EnableCommonInt(pdev);
 8016368:	4620      	mov	r0, r4
 801636a:	f7ff ff01 	bl	8016170 <USB_OTG_EnableCommonInt>
#endif
  return status;
}
 801636e:	2000      	movs	r0, #0
 8016370:	bd38      	pop	{r3, r4, r5, pc}

08016372 <USB_OTG_EnableGlobalInt>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 8016372:	68c3      	ldr	r3, [r0, #12]
 8016374:	689a      	ldr	r2, [r3, #8]
 8016376:	f042 0001 	orr.w	r0, r2, #1
 801637a:	6098      	str	r0, [r3, #8]
  return status;
}
 801637c:	2000      	movs	r0, #0
 801637e:	4770      	bx	lr

08016380 <USB_OTG_DisableGlobalInt>:
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 8016380:	68c3      	ldr	r3, [r0, #12]
 8016382:	689a      	ldr	r2, [r3, #8]
 8016384:	f022 0001 	bic.w	r0, r2, #1
 8016388:	6098      	str	r0, [r3, #8]
  return status;
}
 801638a:	2000      	movs	r0, #0
 801638c:	4770      	bx	lr
	...

08016390 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 8016390:	b507      	push	{r0, r1, r2, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
 8016392:	2300      	movs	r3, #0
 8016394:	9301      	str	r3, [sp, #4]
  greset.b.txfflsh = 1;
 8016396:	9a01      	ldr	r2, [sp, #4]
 8016398:	f042 0320 	orr.w	r3, r2, #32
 801639c:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 801639e:	9a01      	ldr	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80163a0:	4b09      	ldr	r3, [pc, #36]	; (80163c8 <USB_OTG_FlushTxFifo+0x38>)
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
  greset.b.txfflsh = 1;
  greset.b.txfnum  = num;
 80163a2:	f361 128a 	bfi	r2, r1, #6, #5
 80163a6:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80163a8:	68c2      	ldr	r2, [r0, #12]
 80163aa:	9801      	ldr	r0, [sp, #4]
 80163ac:	6110      	str	r0, [r2, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80163ae:	6911      	ldr	r1, [r2, #16]
    if (++count > 200000)
 80163b0:	3b01      	subs	r3, #1
  greset.b.txfflsh = 1;
  greset.b.txfnum  = num;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80163b2:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 80163b4:	d002      	beq.n	80163bc <USB_OTG_FlushTxFifo+0x2c>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 80163b6:	9801      	ldr	r0, [sp, #4]
 80163b8:	0680      	lsls	r0, r0, #26
 80163ba:	d4f8      	bmi.n	80163ae <USB_OTG_FlushTxFifo+0x1e>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80163bc:	2003      	movs	r0, #3
 80163be:	f7fd f997 	bl	80136f0 <USB_OTG_BSP_uDelay>
  return status;
}
 80163c2:	2000      	movs	r0, #0
 80163c4:	bd0e      	pop	{r1, r2, r3, pc}
 80163c6:	bf00      	nop
 80163c8:	00030d41 	.word	0x00030d41

080163cc <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 80163cc:	b507      	push	{r0, r1, r2, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 80163ce:	2300      	movs	r3, #0
 80163d0:	9301      	str	r3, [sp, #4]
  greset.b.rxfflsh = 1;
 80163d2:	9901      	ldr	r1, [sp, #4]
 80163d4:	f041 0210 	orr.w	r2, r1, #16
 80163d8:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80163da:	68c0      	ldr	r0, [r0, #12]
 80163dc:	9b01      	ldr	r3, [sp, #4]
 80163de:	4a07      	ldr	r2, [pc, #28]	; (80163fc <USB_OTG_FlushRxFifo+0x30>)
 80163e0:	6103      	str	r3, [r0, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80163e2:	6901      	ldr	r1, [r0, #16]
    if (++count > 200000)
 80163e4:	3a01      	subs	r2, #1
  greset.d32 = 0;
  greset.b.rxfflsh = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80163e6:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 80163e8:	d002      	beq.n	80163f0 <USB_OTG_FlushRxFifo+0x24>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 80163ea:	9b01      	ldr	r3, [sp, #4]
 80163ec:	06d9      	lsls	r1, r3, #27
 80163ee:	d4f8      	bmi.n	80163e2 <USB_OTG_FlushRxFifo+0x16>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80163f0:	2003      	movs	r0, #3
 80163f2:	f7fd f97d 	bl	80136f0 <USB_OTG_BSP_uDelay>
  return status;
}
 80163f6:	2000      	movs	r0, #0
 80163f8:	bd0e      	pop	{r1, r2, r3, pc}
 80163fa:	bf00      	nop
 80163fc:	00030d41 	.word	0x00030d41

08016400 <USB_OTG_SetCurrentMode>:
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8016400:	68c2      	ldr	r2, [r0, #12]
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 8016402:	b508      	push	{r3, lr}
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8016404:	68d3      	ldr	r3, [r2, #12]
  
  usbcfg.b.force_host = 0;
  usbcfg.b.force_dev = 0;
  
  if ( mode == HOST_MODE)
 8016406:	2901      	cmp	r1, #1
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  usbcfg.b.force_host = 0;
 8016408:	f36f 735d 	bfc	r3, #29, #1
  usbcfg.b.force_dev = 0;
 801640c:	f36f 739e 	bfc	r3, #30, #1
  
  if ( mode == HOST_MODE)
 8016410:	d102      	bne.n	8016418 <USB_OTG_SetCurrentMode+0x18>
  {
    usbcfg.b.force_host = 1;
 8016412:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016416:	e002      	b.n	801641e <USB_OTG_SetCurrentMode+0x1e>
  }
  else if ( mode == DEVICE_MODE)
 8016418:	b909      	cbnz	r1, 801641e <USB_OTG_SetCurrentMode+0x1e>
  {
    usbcfg.b.force_dev = 1;
 801641a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_BSP_mDelay(50);
 801641e:	2032      	movs	r0, #50	; 0x32
  else if ( mode == DEVICE_MODE)
  {
    usbcfg.b.force_dev = 1;
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8016420:	60d3      	str	r3, [r2, #12]
  USB_OTG_BSP_mDelay(50);
 8016422:	f7fd f968 	bl	80136f6 <USB_OTG_BSP_mDelay>
  return status;
}
 8016426:	2000      	movs	r0, #0
 8016428:	bd08      	pop	{r3, pc}

0801642a <USB_OTG_IsDeviceMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 801642a:	68c3      	ldr	r3, [r0, #12]
 801642c:	6958      	ldr	r0, [r3, #20]
 801642e:	f000 0101 	and.w	r1, r0, #1
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
}
 8016432:	f081 0001 	eor.w	r0, r1, #1
 8016436:	4770      	bx	lr

08016438 <USB_OTG_IsHostMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 8016438:	68c3      	ldr	r3, [r0, #12]
 801643a:	6958      	ldr	r0, [r3, #20]
* @retval num_in_ep
*/
uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) == HOST_MODE);
}
 801643c:	f000 0001 	and.w	r0, r0, #1
 8016440:	4770      	bx	lr

08016442 <USB_OTG_ReadCoreItr>:
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v = 0;
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8016442:	68c3      	ldr	r3, [r0, #12]
 8016444:	695a      	ldr	r2, [r3, #20]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 8016446:	6998      	ldr	r0, [r3, #24]
  return v;
}
 8016448:	4010      	ands	r0, r2
 801644a:	4770      	bx	lr

0801644c <USB_OTG_IsEvenFrame>:
* @param  pdev : Selected device
* @retval Frame number
*/
uint8_t USB_OTG_IsEvenFrame (USB_OTG_CORE_HANDLE *pdev) 
{
  return !(USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0x1);
 801644c:	6943      	ldr	r3, [r0, #20]
 801644e:	6898      	ldr	r0, [r3, #8]
 8016450:	f000 0101 	and.w	r1, r0, #1
}
 8016454:	f081 0001 	eor.w	r0, r1, #1
 8016458:	4770      	bx	lr

0801645a <USB_OTG_EnableHostInt>:
* @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
{
 801645a:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 801645c:	68c3      	ldr	r3, [r0, #12]
* @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
{
 801645e:	4604      	mov	r4, r0
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
 8016460:	2500      	movs	r5, #0
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
  
  /* Clear any pending interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 8016462:	f04f 32ff 	mov.w	r2, #4294967295
{
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 8016466:	619d      	str	r5, [r3, #24]
  
  /* Clear any pending interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 8016468:	615a      	str	r2, [r3, #20]
  
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 801646a:	f7ff fe81 	bl	8016170 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 801646e:	78e0      	ldrb	r0, [r4, #3]
  {  
    intmsk.b.rxstsqlvl  = 1;
 8016470:	42a8      	cmp	r0, r5
 8016472:	bf0c      	ite	eq
 8016474:	2110      	moveq	r1, #16
 8016476:	4629      	movne	r1, r5
  }  
  intmsk.b.portintr   = 1;
  intmsk.b.hcintr     = 1;
  intmsk.b.disconnect = 1;  
 8016478:	f041 530c 	orr.w	r3, r1, #587202560	; 0x23000000
  intmsk.b.sofintr    = 1;  
 801647c:	f043 0208 	orr.w	r2, r3, #8
  intmsk.b.incomplisoout  = 1; 
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8016480:	68e3      	ldr	r3, [r4, #12]
 8016482:	6999      	ldr	r1, [r3, #24]
  }  
  intmsk.b.portintr   = 1;
  intmsk.b.hcintr     = 1;
  intmsk.b.disconnect = 1;  
  intmsk.b.sofintr    = 1;  
  intmsk.b.incomplisoout  = 1; 
 8016484:	f442 1000 	orr.w	r0, r2, #2097152	; 0x200000
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8016488:	ea21 0100 	bic.w	r1, r1, r0
 801648c:	ea41 0200 	orr.w	r2, r1, r0
 8016490:	619a      	str	r2, [r3, #24]
  return status;
}
 8016492:	4628      	mov	r0, r5
 8016494:	bd38      	pop	{r3, r4, r5, pc}

08016496 <USB_OTG_InitFSLSPClkSel>:
*/
void USB_OTG_InitFSLSPClkSel(USB_OTG_CORE_HANDLE *pdev , uint8_t freq)
{
  USB_OTG_HCFG_TypeDef   hcfg;
  
  hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 8016496:	6943      	ldr	r3, [r0, #20]
 8016498:	681a      	ldr	r2, [r3, #0]
  hcfg.b.fslspclksel = freq;
 801649a:	f361 0201 	bfi	r2, r1, #0, #2
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 801649e:	601a      	str	r2, [r3, #0]
 80164a0:	4770      	bx	lr

080164a2 <USB_OTG_ReadHPRT0>:
*/
uint32_t USB_OTG_ReadHPRT0(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 80164a2:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 80164a6:	6818      	ldr	r0, [r3, #0]
  hprt0.b.prtena = 0;
  hprt0.b.prtconndet = 0;
  hprt0.b.prtenchng = 0;
  hprt0.b.prtovrcurrchng = 0;
  return hprt0.d32;
}
 80164a8:	f020 002e 	bic.w	r0, r0, #46	; 0x2e
 80164ac:	4770      	bx	lr

080164ae <USB_OTG_DriveVbus>:
* @param  pdev : Selected device
* @param  state : VBUS state
* @retval None
*/
void USB_OTG_DriveVbus (USB_OTG_CORE_HANDLE *pdev, uint8_t state)
{
 80164ae:	b538      	push	{r3, r4, r5, lr}
 80164b0:	4604      	mov	r4, r0
 80164b2:	460d      	mov	r5, r1
  USB_OTG_HPRT0_TypeDef     hprt0;
  
  hprt0.d32 = 0;
  
  /* enable disable the external charge pump */
  USB_OTG_BSP_DriveVBUS(pdev, state);
 80164b4:	f7fd f948 	bl	8013748 <USB_OTG_BSP_DriveVBUS>
  
  /* Turn on the Host port power. */
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 80164b8:	4620      	mov	r0, r4
 80164ba:	f7ff fff2 	bl	80164a2 <USB_OTG_ReadHPRT0>
  if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
 80164be:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80164c2:	f002 0110 	and.w	r1, r2, #16
 80164c6:	b2cb      	uxtb	r3, r1
 80164c8:	b933      	cbnz	r3, 80164d8 <USB_OTG_DriveVbus+0x2a>
 80164ca:	2d01      	cmp	r5, #1
 80164cc:	d104      	bne.n	80164d8 <USB_OTG_DriveVbus+0x2a>
  {
    hprt0.b.prtpwr = 1;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 80164ce:	f8d4 20cc 	ldr.w	r2, [r4, #204]	; 0xcc
  
  /* Turn on the Host port power. */
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
  {
    hprt0.b.prtpwr = 1;
 80164d2:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 80164d6:	6010      	str	r0, [r2, #0]
  }
  if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
 80164d8:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80164dc:	f001 0310 	and.w	r3, r1, #16
 80164e0:	b2da      	uxtb	r2, r3
 80164e2:	b12a      	cbz	r2, 80164f0 <USB_OTG_DriveVbus+0x42>
 80164e4:	b925      	cbnz	r5, 80164f0 <USB_OTG_DriveVbus+0x42>
  {
    hprt0.b.prtpwr = 0;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 80164e6:	f8d4 10cc 	ldr.w	r1, [r4, #204]	; 0xcc
    hprt0.b.prtpwr = 1;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  }
  if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
  {
    hprt0.b.prtpwr = 0;
 80164ea:	f365 300c 	bfi	r0, r5, #12, #1
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 80164ee:	6008      	str	r0, [r1, #0]
  }
  
  USB_OTG_BSP_mDelay(200);
 80164f0:	20c8      	movs	r0, #200	; 0xc8
}
 80164f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  {
    hprt0.b.prtpwr = 0;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  }
  
  USB_OTG_BSP_mDelay(200);
 80164f6:	f7fd b8fe 	b.w	80136f6 <USB_OTG_BSP_mDelay>

080164fa <USB_OTG_ReadHostAllChannels_intr>:
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadHostAllChannels_intr (USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32 (&pdev->regs.HREGS->HAINT));
 80164fa:	6943      	ldr	r3, [r0, #20]
 80164fc:	6958      	ldr	r0, [r3, #20]
}
 80164fe:	4770      	bx	lr

08016500 <USB_OTG_ResetPort>:
* @retval status
* @note : (1)The application must wait at least 10 ms (+ 10 ms security)
*   before clearing the reset bit.
*/
uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
 8016500:	b538      	push	{r3, r4, r5, lr}
 8016502:	4605      	mov	r5, r0
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 8016504:	f7ff ffcd 	bl	80164a2 <USB_OTG_ReadHPRT0>
  hprt0.b.prtrst = 1;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8016508:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  hprt0.b.prtrst = 1;
 801650c:	f440 7480 	orr.w	r4, r0, #256	; 0x100
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8016510:	601c      	str	r4, [r3, #0]
  USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
 8016512:	200a      	movs	r0, #10
 8016514:	f7fd f8ef 	bl	80136f6 <USB_OTG_BSP_mDelay>
  hprt0.b.prtrst = 0;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8016518:	f8d5 00cc 	ldr.w	r0, [r5, #204]	; 0xcc
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  hprt0.b.prtrst = 1;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
  hprt0.b.prtrst = 0;
 801651c:	f36f 2408 	bfc	r4, #8, #1
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8016520:	6004      	str	r4, [r0, #0]
  USB_OTG_BSP_mDelay (20);   
 8016522:	2014      	movs	r0, #20
 8016524:	f7fd f8e7 	bl	80136f6 <USB_OTG_BSP_mDelay>
  return 1;
}
 8016528:	2001      	movs	r0, #1
 801652a:	bd38      	pop	{r3, r4, r5, pc}

0801652c <USB_OTG_CoreInitHost>:
* @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
* @param  pdev : Selected device
* @retval status
*/
USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
{
 801652c:	b570      	push	{r4, r5, r6, lr}
 801652e:	4604      	mov	r4, r0
#endif
  hcfg.d32 = 0;
  
  
  /* configure charge pump IO */
  USB_OTG_BSP_ConfigVBUS(pdev);
 8016530:	f7fd f8e8 	bl	8013704 <USB_OTG_BSP_ConfigVBUS>
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8016534:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
  //USB_OTG_OTGCTL_TypeDef          gotgctl;
#endif
  
  uint32_t                        i = 0;
  
  nptxfifosize.d32 = 0;  
 8016538:	2500      	movs	r5, #0
  
  /* configure charge pump IO */
  USB_OTG_BSP_ConfigVBUS(pdev);
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 801653a:	601d      	str	r5, [r3, #0]
  
  /* Initialize Host Configuration Register */
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 801653c:	7a21      	ldrb	r1, [r4, #8]
 801653e:	2901      	cmp	r1, #1
  {
    USB_OTG_InitFSLSPClkSel(pdev , HCFG_30_60_MHZ); 
 8016540:	bf08      	it	eq
 8016542:	4629      	moveq	r1, r5
 8016544:	4620      	mov	r0, r4
  }
  else
  {
    USB_OTG_InitFSLSPClkSel(pdev , HCFG_48_MHZ); 
 8016546:	bf18      	it	ne
 8016548:	2101      	movne	r1, #1
 801654a:	f7ff ffa4 	bl	8016496 <USB_OTG_InitFSLSPClkSel>
  }
  USB_OTG_ResetPort(pdev);
 801654e:	4620      	mov	r0, r4
 8016550:	f7ff ffd6 	bl	8016500 <USB_OTG_ResetPort>
  
  hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 8016554:	6960      	ldr	r0, [r4, #20]
 8016556:	6802      	ldr	r2, [r0, #0]
  hcfg.b.fslssupp = 0;
 8016558:	f36f 0282 	bfc	r2, #2, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 801655c:	6002      	str	r2, [r0, #0]
  
  /* Configure data FIFO sizes */
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 801655e:	7ae3      	ldrb	r3, [r4, #11]
 8016560:	2b01      	cmp	r3, #1
#endif
  
  uint32_t                        i = 0;
  
  nptxfifosize.d32 = 0;  
  ptxfifosize.d32 = 0;
 8016562:	462e      	mov	r6, r5
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
  
  /* Configure data FIFO sizes */
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 8016564:	d10e      	bne.n	8016584 <USB_OTG_CoreInitHost+0x58>
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8016566:	2080      	movs	r0, #128	; 0x80
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 8016568:	22e0      	movs	r2, #224	; 0xe0
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 801656a:	68e1      	ldr	r1, [r4, #12]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
 801656c:	f360 050f 	bfi	r5, r0, #0, #16
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 8016570:	f362 060f 	bfi	r6, r2, #0, #16
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
 8016574:	f2c0 0560 	movt	r5, #96	; 0x60
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
    ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
 8016578:	f2c0 0660 	movt	r6, #96	; 0x60
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 801657c:	6248      	str	r0, [r1, #36]	; 0x24
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 801657e:	628d      	str	r5, [r1, #40]	; 0x28
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
    ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 8016580:	f8c1 6100 	str.w	r6, [r1, #256]	; 0x100
  
#ifdef USE_OTG_MODE
  /* Clear Host Set HNP Enable in the USB_OTG Control Register */
  //gotgctl.b.hstsethnpen = 1;
  //USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, (1 << 11), 0);
 8016584:	68e3      	ldr	r3, [r4, #12]
 8016586:	6819      	ldr	r1, [r3, #0]
 8016588:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 801658c:	6018      	str	r0, [r3, #0]
#endif
  
  /* Make sure the FIFOs are flushed. */
  USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
 801658e:	2110      	movs	r1, #16
 8016590:	4620      	mov	r0, r4
 8016592:	f7ff fefd 	bl	8016390 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 8016596:	4620      	mov	r0, r4
 8016598:	f7ff ff18 	bl	80163cc <USB_OTG_FlushRxFifo>
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
 801659c:	2300      	movs	r3, #0
 801659e:	7822      	ldrb	r2, [r4, #0]
 80165a0:	4293      	cmp	r3, r2
 80165a2:	d20a      	bcs.n	80165ba <USB_OTG_CoreInitHost+0x8e>
/**
* @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
* @param  pdev : Selected device
* @retval status
*/
USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
 80165a4:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 80165a8:	f04f 32ff 	mov.w	r2, #4294967295
 80165ac:	f8d1 0090 	ldr.w	r0, [r1, #144]	; 0x90
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 80165b0:	2100      	movs	r1, #0
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 80165b2:	6082      	str	r2, [r0, #8]
  USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80165b4:	3301      	adds	r3, #1
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 80165b6:	60c1      	str	r1, [r0, #12]
 80165b8:	e7f1      	b.n	801659e <USB_OTG_CoreInitHost+0x72>
  }
#ifndef USE_OTG_MODE
  USB_OTG_DriveVbus(pdev, 1);
#endif
  
  USB_OTG_EnableHostInt(pdev);
 80165ba:	4620      	mov	r0, r4
 80165bc:	f7ff ff4d 	bl	801645a <USB_OTG_EnableHostInt>
  return status;
}
 80165c0:	2000      	movs	r0, #0
 80165c2:	bd70      	pop	{r4, r5, r6, pc}

080165c4 <USB_OTG_HC_Init>:
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_Init(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80165c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  hcintmsk.d32 = 0;
  hcchar.d32 = 0;
  
  /* Clear old interrupt conditions for this host channel. */
  hcint.d32 = 0xFFFFFFFF;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINT, hcint.d32);
 80165c6:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80165ca:	f04f 35ff 	mov.w	r5, #4294967295
 80165ce:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90
 80165d2:	60a5      	str	r5, [r4, #8]
  
  /* Enable channel interrupts required for this transfer. */
  hcintmsk.d32 = 0;
  
  if (pdev->cfg.dma_enable == 1)
 80165d4:	78c6      	ldrb	r6, [r0, #3]
  USB_OTG_HCINTn_TypeDef     hcint;
  
  
  gintmsk.d32 = 0;
  hcintmsk.d32 = 0;
  hcchar.d32 = 0;
 80165d6:	2200      	movs	r2, #0
  /* Enable channel interrupts required for this transfer. */
  hcintmsk.d32 = 0;
  
  if (pdev->cfg.dma_enable == 1)
  {
    hcintmsk.b.ahberr = 1;
 80165d8:	2e01      	cmp	r6, #1
 80165da:	bf0c      	ite	eq
 80165dc:	2304      	moveq	r3, #4
 80165de:	4613      	movne	r3, r2
  }
  
  switch (pdev->host.hc[hc_num].ep_type) 
 80165e0:	014e      	lsls	r6, r1, #5
 80165e2:	1987      	adds	r7, r0, r6
 80165e4:	f897 5895 	ldrb.w	r5, [r7, #2197]	; 0x895
 80165e8:	2d03      	cmp	r5, #3
 80165ea:	d82b      	bhi.n	8016644 <USB_OTG_HC_Init+0x80>
 80165ec:	e8df f005 	tbb	[pc, r5]
 80165f0:	14022002 	.word	0x14022002
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.nak = 1;  
    if (pdev->host.hc[hc_num].ep_is_in) 
 80165f4:	eb00 1641 	add.w	r6, r0, r1, lsl #5
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
 80165f8:	f043 0789 	orr.w	r7, r3, #137	; 0x89
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.nak = 1;  
    if (pdev->host.hc[hc_num].ep_is_in) 
 80165fc:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
 8016600:	b115      	cbz	r5, 8016608 <USB_OTG_HC_Init+0x44>
    {
      hcintmsk.b.bblerr = 1;
 8016602:	f447 63a2 	orr.w	r3, r7, #1296	; 0x510
 8016606:	e01d      	b.n	8016644 <USB_OTG_HC_Init+0x80>
    } 
    else 
    {
      hcintmsk.b.nyet = 1;
      if (pdev->host.hc[hc_num].do_ping) 
 8016608:	f896 6894 	ldrb.w	r6, [r6, #2196]	; 0x894
    {
      hcintmsk.b.bblerr = 1;
    } 
    else 
    {
      hcintmsk.b.nyet = 1;
 801660c:	f447 638a 	orr.w	r3, r7, #1104	; 0x450
      if (pdev->host.hc[hc_num].do_ping) 
 8016610:	b1c6      	cbz	r6, 8016644 <USB_OTG_HC_Init+0x80>
      {
        hcintmsk.b.ack = 1;
 8016612:	f447 638e 	orr.w	r3, r7, #1136	; 0x470
 8016616:	e015      	b.n	8016644 <USB_OTG_HC_Init+0x80>
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8016618:	eb00 1641 	add.w	r6, r0, r1, lsl #5
    break;
  case EP_TYPE_INTR:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.nak = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
 801661c:	f043 0799 	orr.w	r7, r3, #153	; 0x99
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8016620:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.nak = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
 8016624:	f447 63c0 	orr.w	r3, r7, #1536	; 0x600
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8016628:	b165      	cbz	r5, 8016644 <USB_OTG_HC_Init+0x80>
    {
      hcintmsk.b.bblerr = 1;
 801662a:	f447 63e0 	orr.w	r3, r7, #1792	; 0x700
 801662e:	e009      	b.n	8016644 <USB_OTG_HC_Init+0x80>
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8016630:	1986      	adds	r6, r0, r6
      hcintmsk.b.bblerr = 1;
    }
    
    break;
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
 8016632:	f043 0701 	orr.w	r7, r3, #1
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8016636:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
    
    break;
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
 801663a:	f447 7308 	orr.w	r3, r7, #544	; 0x220
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 801663e:	b10d      	cbz	r5, 8016644 <USB_OTG_HC_Init+0x80>
    {
      hcintmsk.b.xacterr = 1;
      hcintmsk.b.bblerr = 1;
 8016640:	f447 7368 	orr.w	r3, r7, #928	; 0x3a0
    }
    break;
  }
  
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
 8016644:	60e3      	str	r3, [r4, #12]
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 8016646:	6943      	ldr	r3, [r0, #20]
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
 8016648:	2701      	movs	r7, #1
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 801664a:	699e      	ldr	r6, [r3, #24]
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
 801664c:	fa07 f701 	lsl.w	r7, r7, r1
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 8016650:	4337      	orrs	r7, r6
 8016652:	619f      	str	r7, [r3, #24]
  
  /* Make sure host channel interrupts are enabled. */
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 8016654:	68c3      	ldr	r3, [r0, #12]
 8016656:	699d      	ldr	r5, [r3, #24]
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 8016658:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  intr_enable = (1 << hc_num);
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
  
  /* Make sure host channel interrupts are enabled. */
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 801665c:	f045 7500 	orr.w	r5, r5, #33554432	; 0x2000000
 8016660:	619d      	str	r5, [r3, #24]
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 8016662:	f890 1890 	ldrb.w	r1, [r0, #2192]	; 0x890
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 8016666:	f890 7891 	ldrb.w	r7, [r0, #2193]	; 0x891
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 801666a:	f890 3892 	ldrb.w	r3, [r0, #2194]	; 0x892
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 801666e:	f361 529c 	bfi	r2, r1, #22, #7
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 8016672:	f890 1893 	ldrb.w	r1, [r0, #2195]	; 0x893
 8016676:	f1b1 0c02 	subs.w	ip, r1, #2
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 801667a:	f367 22ce 	bfi	r2, r7, #11, #4
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 801667e:	f1dc 0700 	rsbs	r7, ip, #0
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 8016682:	f363 32cf 	bfi	r2, r3, #15, #1
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 8016686:	eb57 030c 	adcs.w	r3, r7, ip
  hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 801668a:	f890 7895 	ldrb.w	r7, [r0, #2197]	; 0x895
  hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 801668e:	f8b0 0896 	ldrh.w	r0, [r0, #2198]	; 0x896
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 8016692:	f363 4251 	bfi	r2, r3, #17, #1
  hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 8016696:	f367 4293 	bfi	r2, r7, #18, #2
  hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 801669a:	f360 020a 	bfi	r2, r0, #0, #11
  if (pdev->host.hc[hc_num].ep_type == HCCHAR_INTR)
 801669e:	2f03      	cmp	r7, #3
  {
    hcchar.b.oddfrm  = 1;
 80166a0:	bf08      	it	eq
 80166a2:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
  }
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 80166a6:	6022      	str	r2, [r4, #0]
  return status;
}
 80166a8:	2000      	movs	r0, #0
 80166aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080166ac <USB_OTG_HC_StartXfer>:
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80166ac:	b570      	push	{r4, r5, r6, lr}
 80166ae:	460d      	mov	r5, r1
  hctsiz.d32 = 0;
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 80166b0:	eb00 1141 	add.w	r1, r0, r1, lsl #5
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80166b4:	b086      	sub	sp, #24
  hctsiz.d32 = 0;
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 80166b6:	f8d1 38a0 	ldr.w	r3, [r1, #2208]	; 0x8a0
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80166ba:	4604      	mov	r4, r0
  
  uint16_t num_packets;
  uint16_t max_hc_pkt_count;
  
  max_hc_pkt_count = 256;
  hctsiz.d32 = 0;
 80166bc:	2200      	movs	r2, #0
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 80166be:	b17b      	cbz	r3, 80166e0 <USB_OTG_HC_StartXfer+0x34>
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 80166c0:	f8b1 0896 	ldrh.w	r0, [r1, #2198]	; 0x896
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
 80166c4:	1e5e      	subs	r6, r3, #1
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 80166c6:	1833      	adds	r3, r6, r0
 80166c8:	fbb3 f6f0 	udiv	r6, r3, r0
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
 80166cc:	b2b3      	uxth	r3, r6
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
    
    if (num_packets > max_hc_pkt_count)
 80166ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80166d2:	d906      	bls.n	80166e2 <USB_OTG_HC_StartXfer+0x36>
    {
      num_packets = max_hc_pkt_count;
      pdev->host.hc[hc_num].xfer_len = num_packets * \
 80166d4:	0200      	lsls	r0, r0, #8
 80166d6:	f8c1 08a0 	str.w	r0, [r1, #2208]	; 0x8a0
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
    
    if (num_packets > max_hc_pkt_count)
    {
      num_packets = max_hc_pkt_count;
 80166da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80166de:	e000      	b.n	80166e2 <USB_OTG_HC_StartXfer+0x36>
        pdev->host.hc[hc_num].max_packet;
    }
  }
  else
  {
    num_packets = 1;
 80166e0:	2301      	movs	r3, #1
  }
  if (pdev->host.hc[hc_num].ep_is_in)
 80166e2:	0168      	lsls	r0, r5, #5
 80166e4:	1821      	adds	r1, r4, r0
 80166e6:	f891 6892 	ldrb.w	r6, [r1, #2194]	; 0x892
 80166ea:	b126      	cbz	r6, 80166f6 <USB_OTG_HC_StartXfer+0x4a>
  {
    pdev->host.hc[hc_num].xfer_len = num_packets * \
 80166ec:	f8b1 6896 	ldrh.w	r6, [r1, #2198]	; 0x896
 80166f0:	435e      	muls	r6, r3
 80166f2:	f8c1 68a0 	str.w	r6, [r1, #2208]	; 0x8a0
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
 80166f6:	1820      	adds	r0, r4, r0
 80166f8:	f8d0 18a0 	ldr.w	r1, [r0, #2208]	; 0x8a0
 80166fc:	f361 0212 	bfi	r2, r1, #0, #19
  hctsiz.b.pktcnt = num_packets;
 8016700:	f363 42dc 	bfi	r2, r3, #19, #10
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 8016704:	f105 0315 	add.w	r3, r5, #21
 8016708:	eb04 1643 	add.w	r6, r4, r3, lsl #5
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 801670c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
  hctsiz.b.pktcnt = num_packets;
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 8016710:	f896 05f8 	ldrb.w	r0, [r6, #1528]	; 0x5f8
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8016714:	f8d1 3090 	ldr.w	r3, [r1, #144]	; 0x90
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
  hctsiz.b.pktcnt = num_packets;
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 8016718:	f360 725e 	bfi	r2, r0, #29, #2
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 801671c:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 801671e:	78e2      	ldrb	r2, [r4, #3]
 8016720:	2a01      	cmp	r2, #1
  {
    USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfer_buff);
 8016722:	bf08      	it	eq
 8016724:	f8d6 25fc 	ldreq.w	r2, [r6, #1532]	; 0x5fc
  }
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
 8016728:	4620      	mov	r0, r4
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
  
  if (pdev->cfg.dma_enable == 1)
  {
    USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfer_buff);
 801672a:	bf08      	it	eq
 801672c:	615a      	streq	r2, [r3, #20]
  }
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 801672e:	681e      	ldr	r6, [r3, #0]
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
 8016730:	f7ff fe8c 	bl	801644c <USB_OTG_IsEvenFrame>
 8016734:	f360 765d 	bfi	r6, r0, #29, #1
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8016738:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
 801673c:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8016740:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
  hcchar.b.chdis = 0;
 8016744:	f36f 769e 	bfc	r6, #30, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8016748:	600e      	str	r6, [r1, #0]
  
  if (pdev->cfg.dma_enable == 0) /* Slave mode */
 801674a:	78e3      	ldrb	r3, [r4, #3]
 801674c:	2b00      	cmp	r3, #0
 801674e:	d134      	bne.n	80167ba <USB_OTG_HC_StartXfer+0x10e>
  {  
    if((pdev->host.hc[hc_num].ep_is_in == 0) && 
 8016750:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8016754:	f892 0892 	ldrb.w	r0, [r2, #2194]	; 0x892
 8016758:	2800      	cmp	r0, #0
 801675a:	d12e      	bne.n	80167ba <USB_OTG_HC_StartXfer+0x10e>
       (pdev->host.hc[hc_num].xfer_len > 0))
 801675c:	f8d2 38a0 	ldr.w	r3, [r2, #2208]	; 0x8a0
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
  
  if (pdev->cfg.dma_enable == 0) /* Slave mode */
  {  
    if((pdev->host.hc[hc_num].ep_is_in == 0) && 
 8016760:	b35b      	cbz	r3, 80167ba <USB_OTG_HC_StartXfer+0x10e>
       (pdev->host.hc[hc_num].xfer_len > 0))
    {
      switch(pdev->host.hc[hc_num].ep_type) 
 8016762:	f892 2895 	ldrb.w	r2, [r2, #2197]	; 0x895
 8016766:	2a03      	cmp	r2, #3
 8016768:	d81e      	bhi.n	80167a8 <USB_OTG_HC_StartXfer+0xfc>
 801676a:	e8df f002 	tbb	[pc, r2]
 801676e:	0f02      	.short	0x0f02
 8016770:	0f02      	.short	0x0f02
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 8016772:	68e2      	ldr	r2, [r4, #12]
 8016774:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
 8016776:	1cd8      	adds	r0, r3, #3
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 8016778:	9103      	str	r1, [sp, #12]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
        
        /* check if there is enough space in FIFO space */
        if(len_words > hnptxsts.b.nptxfspcavail)
 801677a:	f3c0 008f 	ubfx	r0, r0, #2, #16
 801677e:	b289      	uxth	r1, r1
 8016780:	4281      	cmp	r1, r0
 8016782:	d211      	bcs.n	80167a8 <USB_OTG_HC_StartXfer+0xfc>
        {
          /* need to process data in nptxfempty interrupt */
          intmsk.b.nptxfempty = 1;
          USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
 8016784:	6991      	ldr	r1, [r2, #24]
 8016786:	f041 0020 	orr.w	r0, r1, #32
 801678a:	e00c      	b.n	80167a6 <USB_OTG_HC_StartXfer+0xfa>
        
        break;
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 801678c:	6961      	ldr	r1, [r4, #20]
 801678e:	6908      	ldr	r0, [r1, #16]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
 8016790:	1cd9      	adds	r1, r3, #3
        /* check if there is enough space in FIFO space */
        if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
 8016792:	b282      	uxth	r2, r0
        
        break;
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 8016794:	9001      	str	r0, [sp, #4]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
        /* check if there is enough space in FIFO space */
        if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
 8016796:	f3c1 008f 	ubfx	r0, r1, #2, #16
 801679a:	4282      	cmp	r2, r0
 801679c:	d204      	bcs.n	80167a8 <USB_OTG_HC_StartXfer+0xfc>
        {
          /* need to process data in ptxfempty interrupt */
          intmsk.b.ptxfempty = 1;
          USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
 801679e:	68e2      	ldr	r2, [r4, #12]
 80167a0:	6991      	ldr	r1, [r2, #24]
 80167a2:	f041 6080 	orr.w	r0, r1, #67108864	; 0x4000000
 80167a6:	6190      	str	r0, [r2, #24]
      default:
        break;
      }
      
      /* Write packet into the Tx FIFO. */
      USB_OTG_WritePacket(pdev, 
 80167a8:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80167ac:	4620      	mov	r0, r4
 80167ae:	f8d2 189c 	ldr.w	r1, [r2, #2204]	; 0x89c
 80167b2:	b29b      	uxth	r3, r3
 80167b4:	462a      	mov	r2, r5
 80167b6:	f7ff fd0b 	bl	80161d0 <USB_OTG_WritePacket>
                          pdev->host.hc[hc_num].xfer_buff , 
                          hc_num, pdev->host.hc[hc_num].xfer_len);
    }
  }
  return status;
}
 80167ba:	2000      	movs	r0, #0
 80167bc:	b006      	add	sp, #24
 80167be:	bd70      	pop	{r4, r5, r6, pc}

080167c0 <USB_OTG_HC_Halt>:
  USB_OTG_HPTXSTS_TypeDef             hptxsts;
  USB_OTG_HCCHAR_TypeDef              hcchar;
  
  nptxsts.d32 = 0;
  hptxsts.d32 = 0;
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 80167c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_Halt(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80167c4:	b086      	sub	sp, #24
  USB_OTG_HPTXSTS_TypeDef             hptxsts;
  USB_OTG_HCCHAR_TypeDef              hcchar;
  
  nptxsts.d32 = 0;
  hptxsts.d32 = 0;
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 80167c6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80167ca:	6813      	ldr	r3, [r2, #0]
  hcchar.b.chen = 1;
  hcchar.b.chdis = 1;
 80167cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  
  /* Check for space in the request queue to issue the halt. */
  if (hcchar.b.eptype == HCCHAR_CTRL || hcchar.b.eptype == HCCHAR_BULK)
 80167d0:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80167d4:	f011 010c 	ands.w	r1, r1, #12
 80167d8:	d001      	beq.n	80167de <USB_OTG_HC_Halt+0x1e>
 80167da:	2908      	cmp	r1, #8
 80167dc:	d102      	bne.n	80167e4 <USB_OTG_HC_Halt+0x24>
  {
    nptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 80167de:	68c0      	ldr	r0, [r0, #12]
 80167e0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80167e2:	e001      	b.n	80167e8 <USB_OTG_HC_Halt+0x28>
      hcchar.b.chen = 0;
    }
  }
  else
  {
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 80167e4:	6940      	ldr	r0, [r0, #20]
 80167e6:	6901      	ldr	r1, [r0, #16]
    if (hptxsts.b.ptxqspcavail == 0)
 80167e8:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80167ec:	b909      	cbnz	r1, 80167f2 <USB_OTG_HC_Halt+0x32>
    {
      hcchar.b.chen = 0;
 80167ee:	f361 73df 	bfi	r3, r1, #31, #1
    }
  }
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 80167f2:	6013      	str	r3, [r2, #0]
  return status;
}
 80167f4:	2000      	movs	r0, #0
 80167f6:	b006      	add	sp, #24
 80167f8:	4770      	bx	lr

080167fa <USB_OTG_HC_DoPing>:
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 80167fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
* @brief  Issue a ping token
* @param  None
* @retval : None
*/
USB_OTG_STS USB_OTG_HC_DoPing(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80167fe:	b510      	push	{r4, lr}
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8016800:	f8d1 0090 	ldr.w	r0, [r1, #144]	; 0x90
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
 8016804:	2301      	movs	r3, #1
  USB_OTG_STS               status = USB_OTG_OK;
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
 8016806:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  hctsiz.b.pktcnt = 1;
 801680a:	f363 44dc 	bfi	r4, r3, #19, #10
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 801680e:	6104      	str	r4, [r0, #16]
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 8016810:	6803      	ldr	r3, [r0, #0]
{
  USB_OTG_STS               status = USB_OTG_OK;
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
 8016812:	2200      	movs	r2, #0
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.chen = 1;
 8016814:	f043 4100 	orr.w	r1, r3, #2147483648	; 0x80000000
  hcchar.b.chdis = 0;
 8016818:	f362 719e 	bfi	r1, r2, #30, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 801681c:	6001      	str	r1, [r0, #0]
  return status;  
}
 801681e:	4610      	mov	r0, r2
 8016820:	bd10      	pop	{r4, pc}

08016822 <USB_OTG_InitDevSpeed>:
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 8016822:	6903      	ldr	r3, [r0, #16]
 8016824:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devspd = speed;
 8016826:	f361 0201 	bfi	r2, r1, #0, #2
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 801682a:	601a      	str	r2, [r3, #0]
 801682c:	4770      	bx	lr

0801682e <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 801682e:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 8016830:	68c3      	ldr	r3, [r0, #12]
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 8016832:	4604      	mov	r4, r0
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 8016834:	2500      	movs	r5, #0
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8016836:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 801683a:	619d      	str	r5, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 801683c:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 801683e:	f7ff fc97 	bl	8016170 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 8016842:	78e0      	ldrb	r0, [r4, #3]
  {
    intmsk.b.rxstsqlvl = 1;
 8016844:	42a8      	cmp	r0, r5
 8016846:	bf0c      	ite	eq
 8016848:	2110      	moveq	r1, #16
 801684a:	4629      	movne	r1, r5
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
  intmsk.b.usbreset   = 1;
  intmsk.b.enumdone   = 1;
  intmsk.b.inepintr   = 1;
 801684c:	f441 2387 	orr.w	r3, r1, #276480	; 0x43800
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 
 8016850:	f043 1208 	orr.w	r2, r3, #524296	; 0x80008
  intmsk.b.incomplisoout    = 1;   
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8016854:	68e3      	ldr	r3, [r4, #12]
 8016856:	6999      	ldr	r1, [r3, #24]
  intmsk.b.inepintr   = 1;
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 
  
  intmsk.b.incomplisoin    = 1; 
  intmsk.b.incomplisoout    = 1;   
 8016858:	f442 1040 	orr.w	r0, r2, #3145728	; 0x300000
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 801685c:	ea21 0100 	bic.w	r1, r1, r0
 8016860:	ea41 0200 	orr.w	r2, r1, r0
 8016864:	619a      	str	r2, [r3, #24]
  return status;
}
 8016866:	4628      	mov	r0, r5
 8016868:	bd38      	pop	{r3, r4, r5, pc}
	...

0801686c <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 801686c:	b538      	push	{r3, r4, r5, lr}
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 801686e:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8016872:	6901      	ldr	r1, [r0, #16]
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
 8016874:	2200      	movs	r2, #0
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8016876:	601a      	str	r2, [r3, #0]
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
 8016878:	4615      	mov	r5, r2
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 801687a:	680a      	ldr	r2, [r1, #0]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 801687c:	f365 22cc 	bfi	r2, r5, #11, #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 8016880:	600a      	str	r2, [r1, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8016882:	7ac3      	ldrb	r3, [r0, #11]
 8016884:	2b01      	cmp	r3, #1
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 8016886:	4604      	mov	r4, r0
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8016888:	d11b      	bne.n	80168c2 <USB_OTG_CoreInitDev+0x56>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 801688a:	2103      	movs	r1, #3
 801688c:	f7ff ffc9 	bl	8016822 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8016890:	68e0      	ldr	r0, [r4, #12]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8016892:	23c0      	movs	r3, #192	; 0xc0
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8016894:	2180      	movs	r1, #128	; 0x80
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 8016896:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 801689a:	f363 050f 	bfi	r5, r3, #0, #16
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 801689e:	6241      	str	r1, [r0, #36]	; 0x24
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 80168a0:	f361 451f 	bfi	r5, r1, #16, #16
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 80168a4:	f361 020f 	bfi	r2, r1, #0, #16
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 80168a8:	f44f 71a0 	mov.w	r1, #320	; 0x140
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 80168ac:	6282      	str	r2, [r0, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 80168ae:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 80168b2:	f361 050f 	bfi	r5, r1, #0, #16
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 80168b6:	f36f 451f 	bfc	r5, #16, #16
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 80168ba:	f8c0 5108 	str.w	r5, [r0, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 80168be:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 80168c2:	2110      	movs	r1, #16
 80168c4:	4620      	mov	r0, r4
 80168c6:	f7ff fd63 	bl	8016390 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 80168ca:	4620      	mov	r0, r4
 80168cc:	f7ff fd7e 	bl	80163cc <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 80168d0:	6920      	ldr	r0, [r4, #16]
 80168d2:	2300      	movs	r3, #0
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80168d4:	f04f 32ff 	mov.w	r2, #4294967295
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 80168d8:	6103      	str	r3, [r0, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 80168da:	6143      	str	r3, [r0, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80168dc:	6182      	str	r2, [r0, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 80168de:	61c3      	str	r3, [r0, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80168e0:	7861      	ldrb	r1, [r4, #1]
 80168e2:	428b      	cmp	r3, r1
 80168e4:	d214      	bcs.n	8016910 <USB_OTG_CoreInitDev+0xa4>
* @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
 80168e6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80168ea:	3301      	adds	r3, #1
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80168ec:	6990      	ldr	r0, [r2, #24]
 80168ee:	6801      	ldr	r1, [r0, #0]
    if (depctl.b.epena)
 80168f0:	f3c1 6207 	ubfx	r2, r1, #24, #8
 80168f4:	f002 0180 	and.w	r1, r2, #128	; 0x80
 80168f8:	b2ca      	uxtb	r2, r1
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 80168fa:	2a00      	cmp	r2, #0
 80168fc:	bf14      	ite	ne
 80168fe:	f04f 4190 	movne.w	r1, #1207959552	; 0x48000000
 8016902:	2100      	moveq	r1, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8016904:	6001      	str	r1, [r0, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8016906:	2200      	movs	r2, #0
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8016908:	21ff      	movs	r1, #255	; 0xff
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 801690a:	6102      	str	r2, [r0, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 801690c:	6081      	str	r1, [r0, #8]
 801690e:	e7e7      	b.n	80168e0 <USB_OTG_CoreInitDev+0x74>
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8016910:	2300      	movs	r3, #0
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8016912:	7860      	ldrb	r0, [r4, #1]
 8016914:	4283      	cmp	r3, r0
 8016916:	d214      	bcs.n	8016942 <USB_OTG_CoreInitDev+0xd6>
* @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
 8016918:	eb04 0083 	add.w	r0, r4, r3, lsl #2
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 801691c:	3301      	adds	r3, #1
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 801691e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8016920:	6811      	ldr	r1, [r2, #0]
    if (depctl.b.epena)
 8016922:	f3c1 6007 	ubfx	r0, r1, #24, #8
 8016926:	f000 0180 	and.w	r1, r0, #128	; 0x80
 801692a:	b2c8      	uxtb	r0, r1
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 801692c:	2800      	cmp	r0, #0
 801692e:	bf14      	ite	ne
 8016930:	f04f 4190 	movne.w	r1, #1207959552	; 0x48000000
 8016934:	2100      	moveq	r1, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8016936:	6011      	str	r1, [r2, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8016938:	2000      	movs	r0, #0
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 801693a:	21ff      	movs	r1, #255	; 0xff
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 801693c:	6110      	str	r0, [r2, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 801693e:	6091      	str	r1, [r2, #8]
 8016940:	e7e7      	b.n	8016912 <USB_OTG_CoreInitDev+0xa6>
  }
  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 8016942:	6923      	ldr	r3, [r4, #16]
 8016944:	691a      	ldr	r2, [r3, #16]
 8016946:	f442 7180 	orr.w	r1, r2, #256	; 0x100
 801694a:	6119      	str	r1, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 801694c:	78e0      	ldrb	r0, [r4, #3]
 801694e:	2801      	cmp	r0, #1
 8016950:	d104      	bne.n	801695c <USB_OTG_CoreInitDev+0xf0>
  {
    dthrctl.d32 = 0;
    dthrctl.b.non_iso_thr_en = 1;
    dthrctl.b.iso_thr_en = 1;
    dthrctl.b.tx_thr_len = 64;
    dthrctl.b.rx_thr_en = 1;
 8016952:	4a05      	ldr	r2, [pc, #20]	; (8016968 <USB_OTG_CoreInitDev+0xfc>)
    dthrctl.b.rx_thr_len = 64;
 8016954:	2140      	movs	r1, #64	; 0x40
 8016956:	f361 4259 	bfi	r2, r1, #17, #9
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 801695a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 801695c:	4620      	mov	r0, r4
 801695e:	f7ff ff66 	bl	801682e <USB_OTG_EnableDevInt>
  return status;
}
 8016962:	2000      	movs	r0, #0
 8016964:	bd38      	pop	{r3, r4, r5, pc}
 8016966:	bf00      	nop
 8016968:	00010103 	.word	0x00010103

0801696c <USB_OTG_GetDeviceSpeed>:
{
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 801696c:	6903      	ldr	r3, [r0, #16]
 801696e:	6898      	ldr	r0, [r3, #8]
  
  switch (dsts.b.enumspd)
 8016970:	f3c0 0141 	ubfx	r1, r0, #1, #2
 8016974:	1e4b      	subs	r3, r1, #1
 8016976:	2b02      	cmp	r3, #2
 8016978:	d802      	bhi.n	8016980 <USB_OTG_GetDeviceSpeed+0x14>
 801697a:	4a02      	ldr	r2, [pc, #8]	; (8016984 <USB_OTG_GetDeviceSpeed+0x18>)
 801697c:	5cd0      	ldrb	r0, [r2, r3]
 801697e:	4770      	bx	lr
 8016980:	2003      	movs	r0, #3
    speed = USB_SPEED_LOW;
    break;
  }
  
  return speed;
}
 8016982:	4770      	bx	lr
 8016984:	0801ab0f 	.word	0x0801ab0f

08016988 <USB_OTG_EP0Activate>:
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8016988:	6903      	ldr	r3, [r0, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 801698a:	6981      	ldr	r1, [r0, #24]
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 801698c:	b510      	push	{r4, lr}
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 801698e:	689c      	ldr	r4, [r3, #8]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 8016990:	680a      	ldr	r2, [r1, #0]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 8016992:	f3c4 0041 	ubfx	r0, r4, #1, #2
 8016996:	2802      	cmp	r0, #2
 8016998:	d002      	beq.n	80169a0 <USB_OTG_EP0Activate+0x18>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 801699a:	f36f 020a 	bfc	r2, #0, #11
    break;
 801699e:	e002      	b.n	80169a6 <USB_OTG_EP0Activate+0x1e>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 80169a0:	2003      	movs	r0, #3
 80169a2:	f360 020a 	bfi	r2, r0, #0, #11
    break;
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 80169a6:	600a      	str	r2, [r1, #0]
  dctl.b.cgnpinnak = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 80169a8:	6859      	ldr	r1, [r3, #4]
 80169aa:	f441 7280 	orr.w	r2, r1, #256	; 0x100
 80169ae:	605a      	str	r2, [r3, #4]
  return status;
}
 80169b0:	2000      	movs	r0, #0
 80169b2:	bd10      	pop	{r4, pc}

080169b4 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80169b4:	b530      	push	{r4, r5, lr}
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80169b6:	784d      	ldrb	r5, [r1, #1]
 80169b8:	780b      	ldrb	r3, [r1, #0]
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
 80169ba:	2200      	movs	r2, #0
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80169bc:	2d01      	cmp	r5, #1
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 80169be:	eb00 0483 	add.w	r4, r0, r3, lsl #2
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80169c2:	d105      	bne.n	80169d0 <USB_OTG_EPActivate+0x1c>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
 80169c4:	fa05 f503 	lsl.w	r5, r5, r3
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 80169c8:	69a4      	ldr	r4, [r4, #24]
    daintmsk.ep.in = 1 << ep->num;
 80169ca:	f365 020f 	bfi	r2, r5, #0, #16
 80169ce:	e005      	b.n	80169dc <USB_OTG_EPActivate+0x28>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
 80169d0:	2501      	movs	r5, #1
 80169d2:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 80169d6:	6d64      	ldr	r4, [r4, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 80169d8:	f363 421f 	bfi	r2, r3, #16, #16
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 80169dc:	6823      	ldr	r3, [r4, #0]
  if (!depctl.b.usbactep)
 80169de:	f3c3 2507 	ubfx	r5, r3, #8, #8
 80169e2:	f005 0580 	and.w	r5, r5, #128	; 0x80
 80169e6:	b2ed      	uxtb	r5, r5
 80169e8:	b96d      	cbnz	r5, 8016a06 <USB_OTG_EPActivate+0x52>
  {
    depctl.b.mps    = ep->maxpacket;
 80169ea:	688d      	ldr	r5, [r1, #8]
 80169ec:	f365 030a 	bfi	r3, r5, #0, #11
    depctl.b.eptype = ep->type;
 80169f0:	78cd      	ldrb	r5, [r1, #3]
    depctl.b.txfnum = ep->tx_fifo_num;
 80169f2:	88c9      	ldrh	r1, [r1, #6]
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
  if (!depctl.b.usbactep)
  {
    depctl.b.mps    = ep->maxpacket;
    depctl.b.eptype = ep->type;
 80169f4:	f365 4393 	bfi	r3, r5, #18, #2
    depctl.b.txfnum = ep->tx_fifo_num;
 80169f8:	f361 5399 	bfi	r3, r1, #22, #4
    depctl.b.setd0pid = 1;
 80169fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    depctl.b.usbactep = 1;
 8016a00:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 8016a04:	6021      	str	r1, [r4, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 8016a06:	6900      	ldr	r0, [r0, #16]
 8016a08:	69c3      	ldr	r3, [r0, #28]
 8016a0a:	431a      	orrs	r2, r3
 8016a0c:	61c2      	str	r2, [r0, #28]
  return status;
}
 8016a0e:	2000      	movs	r0, #0
 8016a10:	bd30      	pop	{r4, r5, pc}

08016a12 <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8016a12:	b530      	push	{r4, r5, lr}
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8016a14:	784d      	ldrb	r5, [r1, #1]
 8016a16:	780b      	ldrb	r3, [r1, #0]
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 8016a18:	2400      	movs	r4, #0
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8016a1a:	2d01      	cmp	r5, #1
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
 8016a1c:	4622      	mov	r2, r4
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8016a1e:	eb00 0183 	add.w	r1, r0, r3, lsl #2
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8016a22:	d105      	bne.n	8016a30 <USB_OTG_EPDeactivate+0x1e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
 8016a24:	fa05 f303 	lsl.w	r3, r5, r3
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8016a28:	6989      	ldr	r1, [r1, #24]
    daintmsk.ep.in = 1 << ep->num;
 8016a2a:	f363 020f 	bfi	r2, r3, #0, #16
 8016a2e:	e005      	b.n	8016a3c <USB_OTG_EPDeactivate+0x2a>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
 8016a30:	2501      	movs	r5, #1
 8016a32:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 8016a36:	6d49      	ldr	r1, [r1, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 8016a38:	f363 421f 	bfi	r2, r3, #16, #16
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8016a3c:	6900      	ldr	r0, [r0, #16]
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
  }
  depctl.b.usbactep = 0;
 8016a3e:	f36f 34cf 	bfc	r4, #15, #1
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 8016a42:	600c      	str	r4, [r1, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8016a44:	69c1      	ldr	r1, [r0, #28]
 8016a46:	ea21 0202 	bic.w	r2, r1, r2
 8016a4a:	61c2      	str	r2, [r0, #28]
  return status;
}
 8016a4c:	2000      	movs	r0, #0
 8016a4e:	bd30      	pop	{r4, r5, pc}

08016a50 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8016a50:	b570      	push	{r4, r5, r6, lr}
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8016a52:	784e      	ldrb	r6, [r1, #1]
 8016a54:	780a      	ldrb	r2, [r1, #0]
 8016a56:	2e01      	cmp	r6, #1
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8016a58:	460b      	mov	r3, r1
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8016a5a:	eb00 0182 	add.w	r1, r0, r2, lsl #2
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8016a5e:	d148      	bne.n	8016af2 <USB_OTG_EPStartXfer+0xa2>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8016a60:	698d      	ldr	r5, [r1, #24]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016a62:	695c      	ldr	r4, [r3, #20]
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8016a64:	6829      	ldr	r1, [r5, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 8016a66:	692a      	ldr	r2, [r5, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 8016a68:	f364 0212 	bfi	r2, r4, #0, #19
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016a6c:	b914      	cbnz	r4, 8016a74 <USB_OTG_EPStartXfer+0x24>
    {
      deptsiz.b.xfersize = 0;
      deptsiz.b.pktcnt = 1;
 8016a6e:	f366 42dc 	bfi	r2, r6, #19, #10
 8016a72:	e00b      	b.n	8016a8c <USB_OTG_EPStartXfer+0x3c>
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8016a74:	689e      	ldr	r6, [r3, #8]
 8016a76:	19a4      	adds	r4, r4, r6
 8016a78:	3c01      	subs	r4, #1
 8016a7a:	fbb4 f6f6 	udiv	r6, r4, r6
      
      if (ep->type == EP_TYPE_ISOC)
 8016a7e:	78dc      	ldrb	r4, [r3, #3]
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8016a80:	f366 42dc 	bfi	r2, r6, #19, #10
      
      if (ep->type == EP_TYPE_ISOC)
 8016a84:	2c01      	cmp	r4, #1
      {
        deptsiz.b.mc = 1;
 8016a86:	bf08      	it	eq
 8016a88:	f364 725e 	bfieq	r2, r4, #29, #2
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8016a8c:	612a      	str	r2, [r5, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8016a8e:	78c2      	ldrb	r2, [r0, #3]
 8016a90:	2a01      	cmp	r2, #1
 8016a92:	d106      	bne.n	8016aa2 <USB_OTG_EPStartXfer+0x52>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 8016a94:	781a      	ldrb	r2, [r3, #0]
 8016a96:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8016a9a:	691a      	ldr	r2, [r3, #16]
 8016a9c:	69a4      	ldr	r4, [r4, #24]
 8016a9e:	6162      	str	r2, [r4, #20]
 8016aa0:	e00c      	b.n	8016abc <USB_OTG_EPStartXfer+0x6c>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8016aa2:	78da      	ldrb	r2, [r3, #3]
 8016aa4:	2a01      	cmp	r2, #1
 8016aa6:	d009      	beq.n	8016abc <USB_OTG_EPStartXfer+0x6c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 8016aa8:	695a      	ldr	r2, [r3, #20]
 8016aaa:	b13a      	cbz	r2, 8016abc <USB_OTG_EPStartXfer+0x6c>
        {
          fifoemptymsk = 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016aac:	6902      	ldr	r2, [r0, #16]
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 8016aae:	781c      	ldrb	r4, [r3, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016ab0:	6b55      	ldr	r5, [r2, #52]	; 0x34
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 8016ab2:	2601      	movs	r6, #1
 8016ab4:	fa06 f404 	lsl.w	r4, r6, r4
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016ab8:	432c      	orrs	r4, r5
 8016aba:	6354      	str	r4, [r2, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 8016abc:	78da      	ldrb	r2, [r3, #3]
 8016abe:	2a01      	cmp	r2, #1
 8016ac0:	d107      	bne.n	8016ad2 <USB_OTG_EPStartXfer+0x82>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8016ac2:	6902      	ldr	r2, [r0, #16]
 8016ac4:	6892      	ldr	r2, [r2, #8]
      
      if (((dsts.b.soffn)&0x1) == 0)
 8016ac6:	05d2      	lsls	r2, r2, #23
      {
        depctl.b.setd1pid = 1;
 8016ac8:	bf54      	ite	pl
 8016aca:	f041 5100 	orrpl.w	r1, r1, #536870912	; 0x20000000
      }
      else
      {
        depctl.b.setd0pid = 1;
 8016ace:	f041 5180 	orrmi.w	r1, r1, #268435456	; 0x10000000
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8016ad2:	781a      	ldrb	r2, [r3, #0]
 8016ad4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8016ad8:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8016adc:	6992      	ldr	r2, [r2, #24]
 8016ade:	6011      	str	r1, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8016ae0:	78d9      	ldrb	r1, [r3, #3]
 8016ae2:	2901      	cmp	r1, #1
 8016ae4:	d137      	bne.n	8016b56 <USB_OTG_EPStartXfer+0x106>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 8016ae6:	68d9      	ldr	r1, [r3, #12]
 8016ae8:	781a      	ldrb	r2, [r3, #0]
 8016aea:	8a9b      	ldrh	r3, [r3, #20]
 8016aec:	f7ff fb70 	bl	80161d0 <USB_OTG_WritePacket>
 8016af0:	e031      	b.n	8016b56 <USB_OTG_EPStartXfer+0x106>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8016af2:	6d4d      	ldr	r5, [r1, #84]	; 0x54
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8016af4:	695e      	ldr	r6, [r3, #20]
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8016af6:	682a      	ldr	r2, [r5, #0]
 8016af8:	689c      	ldr	r4, [r3, #8]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 8016afa:	6929      	ldr	r1, [r5, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8016afc:	b92e      	cbnz	r6, 8016b0a <USB_OTG_EPStartXfer+0xba>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8016afe:	f364 0112 	bfi	r1, r4, #0, #19
      deptsiz.b.pktcnt = 1;
 8016b02:	2401      	movs	r4, #1
 8016b04:	f364 41dc 	bfi	r1, r4, #19, #10
 8016b08:	e00a      	b.n	8016b20 <USB_OTG_EPStartXfer+0xd0>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8016b0a:	1936      	adds	r6, r6, r4
 8016b0c:	3e01      	subs	r6, #1
 8016b0e:	fbb6 f6f4 	udiv	r6, r6, r4
 8016b12:	f366 41dc 	bfi	r1, r6, #19, #10
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8016b16:	05b6      	lsls	r6, r6, #22
 8016b18:	0db6      	lsrs	r6, r6, #22
 8016b1a:	4374      	muls	r4, r6
 8016b1c:	f364 0112 	bfi	r1, r4, #0, #19
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8016b20:	6129      	str	r1, [r5, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8016b22:	78c1      	ldrb	r1, [r0, #3]
 8016b24:	2901      	cmp	r1, #1
 8016b26:	d105      	bne.n	8016b34 <USB_OTG_EPStartXfer+0xe4>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8016b28:	781c      	ldrb	r4, [r3, #0]
 8016b2a:	eb00 0184 	add.w	r1, r0, r4, lsl #2
 8016b2e:	6d4c      	ldr	r4, [r1, #84]	; 0x54
 8016b30:	6919      	ldr	r1, [r3, #16]
 8016b32:	6161      	str	r1, [r4, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8016b34:	78d9      	ldrb	r1, [r3, #3]
 8016b36:	2901      	cmp	r1, #1
 8016b38:	d106      	bne.n	8016b48 <USB_OTG_EPStartXfer+0xf8>
    {
      if (ep->even_odd_frame)
 8016b3a:	7959      	ldrb	r1, [r3, #5]
 8016b3c:	b111      	cbz	r1, 8016b44 <USB_OTG_EPStartXfer+0xf4>
      {
        depctl.b.setd1pid = 1;
 8016b3e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8016b42:	e001      	b.n	8016b48 <USB_OTG_EPStartXfer+0xf8>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8016b44:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8016b48:	781b      	ldrb	r3, [r3, #0]
 8016b4a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
        depctl.b.setd0pid = 1;
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8016b4e:	f042 4104 	orr.w	r1, r2, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8016b52:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8016b54:	6011      	str	r1, [r2, #0]
  }
  return status;
}
 8016b56:	2000      	movs	r0, #0
 8016b58:	bd70      	pop	{r4, r5, r6, pc}

08016b5a <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8016b5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t fifoemptymsk = 0;
  
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8016b5c:	784d      	ldrb	r5, [r1, #1]
 8016b5e:	2d01      	cmp	r5, #1
 8016b60:	d13d      	bne.n	8016bde <USB_OTG_EP0StartXfer+0x84>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 8016b62:	6983      	ldr	r3, [r0, #24]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016b64:	694a      	ldr	r2, [r1, #20]
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    in_regs = pdev->regs.INEP_REGS[0];
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 8016b66:	681e      	ldr	r6, [r3, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 8016b68:	691c      	ldr	r4, [r3, #16]
 8016b6a:	9400      	str	r4, [sp, #0]
 8016b6c:	b2e4      	uxtb	r4, r4
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016b6e:	b942      	cbnz	r2, 8016b82 <USB_OTG_EP0StartXfer+0x28>
    {
      deptsiz.b.xfersize = 0;
 8016b70:	f362 0406 	bfi	r4, r2, #0, #7
      deptsiz.b.pktcnt = 1;
 8016b74:	f89d 2002 	ldrb.w	r2, [sp, #2]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 8016b78:	f88d 4000 	strb.w	r4, [sp]
      deptsiz.b.pktcnt = 1;
 8016b7c:	f365 02c4 	bfi	r2, r5, #3, #2
 8016b80:	e00e      	b.n	8016ba0 <USB_OTG_EP0StartXfer+0x46>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 8016b82:	688d      	ldr	r5, [r1, #8]
 8016b84:	42aa      	cmp	r2, r5
      {
        ep->xfer_len = ep->maxpacket;
 8016b86:	bf8a      	itet	hi
 8016b88:	614d      	strhi	r5, [r1, #20]
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8016b8a:	f362 0406 	bfils	r4, r2, #0, #7
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
 8016b8e:	f365 0406 	bfihi	r4, r5, #0, #7
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
      }
      deptsiz.b.pktcnt = 1;
 8016b92:	f89d 2002 	ldrb.w	r2, [sp, #2]
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8016b96:	f88d 4000 	strb.w	r4, [sp]
      }
      deptsiz.b.pktcnt = 1;
 8016b9a:	2401      	movs	r4, #1
 8016b9c:	f364 02c4 	bfi	r2, r4, #3, #2
 8016ba0:	f88d 2002 	strb.w	r2, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8016ba4:	9a00      	ldr	r2, [sp, #0]
 8016ba6:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8016ba8:	78c2      	ldrb	r2, [r0, #3]
 8016baa:	2a01      	cmp	r2, #1
 8016bac:	d105      	bne.n	8016bba <USB_OTG_EP0StartXfer+0x60>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8016bae:	780c      	ldrb	r4, [r1, #0]
 8016bb0:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 8016bb4:	6994      	ldr	r4, [r2, #24]
 8016bb6:	690a      	ldr	r2, [r1, #16]
 8016bb8:	6162      	str	r2, [r4, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8016bba:	f046 4604 	orr.w	r6, r6, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8016bbe:	601e      	str	r6, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 8016bc0:	78c3      	ldrb	r3, [r0, #3]
 8016bc2:	2b00      	cmp	r3, #0
 8016bc4:	d134      	bne.n	8016c30 <USB_OTG_EP0StartXfer+0xd6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 8016bc6:	694a      	ldr	r2, [r1, #20]
 8016bc8:	2a00      	cmp	r2, #0
 8016bca:	d031      	beq.n	8016c30 <USB_OTG_EP0StartXfer+0xd6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016bcc:	6903      	ldr	r3, [r0, #16]
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 8016bce:	780a      	ldrb	r2, [r1, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016bd0:	6b58      	ldr	r0, [r3, #52]	; 0x34
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 8016bd2:	2101      	movs	r1, #1
 8016bd4:	fa01 f202 	lsl.w	r2, r1, r2
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8016bd8:	4302      	orrs	r2, r0
 8016bda:	635a      	str	r2, [r3, #52]	; 0x34
 8016bdc:	e028      	b.n	8016c30 <USB_OTG_EP0StartXfer+0xd6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8016bde:	780b      	ldrb	r3, [r1, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8016be0:	694e      	ldr	r6, [r1, #20]
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8016be2:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8016be6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8016be8:	688a      	ldr	r2, [r1, #8]
 8016bea:	681d      	ldr	r5, [r3, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 8016bec:	691c      	ldr	r4, [r3, #16]
 8016bee:	9400      	str	r4, [sp, #0]
 8016bf0:	b2e4      	uxtb	r4, r4
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8016bf2:	b106      	cbz	r6, 8016bf6 <USB_OTG_EP0StartXfer+0x9c>
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 8016bf4:	614a      	str	r2, [r1, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 8016bf6:	f362 0406 	bfi	r4, r2, #0, #7
      deptsiz.b.pktcnt = 1;
 8016bfa:	f89d 2002 	ldrb.w	r2, [sp, #2]
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
      deptsiz.b.xfersize = ep->maxpacket;
 8016bfe:	f88d 4000 	strb.w	r4, [sp]
      deptsiz.b.pktcnt = 1;
 8016c02:	2401      	movs	r4, #1
 8016c04:	f364 02c4 	bfi	r2, r4, #3, #2
 8016c08:	f88d 2002 	strb.w	r2, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8016c0c:	9a00      	ldr	r2, [sp, #0]
 8016c0e:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 8016c10:	78c3      	ldrb	r3, [r0, #3]
 8016c12:	2b01      	cmp	r3, #1
 8016c14:	d105      	bne.n	8016c22 <USB_OTG_EP0StartXfer+0xc8>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8016c16:	780a      	ldrb	r2, [r1, #0]
 8016c18:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8016c1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016c1e:	690b      	ldr	r3, [r1, #16]
 8016c20:	6153      	str	r3, [r2, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8016c22:	7809      	ldrb	r1, [r1, #0]
 8016c24:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8016c28:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8016c2c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8016c2e:	6015      	str	r5, [r2, #0]
    
  }
  return status;
}
 8016c30:	2000      	movs	r0, #0
 8016c32:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08016c34 <USB_OTG_EPSetStall>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 8016c34:	784b      	ldrb	r3, [r1, #1]
 8016c36:	7809      	ldrb	r1, [r1, #0]
 8016c38:	2b01      	cmp	r3, #1
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8016c3a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 8016c3e:	d10d      	bne.n	8016c5c <USB_OTG_EPSetStall+0x28>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8016c40:	6980      	ldr	r0, [r0, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8016c42:	6803      	ldr	r3, [r0, #0]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 8016c44:	f3c3 6207 	ubfx	r2, r3, #24, #8
 8016c48:	f002 0180 	and.w	r1, r2, #128	; 0x80
 8016c4c:	b2ca      	uxtb	r2, r1
 8016c4e:	b10a      	cbz	r2, 8016c54 <USB_OTG_EPSetStall+0x20>
    {
      depctl.b.epdis = 1;
 8016c50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    }
    depctl.b.stall = 1;
 8016c54:	f443 1100 	orr.w	r1, r3, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8016c58:	6001      	str	r1, [r0, #0]
 8016c5a:	e004      	b.n	8016c66 <USB_OTG_EPSetStall+0x32>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8016c5c:	6d43      	ldr	r3, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8016c5e:	681a      	ldr	r2, [r3, #0]
    /* set the stall bit */
    depctl.b.stall = 1;
 8016c60:	f442 1100 	orr.w	r1, r2, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8016c64:	6019      	str	r1, [r3, #0]
  }
  return status;
}
 8016c66:	2000      	movs	r0, #0
 8016c68:	4770      	bx	lr

08016c6a <USB_OTG_EPClearStall>:
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
 8016c6a:	784b      	ldrb	r3, [r1, #1]
 8016c6c:	2b01      	cmp	r3, #1
 8016c6e:	780b      	ldrb	r3, [r1, #0]
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016c70:	78c9      	ldrb	r1, [r1, #3]
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8016c72:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8016c76:	bf0c      	ite	eq
 8016c78:	6982      	ldreq	r2, [r0, #24]
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8016c7a:	6d42      	ldrne	r2, [r0, #84]	; 0x54
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8016c7c:	6813      	ldr	r3, [r2, #0]
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016c7e:	1e88      	subs	r0, r1, #2
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
 8016c80:	f36f 5355 	bfc	r3, #21, #1
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016c84:	2801      	cmp	r0, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8016c86:	bf98      	it	ls
 8016c88:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8016c8c:	6013      	str	r3, [r2, #0]
  return status;
}
 8016c8e:	2000      	movs	r0, #0
 8016c90:	4770      	bx	lr

08016c92 <USB_OTG_ReadDevAllOutEp_itr>:
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8016c92:	6903      	ldr	r3, [r0, #16]
 8016c94:	699a      	ldr	r2, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8016c96:	69d8      	ldr	r0, [r3, #28]
 8016c98:	4010      	ands	r0, r2
  return ((v & 0xffff0000) >> 16);
}
 8016c9a:	0c00      	lsrs	r0, r0, #16
 8016c9c:	4770      	bx	lr

08016c9e <USB_OTG_ReadDevOutEP_itr>:
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8016c9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8016ca2:	6902      	ldr	r2, [r0, #16]
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8016ca4:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8016ca6:	6899      	ldr	r1, [r3, #8]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8016ca8:	6950      	ldr	r0, [r2, #20]
  return v;
}
 8016caa:	4008      	ands	r0, r1
 8016cac:	4770      	bx	lr

08016cae <USB_OTG_ReadDevAllInEPItr>:
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8016cae:	6903      	ldr	r3, [r0, #16]
 8016cb0:	6998      	ldr	r0, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8016cb2:	69d9      	ldr	r1, [r3, #28]
 8016cb4:	4008      	ands	r0, r1
  return (v & 0xffff);
}
 8016cb6:	b280      	uxth	r0, r0
 8016cb8:	4770      	bx	lr

08016cba <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 8016cba:	b082      	sub	sp, #8
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	9300      	str	r3, [sp, #0]
  doeptsize0.b.supcnt = 3;
 8016cc0:	21c0      	movs	r1, #192	; 0xc0
  doeptsize0.b.pktcnt = 1;
 8016cc2:	2201      	movs	r2, #1
 8016cc4:	2300      	movs	r3, #0
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
 8016cc6:	f88d 1003 	strb.w	r1, [sp, #3]
  doeptsize0.b.pktcnt = 1;
 8016cca:	f362 03c4 	bfi	r3, r2, #3, #2
  doeptsize0.b.xfersize = 8 * 3;
 8016cce:	2118      	movs	r1, #24
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
 8016cd0:	f88d 3002 	strb.w	r3, [sp, #2]
  doeptsize0.b.xfersize = 8 * 3;
 8016cd4:	f88d 1000 	strb.w	r1, [sp]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 8016cd8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8016cda:	9a00      	ldr	r2, [sp, #0]
 8016cdc:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8016cde:	78c1      	ldrb	r1, [r0, #3]
 8016ce0:	2901      	cmp	r1, #1
 8016ce2:	d106      	bne.n	8016cf2 <USB_OTG_EP0_OutStart+0x38>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8016ce4:	f200 50cc 	addw	r0, r0, #1484	; 0x5cc
 8016ce8:	6158      	str	r0, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 8016cea:	681a      	ldr	r2, [r3, #0]
    doepctl.b.epena = 1;
    doepctl.d32 = 0x80008000;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 8016cec:	f04f 2280 	mov.w	r2, #2147516416	; 0x80008000
 8016cf0:	601a      	str	r2, [r3, #0]
  }
}
 8016cf2:	b002      	add	sp, #8
 8016cf4:	4770      	bx	lr

08016cf6 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 8016cf6:	b510      	push	{r4, lr}
 8016cf8:	4604      	mov	r4, r0
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 8016cfa:	f7ff fa8d 	bl	8016218 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8016cfe:	2301      	movs	r3, #1
 8016d00:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  pdev->dev.device_address = 0;
 8016d04:	2300      	movs	r3, #0
 8016d06:	f884 3114 	strb.w	r3, [r4, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8016d0a:	7862      	ldrb	r2, [r4, #1]
 8016d0c:	4293      	cmp	r3, r2
 8016d0e:	d213      	bcs.n	8016d38 <DCD_Init+0x42>
  {
    ep = &pdev->dev.in_ep[i];
 8016d10:	2228      	movs	r2, #40	; 0x28
 8016d12:	fb02 4103 	mla	r1, r2, r3, r4
 8016d16:	f501 728e 	add.w	r2, r1, #284	; 0x11c
    /* Init ep structure */
    ep->is_in = 1;
 8016d1a:	2001      	movs	r0, #1
 8016d1c:	f881 011d 	strb.w	r0, [r1, #285]	; 0x11d
    ep->num = i;
 8016d20:	f881 311c 	strb.w	r3, [r1, #284]	; 0x11c
    ep->tx_fifo_num = i;
 8016d24:	f8a1 3122 	strh.w	r3, [r1, #290]	; 0x122
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8016d28:	2040      	movs	r0, #64	; 0x40
    /* Init ep structure */
    ep->is_in = 1;
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 8016d2a:	2100      	movs	r1, #0
 8016d2c:	70d1      	strb	r1, [r2, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8016d2e:	6090      	str	r0, [r2, #8]
    ep->xfer_buff = 0;
 8016d30:	60d1      	str	r1, [r2, #12]
    ep->xfer_len = 0;
 8016d32:	6151      	str	r1, [r2, #20]
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8016d34:	3301      	adds	r3, #1
 8016d36:	e7e8      	b.n	8016d0a <DCD_Init+0x14>
 8016d38:	2300      	movs	r3, #0
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8016d3a:	7860      	ldrb	r0, [r4, #1]
 8016d3c:	4283      	cmp	r3, r0
 8016d3e:	d213      	bcs.n	8016d68 <DCD_Init+0x72>
  {
    ep = &pdev->dev.out_ep[i];
 8016d40:	2128      	movs	r1, #40	; 0x28
 8016d42:	fb01 4003 	mla	r0, r1, r3, r4
 8016d46:	f500 725d 	add.w	r2, r0, #884	; 0x374
    /* Init ep structure */
    ep->is_in = 0;
 8016d4a:	2100      	movs	r1, #0
    ep->num = i;
 8016d4c:	f880 3374 	strb.w	r3, [r0, #884]	; 0x374
    ep->tx_fifo_num = i;
 8016d50:	f8a0 337a 	strh.w	r3, [r0, #890]	; 0x37a
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
 8016d54:	f880 1375 	strb.w	r1, [r0, #885]	; 0x375
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 8016d58:	f880 1377 	strb.w	r1, [r0, #887]	; 0x377
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8016d5c:	2040      	movs	r0, #64	; 0x40
 8016d5e:	6090      	str	r0, [r2, #8]
    ep->xfer_buff = 0;
 8016d60:	60d1      	str	r1, [r2, #12]
    ep->xfer_len = 0;
 8016d62:	6151      	str	r1, [r2, #20]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8016d64:	3301      	adds	r3, #1
 8016d66:	e7e8      	b.n	8016d3a <DCD_Init+0x44>
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 8016d68:	4620      	mov	r0, r4
 8016d6a:	f7ff fb09 	bl	8016380 <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 8016d6e:	4620      	mov	r0, r4
 8016d70:	f7ff fab2 	bl	80162d8 <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 8016d74:	2100      	movs	r1, #0
 8016d76:	4620      	mov	r0, r4
 8016d78:	f7ff fb42 	bl	8016400 <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 8016d7c:	4620      	mov	r0, r4
 8016d7e:	f7ff fd75 	bl	801686c <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8016d82:	4620      	mov	r0, r4
}
 8016d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8016d88:	f7ff baf3 	b.w	8016372 <USB_OTG_EnableGlobalInt>

08016d8c <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 8016d8c:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8016d8e:	b2cd      	uxtb	r5, r1
 8016d90:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8016d94:	f04f 0628 	mov.w	r6, #40	; 0x28
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016d98:	fb06 0404 	mla	r4, r6, r4, r0
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8016d9c:	f015 0f80 	tst.w	r5, #128	; 0x80
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016da0:	bf14      	ite	ne
 8016da2:	f504 748e 	addne.w	r4, r4, #284	; 0x11c
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8016da6:	f504 745d 	addeq.w	r4, r4, #884	; 0x374
  }
  ep->num   = ep_addr & 0x7F;
 8016daa:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8016dae:	09ed      	lsrs	r5, r5, #7
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8016db0:	7021      	strb	r1, [r4, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8016db2:	7065      	strb	r5, [r4, #1]
  ep->maxpacket = ep_mps;
 8016db4:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 8016db6:	70e3      	strb	r3, [r4, #3]
  if (ep->is_in)
 8016db8:	b105      	cbz	r5, 8016dbc <DCD_EP_Open+0x30>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8016dba:	80e1      	strh	r1, [r4, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 8016dbc:	2b02      	cmp	r3, #2
 8016dbe:	d101      	bne.n	8016dc4 <DCD_EP_Open+0x38>
  {
    ep->data_pid_start = 0;
 8016dc0:	2300      	movs	r3, #0
 8016dc2:	7123      	strb	r3, [r4, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 8016dc4:	4621      	mov	r1, r4
 8016dc6:	f7ff fdf5 	bl	80169b4 <USB_OTG_EPActivate>
  return 0;
}
 8016dca:	2000      	movs	r0, #0
 8016dcc:	bd70      	pop	{r4, r5, r6, pc}

08016dce <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 8016dce:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8016dd0:	b2ca      	uxtb	r2, r1
 8016dd2:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8016dd6:	f04f 0428 	mov.w	r4, #40	; 0x28
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016dda:	fb04 0303 	mla	r3, r4, r3, r0
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8016dde:	f012 0f80 	tst.w	r2, #128	; 0x80
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016de2:	bf14      	ite	ne
 8016de4:	f503 738e 	addne.w	r3, r3, #284	; 0x11c
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8016de8:	f503 735d 	addeq.w	r3, r3, #884	; 0x374
  }
  ep->num   = ep_addr & 0x7F;
 8016dec:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  ep->is_in = (0x80 & ep_addr) != 0;
 8016df0:	09d2      	lsrs	r2, r2, #7
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8016df2:	7019      	strb	r1, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8016df4:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 8016df6:	4619      	mov	r1, r3
 8016df8:	f7ff fe0b 	bl	8016a12 <USB_OTG_EPDeactivate>
  return 0;
}
 8016dfc:	2000      	movs	r0, #0
 8016dfe:	bd10      	pop	{r4, pc}

08016e00 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 8016e00:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8016e02:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8016e06:	2528      	movs	r5, #40	; 0x28
 8016e08:	fb05 0504 	mla	r5, r5, r4, r0
 8016e0c:	f505 715d 	add.w	r1, r5, #884	; 0x374
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
 8016e10:	f885 4374 	strb.w	r4, [r5, #884]	; 0x374
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
  ep->xfer_len = buf_len;
 8016e14:	614b      	str	r3, [r1, #20]
  ep->xfer_count = 0;
 8016e16:	2300      	movs	r3, #0
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 8016e18:	60ca      	str	r2, [r1, #12]
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
 8016e1a:	618b      	str	r3, [r1, #24]
  ep->is_in = 0;
 8016e1c:	704b      	strb	r3, [r1, #1]
  ep->num = ep_addr & 0x7F;
  
  if (pdev->cfg.dma_enable == 1)
 8016e1e:	78c3      	ldrb	r3, [r0, #3]
 8016e20:	2b01      	cmp	r3, #1
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8016e22:	f505 755c 	add.w	r5, r5, #880	; 0x370
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  if (pdev->cfg.dma_enable == 1)
  {
    ep->dma_addr = (uint32_t)pbuf;  
 8016e26:	bf08      	it	eq
 8016e28:	610a      	streq	r2, [r1, #16]
  }
  
  if ( ep->num == 0 )
 8016e2a:	b914      	cbnz	r4, 8016e32 <DCD_EP_PrepareRx+0x32>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8016e2c:	f7ff fe95 	bl	8016b5a <USB_OTG_EP0StartXfer>
 8016e30:	e001      	b.n	8016e36 <DCD_EP_PrepareRx+0x36>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8016e32:	f7ff fe0d 	bl	8016a50 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 8016e36:	2000      	movs	r0, #0
 8016e38:	bd38      	pop	{r3, r4, r5, pc}

08016e3a <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 8016e3a:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016e3c:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8016e40:	2528      	movs	r5, #40	; 0x28
 8016e42:	fb05 0504 	mla	r5, r5, r4, r0
 8016e46:	f505 718e 	add.w	r1, r5, #284	; 0x11c
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8016e4a:	2601      	movs	r6, #1
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
 8016e4c:	60ca      	str	r2, [r1, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 8016e4e:	610a      	str	r2, [r1, #16]
  ep->xfer_count = 0;
 8016e50:	2200      	movs	r2, #0
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;  
 8016e52:	f885 411c 	strb.w	r4, [r5, #284]	; 0x11c
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8016e56:	704e      	strb	r6, [r1, #1]
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8016e58:	f505 758c 	add.w	r5, r5, #280	; 0x118
  /* Setup and start the Transfer */
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
  ep->dma_addr = (uint32_t)pbuf;  
  ep->xfer_count = 0;
 8016e5c:	618a      	str	r2, [r1, #24]
  ep->xfer_len  = buf_len;
 8016e5e:	614b      	str	r3, [r1, #20]
  
  if ( ep->num == 0 )
 8016e60:	b914      	cbnz	r4, 8016e68 <DCD_EP_Tx+0x2e>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8016e62:	f7ff fe7a 	bl	8016b5a <USB_OTG_EP0StartXfer>
 8016e66:	e001      	b.n	8016e6c <DCD_EP_Tx+0x32>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8016e68:	f7ff fdf2 	bl	8016a50 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 8016e6c:	2000      	movs	r0, #0
 8016e6e:	bd70      	pop	{r4, r5, r6, pc}

08016e70 <DCD_EP_Stall>:
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8016e70:	b2ca      	uxtb	r2, r1
 8016e72:	f012 0f80 	tst.w	r2, #128	; 0x80
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 8016e76:	b510      	push	{r4, lr}
 8016e78:	f04f 0328 	mov.w	r3, #40	; 0x28
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8016e7c:	d006      	beq.n	8016e8c <DCD_EP_Stall+0x1c>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 8016e7e:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8016e82:	fb03 0304 	mla	r3, r3, r4, r0
 8016e86:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8016e8a:	e003      	b.n	8016e94 <DCD_EP_Stall+0x24>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8016e8c:	fb03 0401 	mla	r4, r3, r1, r0
 8016e90:	f504 735d 	add.w	r3, r4, #884	; 0x374
  }

  ep->is_stall = 1;
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8016e94:	09d2      	lsrs	r2, r2, #7
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 8016e96:	2401      	movs	r4, #1
  ep->num   = epnum & 0x7F;
 8016e98:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8016e9c:	7019      	strb	r1, [r3, #0]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 8016e9e:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8016ea0:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 8016ea2:	4619      	mov	r1, r3
 8016ea4:	f7ff fec6 	bl	8016c34 <USB_OTG_EPSetStall>
  return (0);
}
 8016ea8:	2000      	movs	r0, #0
 8016eaa:	bd10      	pop	{r4, pc}

08016eac <DCD_EP_ClrStall>:
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8016eac:	b2ca      	uxtb	r2, r1
 8016eae:	f012 0f80 	tst.w	r2, #128	; 0x80
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8016eb2:	b510      	push	{r4, lr}
 8016eb4:	f04f 0328 	mov.w	r3, #40	; 0x28
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8016eb8:	d006      	beq.n	8016ec8 <DCD_EP_ClrStall+0x1c>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 8016eba:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8016ebe:	fb03 0304 	mla	r3, r3, r4, r0
 8016ec2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8016ec6:	e003      	b.n	8016ed0 <DCD_EP_ClrStall+0x24>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8016ec8:	fb03 0401 	mla	r4, r3, r1, r0
 8016ecc:	f504 735d 	add.w	r3, r4, #884	; 0x374
  }
  
  ep->is_stall = 0;  
 8016ed0:	2400      	movs	r4, #0
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8016ed2:	09d2      	lsrs	r2, r2, #7
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
  ep->num   = epnum & 0x7F;
 8016ed4:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8016ed8:	7019      	strb	r1, [r3, #0]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
 8016eda:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8016edc:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 8016ede:	4619      	mov	r1, r3
 8016ee0:	f7ff fec3 	bl	8016c6a <USB_OTG_EPClearStall>
  return (0);
}
 8016ee4:	4620      	mov	r0, r4
 8016ee6:	bd10      	pop	{r4, pc}

08016ee8 <DCD_EP_SetAddress>:
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
  dcfg.b.devaddr = address;
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8016ee8:	6902      	ldr	r2, [r0, #16]
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 8016eea:	2300      	movs	r3, #0
  dcfg.b.devaddr = address;
 8016eec:	f361 130a 	bfi	r3, r1, #4, #7
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8016ef0:	6811      	ldr	r1, [r2, #0]
 8016ef2:	430b      	orrs	r3, r1
 8016ef4:	6013      	str	r3, [r2, #0]
 8016ef6:	4770      	bx	lr

08016ef8 <DCD_DevConnect>:
* @brief  Connect device (enable internal pull-up)
* @param pdev: device instance
* @retval : None
*/
void  DCD_DevConnect (USB_OTG_CORE_HANDLE *pdev)
{
 8016ef8:	4770      	bx	lr

08016efa <DCD_DevDisconnect>:
* @brief  Disconnect device (disable internal pull-up)
* @param pdev: device instance
* @retval : None
*/
void  DCD_DevDisconnect (USB_OTG_CORE_HANDLE *pdev)
{
 8016efa:	4770      	bx	lr

08016efc <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8016efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f00:	b085      	sub	sp, #20
 8016f02:	4604      	mov	r4, r0
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 8016f04:	f7ff fa91 	bl	801642a <USB_OTG_IsDeviceMode>
 8016f08:	b908      	cbnz	r0, 8016f0e <USBD_OTG_ISR_Handler+0x12>
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 8016f0a:	2000      	movs	r0, #0
 8016f0c:	e23a      	b.n	8017384 <USBD_OTG_ISR_Handler+0x488>
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 8016f0e:	4620      	mov	r0, r4
 8016f10:	f7ff fa97 	bl	8016442 <USB_OTG_ReadCoreItr>
    if (!gintr_status.d32) /* avoid spurious interrupt */
 8016f14:	4607      	mov	r7, r0
 8016f16:	2800      	cmp	r0, #0
 8016f18:	d0f7      	beq.n	8016f0a <USBD_OTG_ISR_Handler+0xe>
    {
      return 0;
    }
    
    if (gintr_status.b.outepintr)
 8016f1a:	f3c0 4a07 	ubfx	sl, r0, #16, #8
 8016f1e:	f00a 0008 	and.w	r0, sl, #8
 8016f22:	b2c0      	uxtb	r0, r0
 8016f24:	2800      	cmp	r0, #0
 8016f26:	d056      	beq.n	8016fd6 <USBD_OTG_ISR_Handler+0xda>
  uint32_t epnum = 0;
  
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 8016f28:	4620      	mov	r0, r4
 8016f2a:	f7ff feb2 	bl	8016c92 <USB_OTG_ReadDevAllOutEp_itr>
 8016f2e:	46a3      	mov	fp, r4
 8016f30:	4680      	mov	r8, r0
 8016f32:	4626      	mov	r6, r4
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 8016f34:	f04f 0900 	mov.w	r9, #0
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 8016f38:	f1b8 0f00 	cmp.w	r8, #0
 8016f3c:	d04a      	beq.n	8016fd4 <USBD_OTG_ISR_Handler+0xd8>
  {
    if (ep_intr&0x1)
 8016f3e:	f018 0f01 	tst.w	r8, #1
 8016f42:	d03f      	beq.n	8016fc4 <USBD_OTG_ISR_Handler+0xc8>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8016f44:	fa5f f389 	uxtb.w	r3, r9
 8016f48:	4619      	mov	r1, r3
 8016f4a:	4620      	mov	r0, r4
 8016f4c:	9300      	str	r3, [sp, #0]
 8016f4e:	f7ff fea6 	bl	8016c9e <USB_OTG_ReadDevOutEP_itr>
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8016f52:	f010 0f01 	tst.w	r0, #1
  while ( ep_intr )
  {
    if (ep_intr&0x1)
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8016f56:	4605      	mov	r5, r0
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8016f58:	9b00      	ldr	r3, [sp, #0]
 8016f5a:	d020      	beq.n	8016f9e <USBD_OTG_ISR_Handler+0xa2>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8016f5c:	6d70      	ldr	r0, [r6, #84]	; 0x54
 8016f5e:	2501      	movs	r5, #1
 8016f60:	6085      	str	r5, [r0, #8]
        if (pdev->cfg.dma_enable == 1)
 8016f62:	78e1      	ldrb	r1, [r4, #3]
 8016f64:	42a9      	cmp	r1, r5
 8016f66:	d107      	bne.n	8016f78 <USBD_OTG_ISR_Handler+0x7c>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 8016f68:	6902      	ldr	r2, [r0, #16]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8016f6a:	f8db 137c 	ldr.w	r1, [fp, #892]	; 0x37c
            deptsiz.b.xfersize;
 8016f6e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8016f72:	1a0a      	subs	r2, r1, r0
 8016f74:	f8cb 238c 	str.w	r2, [fp, #908]	; 0x38c
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 8016f78:	4871      	ldr	r0, [pc, #452]	; (8017140 <USBD_OTG_ISR_Handler+0x244>)
 8016f7a:	6801      	ldr	r1, [r0, #0]
 8016f7c:	4620      	mov	r0, r4
 8016f7e:	680a      	ldr	r2, [r1, #0]
 8016f80:	4619      	mov	r1, r3
 8016f82:	4790      	blx	r2
        
        if (pdev->cfg.dma_enable == 1)
 8016f84:	78e3      	ldrb	r3, [r4, #3]
 8016f86:	2b01      	cmp	r3, #1
 8016f88:	d109      	bne.n	8016f9e <USBD_OTG_ISR_Handler+0xa2>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 8016f8a:	f1b9 0f00 	cmp.w	r9, #0
 8016f8e:	d106      	bne.n	8016f9e <USBD_OTG_ISR_Handler+0xa2>
 8016f90:	f894 0111 	ldrb.w	r0, [r4, #273]	; 0x111
 8016f94:	2805      	cmp	r0, #5
 8016f96:	d102      	bne.n	8016f9e <USBD_OTG_ISR_Handler+0xa2>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8016f98:	4620      	mov	r0, r4
 8016f9a:	f7ff fe8e 	bl	8016cba <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 8016f9e:	f005 0102 	and.w	r1, r5, #2
 8016fa2:	b2ca      	uxtb	r2, r1
 8016fa4:	b112      	cbz	r2, 8016fac <USBD_OTG_ISR_Handler+0xb0>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8016fa6:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8016fa8:	2502      	movs	r5, #2
 8016faa:	609d      	str	r5, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 8016fac:	f005 0008 	and.w	r0, r5, #8
 8016fb0:	b2c1      	uxtb	r1, r0
 8016fb2:	b139      	cbz	r1, 8016fc4 <USBD_OTG_ISR_Handler+0xc8>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 8016fb4:	4a62      	ldr	r2, [pc, #392]	; (8017140 <USBD_OTG_ISR_Handler+0x244>)
 8016fb6:	6815      	ldr	r5, [r2, #0]
 8016fb8:	4620      	mov	r0, r4
 8016fba:	68ab      	ldr	r3, [r5, #8]
 8016fbc:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 8016fbe:	6d70      	ldr	r0, [r6, #84]	; 0x54
 8016fc0:	2108      	movs	r1, #8
 8016fc2:	6081      	str	r1, [r0, #8]
      }
    }
    epnum++;
 8016fc4:	f109 0901 	add.w	r9, r9, #1
    ep_intr >>= 1;
 8016fc8:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8016fcc:	3604      	adds	r6, #4
 8016fce:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8016fd2:	e7b1      	b.n	8016f38 <USBD_OTG_ISR_Handler+0x3c>
      return 0;
    }
    
    if (gintr_status.b.outepintr)
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 8016fd4:	2001      	movs	r0, #1
    }    
    
    if (gintr_status.b.inepint)
 8016fd6:	f00a 0a04 	and.w	sl, sl, #4
 8016fda:	fa5f f38a 	uxtb.w	r3, sl
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	f000 80b1 	beq.w	8017146 <USBD_OTG_ISR_Handler+0x24a>
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 8016fe4:	4620      	mov	r0, r4
 8016fe6:	f7ff fe62 	bl	8016cae <USB_OTG_ReadDevAllInEPItr>
 8016fea:	4626      	mov	r6, r4
 8016fec:	4681      	mov	r9, r0
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 8016fee:	f04f 0800 	mov.w	r8, #0
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 8016ff2:	f1b9 0f00 	cmp.w	r9, #0
 8016ff6:	f000 80a5 	beq.w	8017144 <USBD_OTG_ISR_Handler+0x248>
  {
    if (ep_intr&0x1) /* In ITR */
 8016ffa:	f019 0f01 	tst.w	r9, #1
 8016ffe:	f000 8099 	beq.w	8017134 <USBD_OTG_ISR_Handler+0x238>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 8017002:	fa5f fa88 	uxtb.w	sl, r8
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8017006:	6923      	ldr	r3, [r4, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8017008:	eb04 008a 	add.w	r0, r4, sl, lsl #2
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 801700c:	6919      	ldr	r1, [r3, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 801700e:	6b5d      	ldr	r5, [r3, #52]	; 0x34
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8017010:	6982      	ldr	r2, [r0, #24]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 8017012:	fa25 f50a 	lsr.w	r5, r5, sl
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8017016:	6890      	ldr	r0, [r2, #8]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 8017018:	01ea      	lsls	r2, r5, #7
 801701a:	b2d5      	uxtb	r5, r2
 801701c:	430d      	orrs	r5, r1
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 801701e:	4005      	ands	r5, r0
  while ( ep_intr )
  {
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
 8017020:	07ea      	lsls	r2, r5, #31
 8017022:	d51b      	bpl.n	801705c <USBD_OTG_ISR_Handler+0x160>
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8017024:	6b58      	ldr	r0, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8017026:	4a46      	ldr	r2, [pc, #280]	; (8017140 <USBD_OTG_ISR_Handler+0x244>)
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
 8017028:	2501      	movs	r5, #1
 801702a:	fa05 f108 	lsl.w	r1, r5, r8
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 801702e:	ea20 0001 	bic.w	r0, r0, r1
 8017032:	6358      	str	r0, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8017034:	69b3      	ldr	r3, [r6, #24]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8017036:	6810      	ldr	r0, [r2, #0]
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8017038:	609d      	str	r5, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 801703a:	4651      	mov	r1, sl
 801703c:	6843      	ldr	r3, [r0, #4]
 801703e:	4620      	mov	r0, r4
 8017040:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8017042:	78e1      	ldrb	r1, [r4, #3]
 8017044:	42a9      	cmp	r1, r5
 8017046:	d109      	bne.n	801705c <USBD_OTG_ISR_Handler+0x160>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 8017048:	f1b8 0f00 	cmp.w	r8, #0
 801704c:	d106      	bne.n	801705c <USBD_OTG_ISR_Handler+0x160>
 801704e:	f894 2111 	ldrb.w	r2, [r4, #273]	; 0x111
 8017052:	2a04      	cmp	r2, #4
 8017054:	d102      	bne.n	801705c <USBD_OTG_ISR_Handler+0x160>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8017056:	4620      	mov	r0, r4
 8017058:	f7ff fe2f 	bl	8016cba <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 801705c:	f005 0008 	and.w	r0, r5, #8
 8017060:	b2c3      	uxtb	r3, r0
 8017062:	b113      	cbz	r3, 801706a <USBD_OTG_ISR_Handler+0x16e>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 8017064:	69b1      	ldr	r1, [r6, #24]
 8017066:	2508      	movs	r5, #8
 8017068:	608d      	str	r5, [r1, #8]
      }
      if (diepint.b.intktxfemp)
 801706a:	f005 0210 	and.w	r2, r5, #16
 801706e:	b2d0      	uxtb	r0, r2
 8017070:	b110      	cbz	r0, 8017078 <USBD_OTG_ISR_Handler+0x17c>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8017072:	69b3      	ldr	r3, [r6, #24]
 8017074:	2510      	movs	r5, #16
 8017076:	609d      	str	r5, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8017078:	f005 0140 	and.w	r1, r5, #64	; 0x40
 801707c:	b2ca      	uxtb	r2, r1
 801707e:	b112      	cbz	r2, 8017086 <USBD_OTG_ISR_Handler+0x18a>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8017080:	69b0      	ldr	r0, [r6, #24]
 8017082:	2540      	movs	r5, #64	; 0x40
 8017084:	6085      	str	r5, [r0, #8]
      }
      if ( diepint.b.epdisabled )
 8017086:	f005 0302 	and.w	r3, r5, #2
 801708a:	b2d9      	uxtb	r1, r3
 801708c:	b111      	cbz	r1, 8017094 <USBD_OTG_ISR_Handler+0x198>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 801708e:	69b2      	ldr	r2, [r6, #24]
 8017090:	2502      	movs	r5, #2
 8017092:	6095      	str	r5, [r2, #8]
      }       
      if (diepint.b.emptyintr)
 8017094:	f025 007f 	bic.w	r0, r5, #127	; 0x7f
 8017098:	f010 0fff 	tst.w	r0, #255	; 0xff
 801709c:	d04a      	beq.n	8017134 <USBD_OTG_ISR_Handler+0x238>
  USB_OTG_EP *ep;
  uint32_t len = 0;
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
 801709e:	2328      	movs	r3, #40	; 0x28
 80170a0:	fb03 4108 	mla	r1, r3, r8, r4
 80170a4:	f501 758c 	add.w	r5, r1, #280	; 0x118
 80170a8:	9501      	str	r5, [sp, #4]
 80170aa:	3504      	adds	r5, #4
  
  len = ep->xfer_len - ep->xfer_count;
 80170ac:	6968      	ldr	r0, [r5, #20]
 80170ae:	69ab      	ldr	r3, [r5, #24]
  
  if (len > ep->maxpacket)
 80170b0:	68aa      	ldr	r2, [r5, #8]
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
  
  len = ep->xfer_len - ep->xfer_count;
 80170b2:	1ac1      	subs	r1, r0, r3
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 80170b4:	69b0      	ldr	r0, [r6, #24]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
 80170b6:	4291      	cmp	r1, r2
 80170b8:	bf38      	it	cc
 80170ba:	460a      	movcc	r2, r1
 80170bc:	f102 0c03 	add.w	ip, r2, #3
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 80170c0:	6982      	ldr	r2, [r0, #24]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
 80170c2:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 80170c6:	b293      	uxth	r3, r2
 80170c8:	4563      	cmp	r3, ip
 80170ca:	d930      	bls.n	801712e <USBD_OTG_ISR_Handler+0x232>
          ep->xfer_count < ep->xfer_len &&
 80170cc:	69a9      	ldr	r1, [r5, #24]
 80170ce:	696a      	ldr	r2, [r5, #20]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 80170d0:	4291      	cmp	r1, r2
 80170d2:	d22c      	bcs.n	801712e <USBD_OTG_ISR_Handler+0x232>
          ep->xfer_count < ep->xfer_len &&
 80170d4:	b35a      	cbz	r2, 801712e <USBD_OTG_ISR_Handler+0x232>
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
    
    if (len > ep->maxpacket)
 80170d6:	68a8      	ldr	r0, [r5, #8]
  while  (txstatus.b.txfspcavail > len32b &&
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80170d8:	ebc1 0b02 	rsb	fp, r1, r2
 80170dc:	4583      	cmp	fp, r0
 80170de:	bf28      	it	cs
 80170e0:	4683      	movcs	fp, r0
    
    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3) / 4;
 80170e2:	f10b 0e03 	add.w	lr, fp, #3
 80170e6:	ea4f 0c9e 	mov.w	ip, lr, lsr #2
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 80170ea:	68e9      	ldr	r1, [r5, #12]
 80170ec:	f8cd c000 	str.w	ip, [sp]
 80170f0:	4652      	mov	r2, sl
 80170f2:	fa1f f38b 	uxth.w	r3, fp
 80170f6:	4620      	mov	r0, r4
 80170f8:	f7ff f86a 	bl	80161d0 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 80170fc:	68eb      	ldr	r3, [r5, #12]
    ep->xfer_count += len;
 80170fe:	69aa      	ldr	r2, [r5, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8017100:	f8dd c000 	ldr.w	ip, [sp]
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 8017104:	eb03 010b 	add.w	r1, r3, fp
    ep->xfer_count += len;
 8017108:	eb0b 0002 	add.w	r0, fp, r2
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 801710c:	60e9      	str	r1, [r5, #12]
    ep->xfer_count += len;
 801710e:	61a8      	str	r0, [r5, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8017110:	6969      	ldr	r1, [r5, #20]
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8017112:	69b3      	ldr	r3, [r6, #24]

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8017114:	4288      	cmp	r0, r1
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8017116:	699a      	ldr	r2, [r3, #24]

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8017118:	d3d5      	bcc.n	80170c6 <USBD_OTG_ISR_Handler+0x1ca>
      uint32_t fifoemptymsk = 1 << ep->num;
 801711a:	9801      	ldr	r0, [sp, #4]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 801711c:	6925      	ldr	r5, [r4, #16]
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
      uint32_t fifoemptymsk = 1 << ep->num;
 801711e:	7902      	ldrb	r2, [r0, #4]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8017120:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
      uint32_t fifoemptymsk = 1 << ep->num;
 8017122:	2101      	movs	r1, #1
 8017124:	fa01 f002 	lsl.w	r0, r1, r2
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8017128:	ea23 0300 	bic.w	r3, r3, r0
 801712c:	636b      	str	r3, [r5, #52]	; 0x34
      if (diepint.b.emptyintr)
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 801712e:	69b5      	ldr	r5, [r6, #24]
 8017130:	2280      	movs	r2, #128	; 0x80
 8017132:	60aa      	str	r2, [r5, #8]
      }
    }
    epnum++;
 8017134:	f108 0801 	add.w	r8, r8, #1
    ep_intr >>= 1;
 8017138:	ea4f 0959 	mov.w	r9, r9, lsr #1
 801713c:	3604      	adds	r6, #4
 801713e:	e758      	b.n	8016ff2 <USBD_OTG_ISR_Handler+0xf6>
 8017140:	20000020 	.word	0x20000020
      retval |= DCD_HandleOutEP_ISR(pdev);
    }    
    
    if (gintr_status.b.inepint)
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 8017144:	2001      	movs	r0, #1
    }
    
    if (gintr_status.b.modemismatch)
 8017146:	b2fd      	uxtb	r5, r7
 8017148:	f005 0102 	and.w	r1, r5, #2
 801714c:	b2ca      	uxtb	r2, r1
 801714e:	b112      	cbz	r2, 8017156 <USBD_OTG_ISR_Handler+0x25a>
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
      gintsts.b.modemismatch = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8017150:	68e3      	ldr	r3, [r4, #12]
 8017152:	2102      	movs	r1, #2
 8017154:	6159      	str	r1, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 8017156:	f3c7 6207 	ubfx	r2, r7, #24, #8
 801715a:	f002 0380 	and.w	r3, r2, #128	; 0x80
 801715e:	b2d9      	uxtb	r1, r3
 8017160:	b1c9      	cbz	r1, 8017196 <USBD_OTG_ISR_Handler+0x29a>
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 8017162:	7aa0      	ldrb	r0, [r4, #10]
 8017164:	b140      	cbz	r0, 8017178 <USBD_OTG_ISR_Handler+0x27c>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8017166:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    power.b.gatehclk = 0;
    power.b.stoppclk = 0;
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 801716a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
  
  if(pdev->cfg.low_power)
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
    power.b.gatehclk = 0;
 801716e:	f36f 0341 	bfc	r3, #1, #1
    power.b.stoppclk = 0;
 8017172:	f36f 0300 	bfc	r3, #0, #1
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8017176:	6013      	str	r3, [r2, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8017178:	6921      	ldr	r1, [r4, #16]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 801717a:	4a84      	ldr	r2, [pc, #528]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 801717c:	6848      	ldr	r0, [r1, #4]
 801717e:	f020 0301 	bic.w	r3, r0, #1
 8017182:	604b      	str	r3, [r1, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8017184:	6811      	ldr	r1, [r2, #0]
 8017186:	4620      	mov	r0, r4
 8017188:	698b      	ldr	r3, [r1, #24]
 801718a:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.wkupintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801718c:	68e0      	ldr	r0, [r4, #12]
 801718e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8017192:	6142      	str	r2, [r0, #20]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
    }
    
    if (gintr_status.b.wkupintr)
    {
      retval |= DCD_HandleResume_ISR(pdev);
 8017194:	2001      	movs	r0, #1
    }
    
    if (gintr_status.b.usbsuspend)
 8017196:	f3c7 2807 	ubfx	r8, r7, #8, #8
 801719a:	f008 0108 	and.w	r1, r8, #8
 801719e:	b2cb      	uxtb	r3, r1
 80171a0:	b36b      	cbz	r3, 80171fe <USBD_OTG_ISR_Handler+0x302>
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
  USBD_DCD_INT_fops->Suspend (pdev);      
 80171a2:	497a      	ldr	r1, [pc, #488]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
 80171a4:	f894 2112 	ldrb.w	r2, [r4, #274]	; 0x112
  USBD_DCD_INT_fops->Suspend (pdev);      
 80171a8:	680b      	ldr	r3, [r1, #0]
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 80171aa:	2000      	movs	r0, #0
 80171ac:	f88d 000f 	strb.w	r0, [sp, #15]
  
  prev_status = pdev->dev.device_status;
 80171b0:	f88d 200f 	strb.w	r2, [sp, #15]
  USBD_DCD_INT_fops->Suspend (pdev);      
 80171b4:	4620      	mov	r0, r4
 80171b6:	695a      	ldr	r2, [r3, #20]
 80171b8:	4790      	blx	r2
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80171ba:	6920      	ldr	r0, [r4, #16]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80171bc:	68e3      	ldr	r3, [r4, #12]
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
  USBD_DCD_INT_fops->Suspend (pdev);      
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80171be:	6882      	ldr	r2, [r0, #8]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80171c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80171c4:	6159      	str	r1, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 80171c6:	7aa0      	ldrb	r0, [r4, #10]
 80171c8:	b1c0      	cbz	r0, 80171fc <USBD_OTG_ISR_Handler+0x300>
 80171ca:	07d3      	lsls	r3, r2, #31
 80171cc:	d516      	bpl.n	80171fc <USBD_OTG_ISR_Handler+0x300>
 80171ce:	f894 2115 	ldrb.w	r2, [r4, #277]	; 0x115
 80171d2:	2a01      	cmp	r2, #1
 80171d4:	d112      	bne.n	80171fc <USBD_OTG_ISR_Handler+0x300>
    (pdev->dev.connection_status == 1) && 
    (prev_status  == USB_OTG_CONFIGURED))
 80171d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
    (pdev->dev.connection_status == 1) && 
 80171da:	2b03      	cmp	r3, #3
 80171dc:	d10e      	bne.n	80171fc <USBD_OTG_ISR_Handler+0x300>
    (prev_status  == USB_OTG_CONFIGURED))
  {
	/*  switch-off the clocks */
    power.d32 = 0;
    power.b.stoppclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 80171de:	f8d4 110c 	ldr.w	r1, [r4, #268]	; 0x10c
 80171e2:	6808      	ldr	r0, [r1, #0]
 80171e4:	f040 0201 	orr.w	r2, r0, #1
 80171e8:	600a      	str	r2, [r1, #0]
    
    power.b.gatehclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 80171ea:	680b      	ldr	r3, [r1, #0]
 80171ec:	f043 0003 	orr.w	r0, r3, #3
 80171f0:	6008      	str	r0, [r1, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 80171f2:	4967      	ldr	r1, [pc, #412]	; (8017390 <USBD_OTG_ISR_Handler+0x494>)
 80171f4:	690a      	ldr	r2, [r1, #16]
 80171f6:	f042 0306 	orr.w	r3, r2, #6
 80171fa:	610b      	str	r3, [r1, #16]
      retval |= DCD_HandleResume_ISR(pdev);
    }
    
    if (gintr_status.b.usbsuspend)
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 80171fc:	2001      	movs	r0, #1
    }
    if (gintr_status.b.sofintr)
 80171fe:	f005 0108 	and.w	r1, r5, #8
 8017202:	b2ca      	uxtb	r2, r1
 8017204:	b142      	cbz	r2, 8017218 <USBD_OTG_ISR_Handler+0x31c>
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 8017206:	4861      	ldr	r0, [pc, #388]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
 8017208:	6803      	ldr	r3, [r0, #0]
 801720a:	4620      	mov	r0, r4
 801720c:	68d9      	ldr	r1, [r3, #12]
 801720e:	4788      	blx	r1
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
  GINTSTS.b.sofintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 8017210:	68e0      	ldr	r0, [r4, #12]
 8017212:	2208      	movs	r2, #8
 8017214:	6142      	str	r2, [r0, #20]
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
    }
    if (gintr_status.b.sofintr)
    {
      retval |= DCD_HandleSof_ISR(pdev);
 8017216:	2001      	movs	r0, #1
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 8017218:	f005 0510 	and.w	r5, r5, #16
 801721c:	b2ed      	uxtb	r5, r5
 801721e:	2d00      	cmp	r5, #0
 8017220:	d035      	beq.n	801728e <USBD_OTG_ISR_Handler+0x392>
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
  int_mask.b.rxstsqlvl = 1;
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 8017222:	68e6      	ldr	r6, [r4, #12]
 8017224:	69b3      	ldr	r3, [r6, #24]
 8017226:	f023 0110 	bic.w	r1, r3, #16
 801722a:	61b1      	str	r1, [r6, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 801722c:	6a36      	ldr	r6, [r6, #32]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 801722e:	2228      	movs	r2, #40	; 0x28
 8017230:	f006 000f 	and.w	r0, r6, #15
  
  switch (status.b.pktsts)
 8017234:	f3c6 4343 	ubfx	r3, r6, #17, #4
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 8017238:	fb02 4500 	mla	r5, r2, r0, r4
  
  switch (status.b.pktsts)
 801723c:	2b02      	cmp	r3, #2
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 801723e:	f505 755d 	add.w	r5, r5, #884	; 0x374
  
  switch (status.b.pktsts)
 8017242:	d00d      	beq.n	8017260 <USBD_OTG_ISR_Handler+0x364>
 8017244:	2b06      	cmp	r3, #6
 8017246:	d11c      	bne.n	8017282 <USBD_OTG_ISR_Handler+0x386>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 8017248:	f204 51cc 	addw	r1, r4, #1484	; 0x5cc
 801724c:	4620      	mov	r0, r4
 801724e:	2208      	movs	r2, #8
 8017250:	f7fe ffd1 	bl	80161f6 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 8017254:	69a9      	ldr	r1, [r5, #24]
 8017256:	f3c6 160a 	ubfx	r6, r6, #4, #11
 801725a:	1988      	adds	r0, r1, r6
 801725c:	61a8      	str	r0, [r5, #24]
 801725e:	e010      	b.n	8017282 <USBD_OTG_ISR_Handler+0x386>
  switch (status.b.pktsts)
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 8017260:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 8017264:	4032      	ands	r2, r6
 8017266:	b162      	cbz	r2, 8017282 <USBD_OTG_ISR_Handler+0x386>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 8017268:	f3c6 160a 	ubfx	r6, r6, #4, #11
 801726c:	68e9      	ldr	r1, [r5, #12]
 801726e:	4632      	mov	r2, r6
 8017270:	4620      	mov	r0, r4
 8017272:	f7fe ffc0 	bl	80161f6 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 8017276:	68eb      	ldr	r3, [r5, #12]
      ep->xfer_count += status.b.bcnt;
 8017278:	69a8      	ldr	r0, [r5, #24]
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 801727a:	1999      	adds	r1, r3, r6
      ep->xfer_count += status.b.bcnt;
 801727c:	1986      	adds	r6, r0, r6
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 801727e:	60e9      	str	r1, [r5, #12]
      ep->xfer_count += status.b.bcnt;
 8017280:	61ae      	str	r6, [r5, #24]
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8017282:	68e3      	ldr	r3, [r4, #12]
 8017284:	699a      	ldr	r2, [r3, #24]
 8017286:	f042 0110 	orr.w	r1, r2, #16
 801728a:	6199      	str	r1, [r3, #24]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 801728c:	2001      	movs	r0, #1
      
    }
    
    if (gintr_status.b.usbreset)
 801728e:	f008 0310 	and.w	r3, r8, #16
 8017292:	b2da      	uxtb	r2, r3
 8017294:	2a00      	cmp	r2, #0
 8017296:	d034      	beq.n	8017302 <USBD_OTG_ISR_Handler+0x406>
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 8017298:	6926      	ldr	r6, [r4, #16]
 801729a:	6870      	ldr	r0, [r6, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 801729c:	2500      	movs	r5, #0
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 801729e:	f020 0101 	bic.w	r1, r0, #1
 80172a2:	6071      	str	r1, [r6, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 80172a4:	4620      	mov	r0, r4
 80172a6:	4629      	mov	r1, r5
 80172a8:	f7ff f872 	bl	8016390 <USB_OTG_FlushTxFifo>
 80172ac:	4623      	mov	r3, r4
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80172ae:	462a      	mov	r2, r5
 80172b0:	7866      	ldrb	r6, [r4, #1]
 80172b2:	3304      	adds	r3, #4
 80172b4:	42b2      	cmp	r2, r6
 80172b6:	d206      	bcs.n	80172c6 <USBD_OTG_ISR_Handler+0x3ca>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80172b8:	695e      	ldr	r6, [r3, #20]
 80172ba:	21ff      	movs	r1, #255	; 0xff
 80172bc:	60b1      	str	r1, [r6, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80172be:	6d18      	ldr	r0, [r3, #80]	; 0x50
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80172c0:	3201      	adds	r2, #1
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80172c2:	6081      	str	r1, [r0, #8]
 80172c4:	e7f4      	b.n	80172b0 <USBD_OTG_ISR_Handler+0x3b4>
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  
  daintmsk.ep.in = 1;
 80172c6:	2601      	movs	r6, #1
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80172c8:	6920      	ldr	r0, [r4, #16]
  
  daintmsk.ep.in = 1;
 80172ca:	f366 050f 	bfi	r5, r6, #0, #16
  daintmsk.ep.out = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.epdisabled = 1;
 80172ce:	210b      	movs	r1, #11
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80172d0:	f04f 32ff 	mov.w	r2, #4294967295
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
 80172d4:	f366 451f 	bfi	r5, r6, #16, #16
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80172d8:	6182      	str	r2, [r0, #24]
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 80172da:	61c5      	str	r5, [r0, #28]
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.epdisabled = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 80172dc:	6141      	str	r1, [r0, #20]
#endif
  diepmsk.b.xfercompl = 1;
  diepmsk.b.timeout = 1;
  diepmsk.b.epdisabled = 1;

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 80172de:	6101      	str	r1, [r0, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 80172e0:	6803      	ldr	r3, [r0, #0]
  dcfg.b.devaddr = 0;
 80172e2:	f36f 130a 	bfc	r3, #4, #7
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 80172e6:	6003      	str	r3, [r0, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 80172e8:	4620      	mov	r0, r4
 80172ea:	f7ff fce6 	bl	8016cba <USB_OTG_EP0_OutStart>
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 80172ee:	4927      	ldr	r1, [pc, #156]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80172f0:	68e0      	ldr	r0, [r4, #12]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 80172f2:	680b      	ldr	r3, [r1, #0]
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80172f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80172f8:	6142      	str	r2, [r0, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 80172fa:	691a      	ldr	r2, [r3, #16]
 80172fc:	4620      	mov	r0, r4
 80172fe:	4790      	blx	r2
      
    }
    
    if (gintr_status.b.usbreset)
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 8017300:	4630      	mov	r0, r6
      
    }
    if (gintr_status.b.enumdone)
 8017302:	f008 0820 	and.w	r8, r8, #32
 8017306:	fa5f f188 	uxtb.w	r1, r8
 801730a:	b1e9      	cbz	r1, 8017348 <USBD_OTG_ISR_Handler+0x44c>
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 801730c:	4620      	mov	r0, r4
 801730e:	f7ff fb3b 	bl	8016988 <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8017312:	68e5      	ldr	r5, [r4, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 8017314:	4620      	mov	r0, r4
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8017316:	68ed      	ldr	r5, [r5, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 8017318:	f7ff fb28 	bl	801696c <USB_OTG_GetDeviceSpeed>
 801731c:	2803      	cmp	r0, #3
 801731e:	d106      	bne.n	801732e <USBD_OTG_ISR_Handler+0x432>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 8017320:	2100      	movs	r1, #0
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8017322:	f44f 7000 	mov.w	r0, #512	; 0x200
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 8017326:	70a1      	strb	r1, [r4, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8017328:	80a0      	strh	r0, [r4, #4]
    gusbcfg.b.usbtrdtim = 9;
 801732a:	2209      	movs	r2, #9
 801732c:	e004      	b.n	8017338 <USBD_OTG_ISR_Handler+0x43c>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 801732e:	2001      	movs	r0, #1
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8017330:	2340      	movs	r3, #64	; 0x40
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8017332:	70a0      	strb	r0, [r4, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8017334:	80a3      	strh	r3, [r4, #4]
    gusbcfg.b.usbtrdtim = 5;
 8017336:	2205      	movs	r2, #5
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 8017338:	68e3      	ldr	r3, [r4, #12]
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
 801733a:	f362 258d 	bfi	r5, r2, #10, #4
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
 801733e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 8017342:	60dd      	str	r5, [r3, #12]
      retval |= DCD_HandleUsbReset_ISR(pdev);
      
    }
    if (gintr_status.b.enumdone)
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8017344:	2001      	movs	r0, #1
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 8017346:	615a      	str	r2, [r3, #20]
    if (gintr_status.b.enumdone)
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
 8017348:	f3c7 4707 	ubfx	r7, r7, #16, #8
 801734c:	f007 0110 	and.w	r1, r7, #16
 8017350:	b2cb      	uxtb	r3, r1
 8017352:	b14b      	cbz	r3, 8017368 <USBD_OTG_ISR_Handler+0x46c>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 8017354:	480d      	ldr	r0, [pc, #52]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
 8017356:	6802      	ldr	r2, [r0, #0]
 8017358:	4620      	mov	r0, r4
 801735a:	69d1      	ldr	r1, [r2, #28]
 801735c:	4788      	blx	r1
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801735e:	68e3      	ldr	r3, [r4, #12]
 8017360:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8017364:	6158      	str	r0, [r3, #20]
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 8017366:	2001      	movs	r0, #1
    }

    if (gintr_status.b.incomplisoout)
 8017368:	f007 0720 	and.w	r7, r7, #32
 801736c:	b2ff      	uxtb	r7, r7
 801736e:	b14f      	cbz	r7, 8017384 <USBD_OTG_ISR_Handler+0x488>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 8017370:	4a06      	ldr	r2, [pc, #24]	; (801738c <USBD_OTG_ISR_Handler+0x490>)
 8017372:	6811      	ldr	r1, [r2, #0]
 8017374:	4620      	mov	r0, r4
 8017376:	6a0b      	ldr	r3, [r1, #32]
 8017378:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801737a:	68e0      	ldr	r0, [r4, #12]
 801737c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8017380:	6142      	str	r2, [r0, #20]
      retval |= DCD_IsoINIncomplete_ISR(pdev);
    }

    if (gintr_status.b.incomplisoout)
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 8017382:	2001      	movs	r0, #1
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
}
 8017384:	b005      	add	sp, #20
 8017386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801738a:	bf00      	nop
 801738c:	20000020 	.word	0x20000020
 8017390:	e000ed00 	.word	0xe000ed00

08017394 <HCD_Init>:
  * @param  base_address: OTG base address
  * @retval Status
  */
uint32_t HCD_Init(USB_OTG_CORE_HANDLE *pdev , 
                  USB_OTG_CORE_ID_TypeDef coreID)
{
 8017394:	b538      	push	{r3, r4, r5, lr}
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
 8017396:	2300      	movs	r3, #0
  * @param  base_address: OTG base address
  * @retval Status
  */
uint32_t HCD_Init(USB_OTG_CORE_HANDLE *pdev , 
                  USB_OTG_CORE_ID_TypeDef coreID)
{
 8017398:	4604      	mov	r4, r0
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
 801739a:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
  {
  pdev->host.ErrCnt[i]  = 0;
 801739e:	f503 72fe 	add.w	r2, r3, #508	; 0x1fc
 80173a2:	eb04 0082 	add.w	r0, r4, r2, lsl #2
 80173a6:	2500      	movs	r5, #0
  pdev->host.XferCnt[i]   = 0;
 80173a8:	f503 7203 	add.w	r2, r3, #524	; 0x20c
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
  {
  pdev->host.ErrCnt[i]  = 0;
 80173ac:	6085      	str	r5, [r0, #8]
  pdev->host.XferCnt[i]   = 0;
 80173ae:	eb04 0082 	add.w	r0, r4, r2, lsl #2
  pdev->host.HC_Status[i]   = HC_IDLE;
 80173b2:	18e2      	adds	r2, r4, r3
 80173b4:	3301      	adds	r3, #1
                  USB_OTG_CORE_ID_TypeDef coreID)
{
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
 80173b6:	2b0f      	cmp	r3, #15
  {
  pdev->host.ErrCnt[i]  = 0;
  pdev->host.XferCnt[i]   = 0;
 80173b8:	6045      	str	r5, [r0, #4]
  pdev->host.HC_Status[i]   = HC_IDLE;
 80173ba:	f882 5870 	strb.w	r5, [r2, #2160]	; 0x870
                  USB_OTG_CORE_ID_TypeDef coreID)
{
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
 80173be:	d1ee      	bne.n	801739e <HCD_Init+0xa>
  {
  pdev->host.ErrCnt[i]  = 0;
  pdev->host.XferCnt[i]   = 0;
  pdev->host.HC_Status[i]   = HC_IDLE;
  }
  pdev->host.hc[0].max_packet  = 8; 
 80173c0:	2008      	movs	r0, #8
 80173c2:	f8a4 0896 	strh.w	r0, [r4, #2198]	; 0x896

  USB_OTG_SelectCore(pdev, coreID);
 80173c6:	4620      	mov	r0, r4
 80173c8:	f7fe ff26 	bl	8016218 <USB_OTG_SelectCore>
#ifndef DUAL_ROLE_MODE_ENABLED
  USB_OTG_DisableGlobalInt(pdev);
 80173cc:	4620      	mov	r0, r4
 80173ce:	f7fe ffd7 	bl	8016380 <USB_OTG_DisableGlobalInt>
  USB_OTG_CoreInit(pdev);
 80173d2:	4620      	mov	r0, r4
 80173d4:	f7fe ff80 	bl	80162d8 <USB_OTG_CoreInit>

  /* Force Host Mode*/
  USB_OTG_SetCurrentMode(pdev , HOST_MODE);
 80173d8:	2101      	movs	r1, #1
 80173da:	4620      	mov	r0, r4
 80173dc:	f7ff f810 	bl	8016400 <USB_OTG_SetCurrentMode>
  USB_OTG_CoreInitHost(pdev);
 80173e0:	4620      	mov	r0, r4
 80173e2:	f7ff f8a3 	bl	801652c <USB_OTG_CoreInitHost>
  USB_OTG_EnableGlobalInt(pdev);
 80173e6:	4620      	mov	r0, r4
 80173e8:	f7fe ffc3 	bl	8016372 <USB_OTG_EnableGlobalInt>
#endif
   
  return 0;
}
 80173ec:	4628      	mov	r0, r5
 80173ee:	bd38      	pop	{r3, r4, r5, pc}

080173f0 <HCD_GetCurrentSpeed>:
  */

uint32_t HCD_GetCurrentSpeed (USB_OTG_CORE_HANDLE *pdev)
{    
    USB_OTG_HPRT0_TypeDef  HPRT0;
    HPRT0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 80173f0:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 80173f4:	6818      	ldr	r0, [r3, #0]
    
    return HPRT0.b.prtspd;
}
 80173f6:	f3c0 4041 	ubfx	r0, r0, #17, #2
 80173fa:	4770      	bx	lr

080173fc <HCD_ResetPort>:
  *         Issues the reset command to device
  * @param  pdev : Selected device
  * @retval Status
  */
uint32_t HCD_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
 80173fc:	b508      	push	{r3, lr}
  interrupt triggered by the debounce done bit (DBCDNE bit in OTG_FS_GOTGINT), 
  which indicates that the bus is stable again after the electrical debounce 
  caused by the attachment of a pull-up resistor on DP (FS) or DM (LS).
  */
  
  USB_OTG_ResetPort(pdev); 
 80173fe:	f7ff f87f 	bl	8016500 <USB_OTG_ResetPort>
  return 0;
}
 8017402:	2000      	movs	r0, #0
 8017404:	bd08      	pop	{r3, pc}

08017406 <HCD_IsDeviceConnected>:
  * @retval Device connection status. 1 -> connected and 0 -> disconnected
  * 
  */
uint32_t HCD_IsDeviceConnected(USB_OTG_CORE_HANDLE *pdev)
{
  return (pdev->host.ConnSts);
 8017406:	f8d0 07f4 	ldr.w	r0, [r0, #2036]	; 0x7f4
}
 801740a:	4770      	bx	lr

0801740c <HCD_GetCurrentFrame>:
  * @retval Frame number
  * 
  */
uint32_t HCD_GetCurrentFrame (USB_OTG_CORE_HANDLE *pdev) 
{
 return (USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0xFFFF) ;
 801740c:	6943      	ldr	r3, [r0, #20]
 801740e:	6898      	ldr	r0, [r3, #8]
}
 8017410:	b280      	uxth	r0, r0
 8017412:	4770      	bx	lr

08017414 <HCD_GetURB_State>:
  * @retval URB_STATE
  * 
  */
URB_STATE HCD_GetURB_State (USB_OTG_CORE_HANDLE *pdev , uint8_t ch_num) 
{
  return pdev->host.URB_State[ch_num] ;
 8017414:	1841      	adds	r1, r0, r1
 8017416:	f891 087f 	ldrb.w	r0, [r1, #2175]	; 0x87f
}
 801741a:	4770      	bx	lr

0801741c <HCD_SubmitRequest>:
  * @param  pdev: Selected device
  * @param  hc_num: Channel number 
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
 801741c:	b538      	push	{r3, r4, r5, lr}
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
  pdev->host.hc[hc_num].xfer_count = 0 ;
 801741e:	eb00 1241 	add.w	r2, r0, r1, lsl #5
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
 8017422:	1845      	adds	r5, r0, r1
 8017424:	2300      	movs	r3, #0
 8017426:	f885 387f 	strb.w	r3, [r5, #2175]	; 0x87f
  pdev->host.hc[hc_num].xfer_count = 0 ;
 801742a:	f8c2 38a4 	str.w	r3, [r2, #2212]	; 0x8a4
  * @param  pdev: Selected device
  * @param  hc_num: Channel number 
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
 801742e:	460c      	mov	r4, r1
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
  pdev->host.hc[hc_num].xfer_count = 0 ;
  return USB_OTG_HC_StartXfer(pdev, hc_num);
 8017430:	f7ff f93c 	bl	80166ac <USB_OTG_HC_StartXfer>
}
 8017434:	bd38      	pop	{r3, r4, r5, pc}
	...

08017438 <USB_OTG_USBH_handle_sof_ISR>:
*         Handles the start-of-frame interrupt in host mode.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_sof_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8017438:	b580      	push	{r7, lr}
 801743a:	b084      	sub	sp, #16
 801743c:	af00      	add	r7, sp, #0
 801743e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef      gintsts;
  gintsts.d32 = 0;
 8017440:	f04f 0300 	mov.w	r3, #0
 8017444:	60fb      	str	r3, [r7, #12]
  
  USBH_HCD_INT_fops->SOF(pdev);
 8017446:	f240 0350 	movw	r3, #80	; 0x50
 801744a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	681b      	ldr	r3, [r3, #0]
 8017452:	6878      	ldr	r0, [r7, #4]
 8017454:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.sofintr = 1;
 8017456:	68fb      	ldr	r3, [r7, #12]
 8017458:	f043 0308 	orr.w	r3, r3, #8
 801745c:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	68db      	ldr	r3, [r3, #12]
 8017462:	68fa      	ldr	r2, [r7, #12]
 8017464:	615a      	str	r2, [r3, #20]
  
  return 1;
 8017466:	f04f 0301 	mov.w	r3, #1
}
 801746a:	4618      	mov	r0, r3
 801746c:	f107 0710 	add.w	r7, r7, #16
 8017470:	46bd      	mov	sp, r7
 8017472:	bd80      	pop	{r7, pc}

08017474 <USB_OTG_USBH_handle_Disconnect_ISR>:
*         Handles disconnect event.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_Disconnect_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8017474:	b580      	push	{r7, lr}
 8017476:	b084      	sub	sp, #16
 8017478:	af00      	add	r7, sp, #0
 801747a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef      gintsts;
  
  gintsts.d32 = 0;
 801747c:	f04f 0300 	mov.w	r3, #0
 8017480:	60fb      	str	r3, [r7, #12]
  
  USBH_HCD_INT_fops->DevDisconnected(pdev);
 8017482:	f240 0350 	movw	r3, #80	; 0x50
 8017486:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801748a:	681b      	ldr	r3, [r3, #0]
 801748c:	689b      	ldr	r3, [r3, #8]
 801748e:	6878      	ldr	r0, [r7, #4]
 8017490:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.disconnect = 1;
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8017498:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	68db      	ldr	r3, [r3, #12]
 801749e:	68fa      	ldr	r2, [r7, #12]
 80174a0:	615a      	str	r2, [r3, #20]
  
  return 1;
 80174a2:	f04f 0301 	mov.w	r3, #1
}
 80174a6:	4618      	mov	r0, r3
 80174a8:	f107 0710 	add.w	r7, r7, #16
 80174ac:	46bd      	mov	sp, r7
 80174ae:	bd80      	pop	{r7, pc}

080174b0 <USB_OTG_USBH_handle_nptxfempty_ISR>:
*         Handles non periodic tx fifo empty.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_nptxfempty_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80174b0:	b580      	push	{r7, lr}
 80174b2:	b088      	sub	sp, #32
 80174b4:	af00      	add	r7, sp, #0
 80174b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef      intmsk;
  USB_OTG_HNPTXSTS_TypeDef     hnptxsts; 
  uint16_t                     len_words , len; 
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	68db      	ldr	r3, [r3, #12]
 80174bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80174be:	60fb      	str	r3, [r7, #12]
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
 80174c0:	7c3b      	ldrb	r3, [r7, #16]
 80174c2:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80174c6:	b2db      	uxtb	r3, r3
 80174c8:	687a      	ldr	r2, [r7, #4]
 80174ca:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80174ce:	18d3      	adds	r3, r2, r3
 80174d0:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	f103 0303 	add.w	r3, r3, #3
 80174da:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80174de:	83fb      	strh	r3, [r7, #30]
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 80174e0:	e0a4      	b.n	801762c <USB_OTG_USBH_handle_nptxfempty_ISR+0x17c>
         (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len != 0))
  {
    
    len = hnptxsts.b.nptxfspcavail * 4;
 80174e2:	89bb      	ldrh	r3, [r7, #12]
 80174e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80174e8:	83bb      	strh	r3, [r7, #28]
    
    if (len > pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len)
 80174ea:	8bba      	ldrh	r2, [r7, #28]
 80174ec:	7c3b      	ldrb	r3, [r7, #16]
 80174ee:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80174f2:	b2db      	uxtb	r3, r3
 80174f4:	6879      	ldr	r1, [r7, #4]
 80174f6:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80174fa:	18cb      	adds	r3, r1, r3
 80174fc:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	429a      	cmp	r2, r3
 8017504:	d91c      	bls.n	8017540 <USB_OTG_USBH_handle_nptxfempty_ISR+0x90>
    {
      /* Last packet */
      len = pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len;
 8017506:	7c3b      	ldrb	r3, [r7, #16]
 8017508:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801750c:	b2db      	uxtb	r3, r3
 801750e:	687a      	ldr	r2, [r7, #4]
 8017510:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017514:	18d3      	adds	r3, r2, r3
 8017516:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	83bb      	strh	r3, [r7, #28]
      
      intmsk.d32 = 0;
 801751e:	f04f 0300 	mov.w	r3, #0
 8017522:	61bb      	str	r3, [r7, #24]
      intmsk.b.nptxfempty = 1;
 8017524:	69bb      	ldr	r3, [r7, #24]
 8017526:	f043 0320 	orr.w	r3, r3, #32
 801752a:	61bb      	str	r3, [r7, #24]
      USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0);       
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	68db      	ldr	r3, [r3, #12]
 8017530:	687a      	ldr	r2, [r7, #4]
 8017532:	68d2      	ldr	r2, [r2, #12]
 8017534:	6991      	ldr	r1, [r2, #24]
 8017536:	69ba      	ldr	r2, [r7, #24]
 8017538:	ea6f 0202 	mvn.w	r2, r2
 801753c:	400a      	ands	r2, r1
 801753e:	619a      	str	r2, [r3, #24]
    }
    
    len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
 8017540:	7c3b      	ldrb	r3, [r7, #16]
 8017542:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017546:	b2db      	uxtb	r3, r3
 8017548:	687a      	ldr	r2, [r7, #4]
 801754a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801754e:	18d3      	adds	r3, r2, r3
 8017550:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017554:	681b      	ldr	r3, [r3, #0]
 8017556:	f103 0303 	add.w	r3, r3, #3
 801755a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801755e:	83fb      	strh	r3, [r7, #30]
    
    USB_OTG_WritePacket (pdev , pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_buff, hnptxsts.b.nptxqtop.chnum, len);
 8017560:	7c3b      	ldrb	r3, [r7, #16]
 8017562:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017566:	b2db      	uxtb	r3, r3
 8017568:	687a      	ldr	r2, [r7, #4]
 801756a:	f103 0315 	add.w	r3, r3, #21
 801756e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017572:	18d3      	adds	r3, r2, r3
 8017574:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8017578:	6819      	ldr	r1, [r3, #0]
 801757a:	7c3b      	ldrb	r3, [r7, #16]
 801757c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017580:	b2db      	uxtb	r3, r3
 8017582:	461a      	mov	r2, r3
 8017584:	8bbb      	ldrh	r3, [r7, #28]
 8017586:	6878      	ldr	r0, [r7, #4]
 8017588:	f7fe fe22 	bl	80161d0 <USB_OTG_WritePacket>
    
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_buff  += len;
 801758c:	7c3b      	ldrb	r3, [r7, #16]
 801758e:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017592:	b2db      	uxtb	r3, r3
 8017594:	7c3a      	ldrb	r2, [r7, #16]
 8017596:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 801759a:	b2d2      	uxtb	r2, r2
 801759c:	6879      	ldr	r1, [r7, #4]
 801759e:	f102 0215 	add.w	r2, r2, #21
 80175a2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80175a6:	188a      	adds	r2, r1, r2
 80175a8:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 80175ac:	6811      	ldr	r1, [r2, #0]
 80175ae:	8bba      	ldrh	r2, [r7, #28]
 80175b0:	188a      	adds	r2, r1, r2
 80175b2:	6879      	ldr	r1, [r7, #4]
 80175b4:	f103 0315 	add.w	r3, r3, #21
 80175b8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80175bc:	18cb      	adds	r3, r1, r3
 80175be:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80175c2:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len   -= len;
 80175c4:	7c3b      	ldrb	r3, [r7, #16]
 80175c6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80175ca:	b2db      	uxtb	r3, r3
 80175cc:	7c3a      	ldrb	r2, [r7, #16]
 80175ce:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 80175d2:	b2d2      	uxtb	r2, r2
 80175d4:	6879      	ldr	r1, [r7, #4]
 80175d6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80175da:	188a      	adds	r2, r1, r2
 80175dc:	f502 620a 	add.w	r2, r2, #2208	; 0x8a0
 80175e0:	6811      	ldr	r1, [r2, #0]
 80175e2:	8bba      	ldrh	r2, [r7, #28]
 80175e4:	1a8a      	subs	r2, r1, r2
 80175e6:	6879      	ldr	r1, [r7, #4]
 80175e8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80175ec:	18cb      	adds	r3, r1, r3
 80175ee:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80175f2:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_count  += len; 
 80175f4:	7c3b      	ldrb	r3, [r7, #16]
 80175f6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80175fa:	b2db      	uxtb	r3, r3
 80175fc:	7c3a      	ldrb	r2, [r7, #16]
 80175fe:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 8017602:	b2d2      	uxtb	r2, r2
 8017604:	6879      	ldr	r1, [r7, #4]
 8017606:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801760a:	188a      	adds	r2, r1, r2
 801760c:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 8017610:	6811      	ldr	r1, [r2, #0]
 8017612:	8bba      	ldrh	r2, [r7, #28]
 8017614:	188a      	adds	r2, r1, r2
 8017616:	6879      	ldr	r1, [r7, #4]
 8017618:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801761c:	18cb      	adds	r3, r1, r3
 801761e:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 8017622:	601a      	str	r2, [r3, #0]
    
    hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	68db      	ldr	r3, [r3, #12]
 8017628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801762a:	60fb      	str	r3, [r7, #12]
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 801762c:	89bb      	ldrh	r3, [r7, #12]
 801762e:	8bfa      	ldrh	r2, [r7, #30]
 8017630:	429a      	cmp	r2, r3
 8017632:	d20d      	bcs.n	8017650 <USB_OTG_USBH_handle_nptxfempty_ISR+0x1a0>
         (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len != 0))
 8017634:	7c3b      	ldrb	r3, [r7, #16]
 8017636:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801763a:	b2db      	uxtb	r3, r3
 801763c:	687a      	ldr	r2, [r7, #4]
 801763e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017642:	18d3      	adds	r3, r2, r3
 8017644:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017648:	681b      	ldr	r3, [r3, #0]
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 801764a:	2b00      	cmp	r3, #0
 801764c:	f47f af49 	bne.w	80174e2 <USB_OTG_USBH_handle_nptxfempty_ISR+0x32>
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_count  += len; 
    
    hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  }  
  
  return 1;
 8017650:	f04f 0301 	mov.w	r3, #1
}
 8017654:	4618      	mov	r0, r3
 8017656:	f107 0720 	add.w	r7, r7, #32
 801765a:	46bd      	mov	sp, r7
 801765c:	bd80      	pop	{r7, pc}
 801765e:	bf00      	nop

08017660 <USB_OTG_USBH_handle_ptxfempty_ISR>:
*         Handles periodic tx fifo empty
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_ptxfempty_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b086      	sub	sp, #24
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef      intmsk;
  USB_OTG_HPTXSTS_TypeDef      hptxsts; 
  uint16_t                     len_words , len; 
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	695b      	ldr	r3, [r3, #20]
 801766c:	691b      	ldr	r3, [r3, #16]
 801766e:	60bb      	str	r3, [r7, #8]
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
 8017670:	7b3b      	ldrb	r3, [r7, #12]
 8017672:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017676:	b2db      	uxtb	r3, r3
 8017678:	687a      	ldr	r2, [r7, #4]
 801767a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801767e:	18d3      	adds	r3, r2, r3
 8017680:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017684:	681b      	ldr	r3, [r3, #0]
 8017686:	f103 0303 	add.w	r3, r3, #3
 801768a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801768e:	82fb      	strh	r3, [r7, #22]
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 8017690:	e0a4      	b.n	80177dc <USB_OTG_USBH_handle_ptxfempty_ISR+0x17c>
         (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len != 0))    
  {
    
    len = hptxsts.b.ptxfspcavail * 4;
 8017692:	893b      	ldrh	r3, [r7, #8]
 8017694:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017698:	82bb      	strh	r3, [r7, #20]
    
    if (len > pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len)
 801769a:	8aba      	ldrh	r2, [r7, #20]
 801769c:	7b3b      	ldrb	r3, [r7, #12]
 801769e:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80176a2:	b2db      	uxtb	r3, r3
 80176a4:	6879      	ldr	r1, [r7, #4]
 80176a6:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80176aa:	18cb      	adds	r3, r1, r3
 80176ac:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	429a      	cmp	r2, r3
 80176b4:	d91c      	bls.n	80176f0 <USB_OTG_USBH_handle_ptxfempty_ISR+0x90>
    {
      len = pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len;
 80176b6:	7b3b      	ldrb	r3, [r7, #12]
 80176b8:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80176bc:	b2db      	uxtb	r3, r3
 80176be:	687a      	ldr	r2, [r7, #4]
 80176c0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80176c4:	18d3      	adds	r3, r2, r3
 80176c6:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	82bb      	strh	r3, [r7, #20]
      /* Last packet */
      intmsk.d32 = 0;
 80176ce:	f04f 0300 	mov.w	r3, #0
 80176d2:	613b      	str	r3, [r7, #16]
      intmsk.b.ptxfempty = 1;
 80176d4:	693b      	ldr	r3, [r7, #16]
 80176d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80176da:	613b      	str	r3, [r7, #16]
      USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0); 
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	68db      	ldr	r3, [r3, #12]
 80176e0:	687a      	ldr	r2, [r7, #4]
 80176e2:	68d2      	ldr	r2, [r2, #12]
 80176e4:	6991      	ldr	r1, [r2, #24]
 80176e6:	693a      	ldr	r2, [r7, #16]
 80176e8:	ea6f 0202 	mvn.w	r2, r2
 80176ec:	400a      	ands	r2, r1
 80176ee:	619a      	str	r2, [r3, #24]
    }
    
    len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
 80176f0:	7b3b      	ldrb	r3, [r7, #12]
 80176f2:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80176f6:	b2db      	uxtb	r3, r3
 80176f8:	687a      	ldr	r2, [r7, #4]
 80176fa:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80176fe:	18d3      	adds	r3, r2, r3
 8017700:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017704:	681b      	ldr	r3, [r3, #0]
 8017706:	f103 0303 	add.w	r3, r3, #3
 801770a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801770e:	82fb      	strh	r3, [r7, #22]
    
    USB_OTG_WritePacket (pdev , pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_buff, hptxsts.b.ptxqtop.chnum, len);
 8017710:	7b3b      	ldrb	r3, [r7, #12]
 8017712:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017716:	b2db      	uxtb	r3, r3
 8017718:	687a      	ldr	r2, [r7, #4]
 801771a:	f103 0315 	add.w	r3, r3, #21
 801771e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017722:	18d3      	adds	r3, r2, r3
 8017724:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8017728:	6819      	ldr	r1, [r3, #0]
 801772a:	7b3b      	ldrb	r3, [r7, #12]
 801772c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017730:	b2db      	uxtb	r3, r3
 8017732:	461a      	mov	r2, r3
 8017734:	8abb      	ldrh	r3, [r7, #20]
 8017736:	6878      	ldr	r0, [r7, #4]
 8017738:	f7fe fd4a 	bl	80161d0 <USB_OTG_WritePacket>
    
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_buff  += len;
 801773c:	7b3b      	ldrb	r3, [r7, #12]
 801773e:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8017742:	b2db      	uxtb	r3, r3
 8017744:	7b3a      	ldrb	r2, [r7, #12]
 8017746:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 801774a:	b2d2      	uxtb	r2, r2
 801774c:	6879      	ldr	r1, [r7, #4]
 801774e:	f102 0215 	add.w	r2, r2, #21
 8017752:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8017756:	188a      	adds	r2, r1, r2
 8017758:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 801775c:	6811      	ldr	r1, [r2, #0]
 801775e:	8aba      	ldrh	r2, [r7, #20]
 8017760:	188a      	adds	r2, r1, r2
 8017762:	6879      	ldr	r1, [r7, #4]
 8017764:	f103 0315 	add.w	r3, r3, #21
 8017768:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801776c:	18cb      	adds	r3, r1, r3
 801776e:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8017772:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len   -= len;
 8017774:	7b3b      	ldrb	r3, [r7, #12]
 8017776:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801777a:	b2db      	uxtb	r3, r3
 801777c:	7b3a      	ldrb	r2, [r7, #12]
 801777e:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 8017782:	b2d2      	uxtb	r2, r2
 8017784:	6879      	ldr	r1, [r7, #4]
 8017786:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801778a:	188a      	adds	r2, r1, r2
 801778c:	f502 620a 	add.w	r2, r2, #2208	; 0x8a0
 8017790:	6811      	ldr	r1, [r2, #0]
 8017792:	8aba      	ldrh	r2, [r7, #20]
 8017794:	1a8a      	subs	r2, r1, r2
 8017796:	6879      	ldr	r1, [r7, #4]
 8017798:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801779c:	18cb      	adds	r3, r1, r3
 801779e:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80177a2:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_count  += len; 
 80177a4:	7b3b      	ldrb	r3, [r7, #12]
 80177a6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80177aa:	b2db      	uxtb	r3, r3
 80177ac:	7b3a      	ldrb	r2, [r7, #12]
 80177ae:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 80177b2:	b2d2      	uxtb	r2, r2
 80177b4:	6879      	ldr	r1, [r7, #4]
 80177b6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80177ba:	188a      	adds	r2, r1, r2
 80177bc:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 80177c0:	6811      	ldr	r1, [r2, #0]
 80177c2:	8aba      	ldrh	r2, [r7, #20]
 80177c4:	188a      	adds	r2, r1, r2
 80177c6:	6879      	ldr	r1, [r7, #4]
 80177c8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80177cc:	18cb      	adds	r3, r1, r3
 80177ce:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 80177d2:	601a      	str	r2, [r3, #0]
    
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	695b      	ldr	r3, [r3, #20]
 80177d8:	691b      	ldr	r3, [r3, #16]
 80177da:	60bb      	str	r3, [r7, #8]
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 80177dc:	893b      	ldrh	r3, [r7, #8]
 80177de:	8afa      	ldrh	r2, [r7, #22]
 80177e0:	429a      	cmp	r2, r3
 80177e2:	d20d      	bcs.n	8017800 <USB_OTG_USBH_handle_ptxfempty_ISR+0x1a0>
         (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len != 0))    
 80177e4:	7b3b      	ldrb	r3, [r7, #12]
 80177e6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80177ea:	b2db      	uxtb	r3, r3
 80177ec:	687a      	ldr	r2, [r7, #4]
 80177ee:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80177f2:	18d3      	adds	r3, r2, r3
 80177f4:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80177f8:	681b      	ldr	r3, [r3, #0]
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	f47f af49 	bne.w	8017692 <USB_OTG_USBH_handle_ptxfempty_ISR+0x32>
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_count  += len; 
    
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  }  
  
  return 1;
 8017800:	f04f 0301 	mov.w	r3, #1
}
 8017804:	4618      	mov	r0, r3
 8017806:	f107 0718 	add.w	r7, r7, #24
 801780a:	46bd      	mov	sp, r7
 801780c:	bd80      	pop	{r7, pc}
 801780e:	bf00      	nop

08017810 <USB_OTG_USBH_handle_port_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_port_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8017810:	b580      	push	{r7, lr}
 8017812:	b088      	sub	sp, #32
 8017814:	af00      	add	r7, sp, #0
 8017816:	6078      	str	r0, [r7, #4]
  USB_OTG_HPRT0_TypeDef  hprt0;
  USB_OTG_HPRT0_TypeDef  hprt0_dup;
  USB_OTG_HCFG_TypeDef   hcfg;    
  uint32_t do_reset = 0;
 8017818:	f04f 0300 	mov.w	r3, #0
 801781c:	61fb      	str	r3, [r7, #28]
  uint32_t retval = 0;
 801781e:	f04f 0300 	mov.w	r3, #0
 8017822:	61bb      	str	r3, [r7, #24]
  
  hcfg.d32 = 0;
 8017824:	f04f 0300 	mov.w	r3, #0
 8017828:	60fb      	str	r3, [r7, #12]
  hprt0.d32 = 0;
 801782a:	f04f 0300 	mov.w	r3, #0
 801782e:	617b      	str	r3, [r7, #20]
  hprt0_dup.d32 = 0;
 8017830:	f04f 0300 	mov.w	r3, #0
 8017834:	613b      	str	r3, [r7, #16]
  
  hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801783c:	681b      	ldr	r3, [r3, #0]
 801783e:	617b      	str	r3, [r7, #20]
  hprt0_dup.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8017846:	681b      	ldr	r3, [r3, #0]
 8017848:	613b      	str	r3, [r7, #16]
  
  /* Clear the interrupt bits in GINTSTS */
  
  hprt0_dup.b.prtena = 0;
 801784a:	693b      	ldr	r3, [r7, #16]
 801784c:	f36f 0382 	bfc	r3, #2, #1
 8017850:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtconndet = 0;
 8017852:	693b      	ldr	r3, [r7, #16]
 8017854:	f36f 0341 	bfc	r3, #1, #1
 8017858:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtenchng = 0;
 801785a:	693b      	ldr	r3, [r7, #16]
 801785c:	f36f 03c3 	bfc	r3, #3, #1
 8017860:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtovrcurrchng = 0;
 8017862:	693b      	ldr	r3, [r7, #16]
 8017864:	f36f 1345 	bfc	r3, #5, #1
 8017868:	613b      	str	r3, [r7, #16]
  
  /* Port Connect Detected */
  if (hprt0.b.prtconndet)
 801786a:	7d3b      	ldrb	r3, [r7, #20]
 801786c:	f003 0302 	and.w	r3, r3, #2
 8017870:	b2db      	uxtb	r3, r3
 8017872:	2b00      	cmp	r3, #0
 8017874:	d00f      	beq.n	8017896 <USB_OTG_USBH_handle_port_ISR+0x86>
  {

    hprt0_dup.b.prtconndet = 1;
 8017876:	693b      	ldr	r3, [r7, #16]
 8017878:	f043 0302 	orr.w	r3, r3, #2
 801787c:	613b      	str	r3, [r7, #16]
    USBH_HCD_INT_fops->DevConnected(pdev);
 801787e:	f240 0350 	movw	r3, #80	; 0x50
 8017882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017886:	681b      	ldr	r3, [r3, #0]
 8017888:	685b      	ldr	r3, [r3, #4]
 801788a:	6878      	ldr	r0, [r7, #4]
 801788c:	4798      	blx	r3
    retval |= 1;
 801788e:	69bb      	ldr	r3, [r7, #24]
 8017890:	f043 0301 	orr.w	r3, r3, #1
 8017894:	61bb      	str	r3, [r7, #24]
  }
  
  /* Port Enable Changed */
  if (hprt0.b.prtenchng)
 8017896:	7d3b      	ldrb	r3, [r7, #20]
 8017898:	f003 0308 	and.w	r3, r3, #8
 801789c:	b2db      	uxtb	r3, r3
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d058      	beq.n	8017954 <USB_OTG_USBH_handle_port_ISR+0x144>
  {
    hprt0_dup.b.prtenchng = 1;
 80178a2:	693b      	ldr	r3, [r7, #16]
 80178a4:	f043 0308 	orr.w	r3, r3, #8
 80178a8:	613b      	str	r3, [r7, #16]
    
    if (hprt0.b.prtena == 1)
 80178aa:	7d3b      	ldrb	r3, [r7, #20]
 80178ac:	f003 0304 	and.w	r3, r3, #4
 80178b0:	b2db      	uxtb	r3, r3
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d04e      	beq.n	8017954 <USB_OTG_USBH_handle_port_ISR+0x144>
    {
      
      USBH_HCD_INT_fops->DevConnected(pdev);
 80178b6:	f240 0350 	movw	r3, #80	; 0x50
 80178ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178be:	681b      	ldr	r3, [r3, #0]
 80178c0:	685b      	ldr	r3, [r3, #4]
 80178c2:	6878      	ldr	r0, [r7, #4]
 80178c4:	4798      	blx	r3
      
      if ((hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED) ||
 80178c6:	7dbb      	ldrb	r3, [r7, #22]
 80178c8:	f003 0306 	and.w	r3, r3, #6
 80178cc:	b2db      	uxtb	r3, r3
 80178ce:	2b04      	cmp	r3, #4
 80178d0:	d005      	beq.n	80178de <USB_OTG_USBH_handle_port_ISR+0xce>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
 80178d2:	7dbb      	ldrb	r3, [r7, #22]
 80178d4:	f003 0306 	and.w	r3, r3, #6
 80178d8:	b2db      	uxtb	r3, r3
    if (hprt0.b.prtena == 1)
    {
      
      USBH_HCD_INT_fops->DevConnected(pdev);
      
      if ((hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED) ||
 80178da:	2b02      	cmp	r3, #2
 80178dc:	d135      	bne.n	801794a <USB_OTG_USBH_handle_port_ISR+0x13a>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 80178de:	687b      	ldr	r3, [r7, #4]
 80178e0:	695b      	ldr	r3, [r3, #20]
 80178e2:	681b      	ldr	r3, [r3, #0]
 80178e4:	60fb      	str	r3, [r7, #12]
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 80178e6:	7dbb      	ldrb	r3, [r7, #22]
 80178e8:	f003 0306 	and.w	r3, r3, #6
 80178ec:	b2db      	uxtb	r3, r3
 80178ee:	2b04      	cmp	r3, #4
 80178f0:	d117      	bne.n	8017922 <USB_OTG_USBH_handle_port_ISR+0x112>
        {
          USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HFIR, 6000 );
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	695b      	ldr	r3, [r3, #20]
 80178f6:	f241 7270 	movw	r2, #6000	; 0x1770
 80178fa:	605a      	str	r2, [r3, #4]
          if (hcfg.b.fslspclksel != HCFG_6_MHZ)
 80178fc:	7b3b      	ldrb	r3, [r7, #12]
 80178fe:	f003 0303 	and.w	r3, r3, #3
 8017902:	b2db      	uxtb	r3, r3
 8017904:	2b02      	cmp	r3, #2
 8017906:	d024      	beq.n	8017952 <USB_OTG_USBH_handle_port_ISR+0x142>
          {
            if(pdev->cfg.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	7a1b      	ldrb	r3, [r3, #8]
 801790c:	2b02      	cmp	r3, #2
 801790e:	d104      	bne.n	801791a <USB_OTG_USBH_handle_port_ISR+0x10a>
            {
              USB_OTG_InitFSLSPClkSel(pdev ,HCFG_6_MHZ );
 8017910:	6878      	ldr	r0, [r7, #4]
 8017912:	f04f 0102 	mov.w	r1, #2
 8017916:	f7fe fdbe 	bl	8016496 <USB_OTG_InitFSLSPClkSel>
            }
            do_reset = 1;
 801791a:	f04f 0301 	mov.w	r3, #1
 801791e:	61fb      	str	r3, [r7, #28]
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 8017920:	e017      	b.n	8017952 <USB_OTG_USBH_handle_port_ISR+0x142>
          }
        }
        else
        {
          
          USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HFIR, 48000 );            
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	695b      	ldr	r3, [r3, #20]
 8017926:	f64b 3280 	movw	r2, #48000	; 0xbb80
 801792a:	605a      	str	r2, [r3, #4]
          if (hcfg.b.fslspclksel != HCFG_48_MHZ)
 801792c:	7b3b      	ldrb	r3, [r7, #12]
 801792e:	f003 0303 	and.w	r3, r3, #3
 8017932:	b2db      	uxtb	r3, r3
 8017934:	2b01      	cmp	r3, #1
 8017936:	d00c      	beq.n	8017952 <USB_OTG_USBH_handle_port_ISR+0x142>
          {
            USB_OTG_InitFSLSPClkSel(pdev ,HCFG_48_MHZ );
 8017938:	6878      	ldr	r0, [r7, #4]
 801793a:	f04f 0101 	mov.w	r1, #1
 801793e:	f7fe fdaa 	bl	8016496 <USB_OTG_InitFSLSPClkSel>
            do_reset = 1;
 8017942:	f04f 0301 	mov.w	r3, #1
 8017946:	61fb      	str	r3, [r7, #28]
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 8017948:	e003      	b.n	8017952 <USB_OTG_USBH_handle_port_ISR+0x142>
          }
        }
      }
      else
      {
        do_reset = 1;
 801794a:	f04f 0301 	mov.w	r3, #1
 801794e:	61fb      	str	r3, [r7, #28]
 8017950:	e000      	b.n	8017954 <USB_OTG_USBH_handle_port_ISR+0x144>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 8017952:	bf00      	nop
        do_reset = 1;
      }
    }
  }
  /* Overcurrent Change Interrupt */
  if (hprt0.b.prtovrcurrchng)
 8017954:	7d3b      	ldrb	r3, [r7, #20]
 8017956:	f003 0320 	and.w	r3, r3, #32
 801795a:	b2db      	uxtb	r3, r3
 801795c:	2b00      	cmp	r3, #0
 801795e:	d007      	beq.n	8017970 <USB_OTG_USBH_handle_port_ISR+0x160>
  {
    hprt0_dup.b.prtovrcurrchng = 1;
 8017960:	693b      	ldr	r3, [r7, #16]
 8017962:	f043 0320 	orr.w	r3, r3, #32
 8017966:	613b      	str	r3, [r7, #16]
    retval |= 1;
 8017968:	69bb      	ldr	r3, [r7, #24]
 801796a:	f043 0301 	orr.w	r3, r3, #1
 801796e:	61bb      	str	r3, [r7, #24]
  }
  if (do_reset)
 8017970:	69fb      	ldr	r3, [r7, #28]
 8017972:	2b00      	cmp	r3, #0
 8017974:	d002      	beq.n	801797c <USB_OTG_USBH_handle_port_ISR+0x16c>
  {
    USB_OTG_ResetPort(pdev);
 8017976:	6878      	ldr	r0, [r7, #4]
 8017978:	f7fe fdc2 	bl	8016500 <USB_OTG_ResetPort>
  }
  /* Clear Port Interrupts */
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0_dup.d32);
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8017982:	693a      	ldr	r2, [r7, #16]
 8017984:	601a      	str	r2, [r3, #0]
  
  return retval;
 8017986:	69bb      	ldr	r3, [r7, #24]
}
 8017988:	4618      	mov	r0, r3
 801798a:	f107 0720 	add.w	r7, r7, #32
 801798e:	46bd      	mov	sp, r7
 8017990:	bd80      	pop	{r7, pc}
 8017992:	bf00      	nop

08017994 <USB_OTG_USBH_handle_hc_n_Out_ISR>:
* @param  pdev: Selected device
* @param  hc_num: Channel number
* @retval status 
*/
uint32_t USB_OTG_USBH_handle_hc_n_Out_ISR (USB_OTG_CORE_HANDLE *pdev , uint32_t num)
{
 8017994:	b580      	push	{r7, lr}
 8017996:	b09a      	sub	sp, #104	; 0x68
 8017998:	af00      	add	r7, sp, #0
 801799a:	6078      	str	r0, [r7, #4]
 801799c:	6039      	str	r1, [r7, #0]
  USB_OTG_HCINTn_TypeDef     hcint;
  USB_OTG_HCINTMSK_TypeDef  hcintmsk;
  USB_OTG_HC_REGS *hcreg;
  USB_OTG_HCCHAR_TypeDef     hcchar; 
  
  hcreg = pdev->regs.HC_REGS[num];
 801799e:	687a      	ldr	r2, [r7, #4]
 80179a0:	683b      	ldr	r3, [r7, #0]
 80179a2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80179a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80179aa:	18d3      	adds	r3, r2, r3
 80179ac:	689b      	ldr	r3, [r3, #8]
 80179ae:	667b      	str	r3, [r7, #100]	; 0x64
  hcint.d32 = USB_OTG_READ_REG32(&hcreg->HCINT);
 80179b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80179b2:	689b      	ldr	r3, [r3, #8]
 80179b4:	663b      	str	r3, [r7, #96]	; 0x60
  hcintmsk.d32 = USB_OTG_READ_REG32(&hcreg->HCINTMSK);
 80179b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80179b8:	68db      	ldr	r3, [r3, #12]
 80179ba:	65fb      	str	r3, [r7, #92]	; 0x5c
  hcint.d32 = hcint.d32 & hcintmsk.d32;
 80179bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80179be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80179c0:	4013      	ands	r3, r2
 80179c2:	663b      	str	r3, [r7, #96]	; 0x60
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCCHAR);
 80179c4:	687a      	ldr	r2, [r7, #4]
 80179c6:	683b      	ldr	r3, [r7, #0]
 80179c8:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80179cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80179d0:	18d3      	adds	r3, r2, r3
 80179d2:	689b      	ldr	r3, [r3, #8]
 80179d4:	681b      	ldr	r3, [r3, #0]
 80179d6:	65bb      	str	r3, [r7, #88]	; 0x58
  
  if (hcint.b.ahberr)
 80179d8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80179dc:	f003 0304 	and.w	r3, r3, #4
 80179e0:	b2db      	uxtb	r3, r3
 80179e2:	2b00      	cmp	r3, #0
 80179e4:	d022      	beq.n	8017a2c <USB_OTG_USBH_handle_hc_n_Out_ISR+0x98>
  {
    CLEAR_HC_INT(hcreg ,ahberr);
 80179e6:	f04f 0300 	mov.w	r3, #0
 80179ea:	657b      	str	r3, [r7, #84]	; 0x54
 80179ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80179ee:	f043 0304 	orr.w	r3, r3, #4
 80179f2:	657b      	str	r3, [r7, #84]	; 0x54
 80179f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80179f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80179f8:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 80179fa:	687a      	ldr	r2, [r7, #4]
 80179fc:	683b      	ldr	r3, [r7, #0]
 80179fe:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017a02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017a06:	18d3      	adds	r3, r2, r3
 8017a08:	689b      	ldr	r3, [r3, #8]
 8017a0a:	68db      	ldr	r3, [r3, #12]
 8017a0c:	653b      	str	r3, [r7, #80]	; 0x50
 8017a0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017a10:	f043 0302 	orr.w	r3, r3, #2
 8017a14:	653b      	str	r3, [r7, #80]	; 0x50
 8017a16:	687a      	ldr	r2, [r7, #4]
 8017a18:	683b      	ldr	r3, [r7, #0]
 8017a1a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017a1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017a22:	18d3      	adds	r3, r2, r3
 8017a24:	689b      	ldr	r3, [r3, #8]
 8017a26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8017a28:	60da      	str	r2, [r3, #12]
 8017a2a:	e28c      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  } 
  else if (hcint.b.ack)
 8017a2c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017a30:	f003 0320 	and.w	r3, r3, #32
 8017a34:	b2db      	uxtb	r3, r3
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d00a      	beq.n	8017a50 <USB_OTG_USBH_handle_hc_n_Out_ISR+0xbc>
  {
    CLEAR_HC_INT(hcreg , ack);
 8017a3a:	f04f 0300 	mov.w	r3, #0
 8017a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017a40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017a42:	f043 0320 	orr.w	r3, r3, #32
 8017a46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017a48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8017a4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017a4c:	609a      	str	r2, [r3, #8]
 8017a4e:	e27a      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.frmovrun)
 8017a50:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8017a54:	f003 0302 	and.w	r3, r3, #2
 8017a58:	b2db      	uxtb	r3, r3
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d028      	beq.n	8017ab0 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x11c>
  {
    UNMASK_HOST_INT_CHH (num);
 8017a5e:	687a      	ldr	r2, [r7, #4]
 8017a60:	683b      	ldr	r3, [r7, #0]
 8017a62:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017a66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017a6a:	18d3      	adds	r3, r2, r3
 8017a6c:	689b      	ldr	r3, [r3, #8]
 8017a6e:	68db      	ldr	r3, [r3, #12]
 8017a70:	64bb      	str	r3, [r7, #72]	; 0x48
 8017a72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017a74:	f043 0302 	orr.w	r3, r3, #2
 8017a78:	64bb      	str	r3, [r7, #72]	; 0x48
 8017a7a:	687a      	ldr	r2, [r7, #4]
 8017a7c:	683b      	ldr	r3, [r7, #0]
 8017a7e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017a82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017a86:	18d3      	adds	r3, r2, r3
 8017a88:	689b      	ldr	r3, [r3, #8]
 8017a8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8017a8c:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017a8e:	683b      	ldr	r3, [r7, #0]
 8017a90:	b2db      	uxtb	r3, r3
 8017a92:	6878      	ldr	r0, [r7, #4]
 8017a94:	4619      	mov	r1, r3
 8017a96:	f7fe fe93 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg ,frmovrun);
 8017a9a:	f04f 0300 	mov.w	r3, #0
 8017a9e:	647b      	str	r3, [r7, #68]	; 0x44
 8017aa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8017aa6:	647b      	str	r3, [r7, #68]	; 0x44
 8017aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017aaa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017aac:	609a      	str	r2, [r3, #8]
 8017aae:	e24a      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.xfercompl)
 8017ab0:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017ab4:	f003 0301 	and.w	r3, r3, #1
 8017ab8:	b2db      	uxtb	r3, r3
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d03a      	beq.n	8017b34 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x1a0>
  {
    pdev->host.ErrCnt[num] = 0;
 8017abe:	687a      	ldr	r2, [r7, #4]
 8017ac0:	683b      	ldr	r3, [r7, #0]
 8017ac2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017ac6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017aca:	18d3      	adds	r3, r2, r3
 8017acc:	f04f 0200 	mov.w	r2, #0
 8017ad0:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8017ad2:	687a      	ldr	r2, [r7, #4]
 8017ad4:	683b      	ldr	r3, [r7, #0]
 8017ad6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017ada:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017ade:	18d3      	adds	r3, r2, r3
 8017ae0:	689b      	ldr	r3, [r3, #8]
 8017ae2:	68db      	ldr	r3, [r3, #12]
 8017ae4:	643b      	str	r3, [r7, #64]	; 0x40
 8017ae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017ae8:	f043 0302 	orr.w	r3, r3, #2
 8017aec:	643b      	str	r3, [r7, #64]	; 0x40
 8017aee:	687a      	ldr	r2, [r7, #4]
 8017af0:	683b      	ldr	r3, [r7, #0]
 8017af2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017af6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017afa:	18d3      	adds	r3, r2, r3
 8017afc:	689b      	ldr	r3, [r3, #8]
 8017afe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8017b00:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017b02:	683b      	ldr	r3, [r7, #0]
 8017b04:	b2db      	uxtb	r3, r3
 8017b06:	6878      	ldr	r0, [r7, #4]
 8017b08:	4619      	mov	r1, r3
 8017b0a:	f7fe fe59 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , xfercompl);
 8017b0e:	f04f 0300 	mov.w	r3, #0
 8017b12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b16:	f043 0301 	orr.w	r3, r3, #1
 8017b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017b1c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017b1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017b20:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XFRC;            
 8017b22:	687a      	ldr	r2, [r7, #4]
 8017b24:	683b      	ldr	r3, [r7, #0]
 8017b26:	18d3      	adds	r3, r2, r3
 8017b28:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017b2c:	f04f 0201 	mov.w	r2, #1
 8017b30:	721a      	strb	r2, [r3, #8]
 8017b32:	e208      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.stall)
 8017b34:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017b38:	f003 0308 	and.w	r3, r3, #8
 8017b3c:	b2db      	uxtb	r3, r3
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d030      	beq.n	8017ba4 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x210>
  {
    CLEAR_HC_INT(hcreg , stall);
 8017b42:	f04f 0300 	mov.w	r3, #0
 8017b46:	63bb      	str	r3, [r7, #56]	; 0x38
 8017b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b4a:	f043 0308 	orr.w	r3, r3, #8
 8017b4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8017b50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017b52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017b54:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8017b56:	687a      	ldr	r2, [r7, #4]
 8017b58:	683b      	ldr	r3, [r7, #0]
 8017b5a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017b5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017b62:	18d3      	adds	r3, r2, r3
 8017b64:	689b      	ldr	r3, [r3, #8]
 8017b66:	68db      	ldr	r3, [r3, #12]
 8017b68:	637b      	str	r3, [r7, #52]	; 0x34
 8017b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017b6c:	f043 0302 	orr.w	r3, r3, #2
 8017b70:	637b      	str	r3, [r7, #52]	; 0x34
 8017b72:	687a      	ldr	r2, [r7, #4]
 8017b74:	683b      	ldr	r3, [r7, #0]
 8017b76:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017b7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017b7e:	18d3      	adds	r3, r2, r3
 8017b80:	689b      	ldr	r3, [r3, #8]
 8017b82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017b84:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017b86:	683b      	ldr	r3, [r7, #0]
 8017b88:	b2db      	uxtb	r3, r3
 8017b8a:	6878      	ldr	r0, [r7, #4]
 8017b8c:	4619      	mov	r1, r3
 8017b8e:	f7fe fe17 	bl	80167c0 <USB_OTG_HC_Halt>
    pdev->host.HC_Status[num] = HC_STALL;      
 8017b92:	687a      	ldr	r2, [r7, #4]
 8017b94:	683b      	ldr	r3, [r7, #0]
 8017b96:	18d3      	adds	r3, r2, r3
 8017b98:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017b9c:	f04f 0205 	mov.w	r2, #5
 8017ba0:	721a      	strb	r2, [r3, #8]
 8017ba2:	e1d0      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.nak)
 8017ba4:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017ba8:	f003 0310 	and.w	r3, r3, #16
 8017bac:	b2db      	uxtb	r3, r3
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d03a      	beq.n	8017c28 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x294>
  {
    pdev->host.ErrCnt[num] = 0;
 8017bb2:	687a      	ldr	r2, [r7, #4]
 8017bb4:	683b      	ldr	r3, [r7, #0]
 8017bb6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017bba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017bbe:	18d3      	adds	r3, r2, r3
 8017bc0:	f04f 0200 	mov.w	r2, #0
 8017bc4:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8017bc6:	687a      	ldr	r2, [r7, #4]
 8017bc8:	683b      	ldr	r3, [r7, #0]
 8017bca:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017bce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017bd2:	18d3      	adds	r3, r2, r3
 8017bd4:	689b      	ldr	r3, [r3, #8]
 8017bd6:	68db      	ldr	r3, [r3, #12]
 8017bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8017bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017bdc:	f043 0302 	orr.w	r3, r3, #2
 8017be0:	633b      	str	r3, [r7, #48]	; 0x30
 8017be2:	687a      	ldr	r2, [r7, #4]
 8017be4:	683b      	ldr	r3, [r7, #0]
 8017be6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017bea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017bee:	18d3      	adds	r3, r2, r3
 8017bf0:	689b      	ldr	r3, [r3, #8]
 8017bf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017bf4:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017bf6:	683b      	ldr	r3, [r7, #0]
 8017bf8:	b2db      	uxtb	r3, r3
 8017bfa:	6878      	ldr	r0, [r7, #4]
 8017bfc:	4619      	mov	r1, r3
 8017bfe:	f7fe fddf 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);
 8017c02:	f04f 0300 	mov.w	r3, #0
 8017c06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017c0a:	f043 0310 	orr.w	r3, r3, #16
 8017c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017c12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017c14:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_NAK;      
 8017c16:	687a      	ldr	r2, [r7, #4]
 8017c18:	683b      	ldr	r3, [r7, #0]
 8017c1a:	18d3      	adds	r3, r2, r3
 8017c1c:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017c20:	f04f 0203 	mov.w	r2, #3
 8017c24:	721a      	strb	r2, [r3, #8]
 8017c26:	e18e      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.xacterr)
 8017c28:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017c2c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8017c30:	b2db      	uxtb	r3, r3
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d042      	beq.n	8017cbc <USB_OTG_USBH_handle_hc_n_Out_ISR+0x328>
  {
    UNMASK_HOST_INT_CHH (num);
 8017c36:	687a      	ldr	r2, [r7, #4]
 8017c38:	683b      	ldr	r3, [r7, #0]
 8017c3a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017c3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017c42:	18d3      	adds	r3, r2, r3
 8017c44:	689b      	ldr	r3, [r3, #8]
 8017c46:	68db      	ldr	r3, [r3, #12]
 8017c48:	62bb      	str	r3, [r7, #40]	; 0x28
 8017c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c4c:	f043 0302 	orr.w	r3, r3, #2
 8017c50:	62bb      	str	r3, [r7, #40]	; 0x28
 8017c52:	687a      	ldr	r2, [r7, #4]
 8017c54:	683b      	ldr	r3, [r7, #0]
 8017c56:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017c5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017c5e:	18d3      	adds	r3, r2, r3
 8017c60:	689b      	ldr	r3, [r3, #8]
 8017c62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017c64:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017c66:	683b      	ldr	r3, [r7, #0]
 8017c68:	b2db      	uxtb	r3, r3
 8017c6a:	6878      	ldr	r0, [r7, #4]
 8017c6c:	4619      	mov	r1, r3
 8017c6e:	f7fe fda7 	bl	80167c0 <USB_OTG_HC_Halt>
    pdev->host.ErrCnt[num] ++;
 8017c72:	687a      	ldr	r2, [r7, #4]
 8017c74:	683b      	ldr	r3, [r7, #0]
 8017c76:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017c7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017c7e:	18d3      	adds	r3, r2, r3
 8017c80:	689b      	ldr	r3, [r3, #8]
 8017c82:	f103 0201 	add.w	r2, r3, #1
 8017c86:	6879      	ldr	r1, [r7, #4]
 8017c88:	683b      	ldr	r3, [r7, #0]
 8017c8a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017c8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017c92:	18cb      	adds	r3, r1, r3
 8017c94:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XACTERR;
 8017c96:	687a      	ldr	r2, [r7, #4]
 8017c98:	683b      	ldr	r3, [r7, #0]
 8017c9a:	18d3      	adds	r3, r2, r3
 8017c9c:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017ca0:	f04f 0206 	mov.w	r2, #6
 8017ca4:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , xacterr);
 8017ca6:	f04f 0300 	mov.w	r3, #0
 8017caa:	627b      	str	r3, [r7, #36]	; 0x24
 8017cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8017cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017cb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017cb8:	609a      	str	r2, [r3, #8]
 8017cba:	e144      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.nyet)
 8017cbc:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017cc4:	b2db      	uxtb	r3, r3
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	d03a      	beq.n	8017d40 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x3ac>
  {
    pdev->host.ErrCnt[num] = 0;
 8017cca:	687a      	ldr	r2, [r7, #4]
 8017ccc:	683b      	ldr	r3, [r7, #0]
 8017cce:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017cd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017cd6:	18d3      	adds	r3, r2, r3
 8017cd8:	f04f 0200 	mov.w	r2, #0
 8017cdc:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8017cde:	687a      	ldr	r2, [r7, #4]
 8017ce0:	683b      	ldr	r3, [r7, #0]
 8017ce2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017ce6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017cea:	18d3      	adds	r3, r2, r3
 8017cec:	689b      	ldr	r3, [r3, #8]
 8017cee:	68db      	ldr	r3, [r3, #12]
 8017cf0:	623b      	str	r3, [r7, #32]
 8017cf2:	6a3b      	ldr	r3, [r7, #32]
 8017cf4:	f043 0302 	orr.w	r3, r3, #2
 8017cf8:	623b      	str	r3, [r7, #32]
 8017cfa:	687a      	ldr	r2, [r7, #4]
 8017cfc:	683b      	ldr	r3, [r7, #0]
 8017cfe:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017d02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017d06:	18d3      	adds	r3, r2, r3
 8017d08:	689b      	ldr	r3, [r3, #8]
 8017d0a:	6a3a      	ldr	r2, [r7, #32]
 8017d0c:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017d0e:	683b      	ldr	r3, [r7, #0]
 8017d10:	b2db      	uxtb	r3, r3
 8017d12:	6878      	ldr	r0, [r7, #4]
 8017d14:	4619      	mov	r1, r3
 8017d16:	f7fe fd53 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nyet);
 8017d1a:	f04f 0300 	mov.w	r3, #0
 8017d1e:	61fb      	str	r3, [r7, #28]
 8017d20:	69fb      	ldr	r3, [r7, #28]
 8017d22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d26:	61fb      	str	r3, [r7, #28]
 8017d28:	69fa      	ldr	r2, [r7, #28]
 8017d2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017d2c:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_NYET;    
 8017d2e:	687a      	ldr	r2, [r7, #4]
 8017d30:	683b      	ldr	r3, [r7, #0]
 8017d32:	18d3      	adds	r3, r2, r3
 8017d34:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017d38:	f04f 0204 	mov.w	r2, #4
 8017d3c:	721a      	strb	r2, [r3, #8]
 8017d3e:	e102      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.datatglerr)
 8017d40:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8017d44:	f003 0304 	and.w	r3, r3, #4
 8017d48:	b2db      	uxtb	r3, r3
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d03a      	beq.n	8017dc4 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x430>
  {
    
    UNMASK_HOST_INT_CHH (num);
 8017d4e:	687a      	ldr	r2, [r7, #4]
 8017d50:	683b      	ldr	r3, [r7, #0]
 8017d52:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017d56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017d5a:	18d3      	adds	r3, r2, r3
 8017d5c:	689b      	ldr	r3, [r3, #8]
 8017d5e:	68db      	ldr	r3, [r3, #12]
 8017d60:	61bb      	str	r3, [r7, #24]
 8017d62:	69bb      	ldr	r3, [r7, #24]
 8017d64:	f043 0302 	orr.w	r3, r3, #2
 8017d68:	61bb      	str	r3, [r7, #24]
 8017d6a:	687a      	ldr	r2, [r7, #4]
 8017d6c:	683b      	ldr	r3, [r7, #0]
 8017d6e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017d72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017d76:	18d3      	adds	r3, r2, r3
 8017d78:	689b      	ldr	r3, [r3, #8]
 8017d7a:	69ba      	ldr	r2, [r7, #24]
 8017d7c:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8017d7e:	683b      	ldr	r3, [r7, #0]
 8017d80:	b2db      	uxtb	r3, r3
 8017d82:	6878      	ldr	r0, [r7, #4]
 8017d84:	4619      	mov	r1, r3
 8017d86:	f7fe fd1b 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);   
 8017d8a:	f04f 0300 	mov.w	r3, #0
 8017d8e:	617b      	str	r3, [r7, #20]
 8017d90:	697b      	ldr	r3, [r7, #20]
 8017d92:	f043 0310 	orr.w	r3, r3, #16
 8017d96:	617b      	str	r3, [r7, #20]
 8017d98:	697a      	ldr	r2, [r7, #20]
 8017d9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017d9c:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_DATATGLERR;
 8017d9e:	687a      	ldr	r2, [r7, #4]
 8017da0:	683b      	ldr	r3, [r7, #0]
 8017da2:	18d3      	adds	r3, r2, r3
 8017da4:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017da8:	f04f 0208 	mov.w	r2, #8
 8017dac:	721a      	strb	r2, [r3, #8]
    
    CLEAR_HC_INT(hcreg , datatglerr);
 8017dae:	f04f 0300 	mov.w	r3, #0
 8017db2:	613b      	str	r3, [r7, #16]
 8017db4:	693b      	ldr	r3, [r7, #16]
 8017db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8017dba:	613b      	str	r3, [r7, #16]
 8017dbc:	693a      	ldr	r2, [r7, #16]
 8017dbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017dc0:	609a      	str	r2, [r3, #8]
 8017dc2:	e0c0      	b.n	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }  
  else if (hcint.b.chhltd)
 8017dc4:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8017dc8:	f003 0302 	and.w	r3, r3, #2
 8017dcc:	b2db      	uxtb	r3, r3
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	f000 80b9 	beq.w	8017f46 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  {
    MASK_HOST_INT_CHH (num);
 8017dd4:	687a      	ldr	r2, [r7, #4]
 8017dd6:	683b      	ldr	r3, [r7, #0]
 8017dd8:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017ddc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017de0:	18d3      	adds	r3, r2, r3
 8017de2:	689b      	ldr	r3, [r3, #8]
 8017de4:	68db      	ldr	r3, [r3, #12]
 8017de6:	60fb      	str	r3, [r7, #12]
 8017de8:	68fb      	ldr	r3, [r7, #12]
 8017dea:	f36f 0341 	bfc	r3, #1, #1
 8017dee:	60fb      	str	r3, [r7, #12]
 8017df0:	687a      	ldr	r2, [r7, #4]
 8017df2:	683b      	ldr	r3, [r7, #0]
 8017df4:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017df8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017dfc:	18d3      	adds	r3, r2, r3
 8017dfe:	689b      	ldr	r3, [r3, #8]
 8017e00:	68fa      	ldr	r2, [r7, #12]
 8017e02:	60da      	str	r2, [r3, #12]
    
    if(pdev->host.HC_Status[num] == HC_XFRC)
 8017e04:	687a      	ldr	r2, [r7, #4]
 8017e06:	683b      	ldr	r3, [r7, #0]
 8017e08:	18d3      	adds	r3, r2, r3
 8017e0a:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017e0e:	7a1b      	ldrb	r3, [r3, #8]
 8017e10:	b2db      	uxtb	r3, r3
 8017e12:	2b01      	cmp	r3, #1
 8017e14:	d122      	bne.n	8017e5c <USB_OTG_USBH_handle_hc_n_Out_ISR+0x4c8>
    {
      pdev->host.URB_State[num] = URB_DONE;  
 8017e16:	687a      	ldr	r2, [r7, #4]
 8017e18:	683b      	ldr	r3, [r7, #0]
 8017e1a:	18d3      	adds	r3, r2, r3
 8017e1c:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017e20:	f04f 0201 	mov.w	r2, #1
 8017e24:	71da      	strb	r2, [r3, #7]
      
      if (hcchar.b.eptype == EP_TYPE_BULK)
 8017e26:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8017e2a:	f003 030c 	and.w	r3, r3, #12
 8017e2e:	b2db      	uxtb	r3, r3
 8017e30:	2b08      	cmp	r3, #8
 8017e32:	d17e      	bne.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      {
        pdev->host.hc[num].toggle_out ^= 1; 
 8017e34:	687a      	ldr	r2, [r7, #4]
 8017e36:	683b      	ldr	r3, [r7, #0]
 8017e38:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8017e3c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017e40:	18d3      	adds	r3, r2, r3
 8017e42:	7a5b      	ldrb	r3, [r3, #9]
 8017e44:	f083 0301 	eor.w	r3, r3, #1
 8017e48:	b2da      	uxtb	r2, r3
 8017e4a:	6879      	ldr	r1, [r7, #4]
 8017e4c:	683b      	ldr	r3, [r7, #0]
 8017e4e:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8017e52:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017e56:	18cb      	adds	r3, r1, r3
 8017e58:	725a      	strb	r2, [r3, #9]
 8017e5a:	e06a      	b.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      }
    }
    else if(pdev->host.HC_Status[num] == HC_NAK)
 8017e5c:	687a      	ldr	r2, [r7, #4]
 8017e5e:	683b      	ldr	r3, [r7, #0]
 8017e60:	18d3      	adds	r3, r2, r3
 8017e62:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017e66:	7a1b      	ldrb	r3, [r3, #8]
 8017e68:	b2db      	uxtb	r3, r3
 8017e6a:	2b03      	cmp	r3, #3
 8017e6c:	d108      	bne.n	8017e80 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x4ec>
    {
      pdev->host.URB_State[num] = URB_NOTREADY;      
 8017e6e:	687a      	ldr	r2, [r7, #4]
 8017e70:	683b      	ldr	r3, [r7, #0]
 8017e72:	18d3      	adds	r3, r2, r3
 8017e74:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017e78:	f04f 0202 	mov.w	r2, #2
 8017e7c:	71da      	strb	r2, [r3, #7]
 8017e7e:	e058      	b.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }    
    else if(pdev->host.HC_Status[num] == HC_NYET)
 8017e80:	687a      	ldr	r2, [r7, #4]
 8017e82:	683b      	ldr	r3, [r7, #0]
 8017e84:	18d3      	adds	r3, r2, r3
 8017e86:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017e8a:	7a1b      	ldrb	r3, [r3, #8]
 8017e8c:	b2db      	uxtb	r3, r3
 8017e8e:	2b04      	cmp	r3, #4
 8017e90:	d118      	bne.n	8017ec4 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x530>
    {
      if(pdev->host.hc[num].do_ping == 1)
 8017e92:	687a      	ldr	r2, [r7, #4]
 8017e94:	683b      	ldr	r3, [r7, #0]
 8017e96:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017e9a:	18d3      	adds	r3, r2, r3
 8017e9c:	f603 0388 	addw	r3, r3, #2184	; 0x888
 8017ea0:	7b1b      	ldrb	r3, [r3, #12]
 8017ea2:	2b01      	cmp	r3, #1
 8017ea4:	d105      	bne.n	8017eb2 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x51e>
      {
        USB_OTG_HC_DoPing(pdev, num);
 8017ea6:	683b      	ldr	r3, [r7, #0]
 8017ea8:	b2db      	uxtb	r3, r3
 8017eaa:	6878      	ldr	r0, [r7, #4]
 8017eac:	4619      	mov	r1, r3
 8017eae:	f7fe fca4 	bl	80167fa <USB_OTG_HC_DoPing>
      }
      pdev->host.URB_State[num] = URB_NOTREADY;      
 8017eb2:	687a      	ldr	r2, [r7, #4]
 8017eb4:	683b      	ldr	r3, [r7, #0]
 8017eb6:	18d3      	adds	r3, r2, r3
 8017eb8:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017ebc:	f04f 0202 	mov.w	r2, #2
 8017ec0:	71da      	strb	r2, [r3, #7]
 8017ec2:	e036      	b.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }      
    else if(pdev->host.HC_Status[num] == HC_STALL)
 8017ec4:	687a      	ldr	r2, [r7, #4]
 8017ec6:	683b      	ldr	r3, [r7, #0]
 8017ec8:	18d3      	adds	r3, r2, r3
 8017eca:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017ece:	7a1b      	ldrb	r3, [r3, #8]
 8017ed0:	b2db      	uxtb	r3, r3
 8017ed2:	2b05      	cmp	r3, #5
 8017ed4:	d108      	bne.n	8017ee8 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x554>
    {
      pdev->host.URB_State[num] = URB_STALL;      
 8017ed6:	687a      	ldr	r2, [r7, #4]
 8017ed8:	683b      	ldr	r3, [r7, #0]
 8017eda:	18d3      	adds	r3, r2, r3
 8017edc:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017ee0:	f04f 0204 	mov.w	r2, #4
 8017ee4:	71da      	strb	r2, [r3, #7]
 8017ee6:	e024      	b.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }  
    else if(pdev->host.HC_Status[num] == HC_XACTERR)
 8017ee8:	687a      	ldr	r2, [r7, #4]
 8017eea:	683b      	ldr	r3, [r7, #0]
 8017eec:	18d3      	adds	r3, r2, r3
 8017eee:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017ef2:	7a1b      	ldrb	r3, [r3, #8]
 8017ef4:	b2db      	uxtb	r3, r3
 8017ef6:	2b06      	cmp	r3, #6
 8017ef8:	d11b      	bne.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    {
      if (pdev->host.ErrCnt[num] == 3)
 8017efa:	687a      	ldr	r2, [r7, #4]
 8017efc:	683b      	ldr	r3, [r7, #0]
 8017efe:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017f02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f06:	18d3      	adds	r3, r2, r3
 8017f08:	689b      	ldr	r3, [r3, #8]
 8017f0a:	2b03      	cmp	r3, #3
 8017f0c:	d111      	bne.n	8017f32 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      {
        pdev->host.URB_State[num] = URB_ERROR;  
 8017f0e:	687a      	ldr	r2, [r7, #4]
 8017f10:	683b      	ldr	r3, [r7, #0]
 8017f12:	18d3      	adds	r3, r2, r3
 8017f14:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017f18:	f04f 0203 	mov.w	r2, #3
 8017f1c:	71da      	strb	r2, [r3, #7]
        pdev->host.ErrCnt[num] = 0;
 8017f1e:	687a      	ldr	r2, [r7, #4]
 8017f20:	683b      	ldr	r3, [r7, #0]
 8017f22:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017f26:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f2a:	18d3      	adds	r3, r2, r3
 8017f2c:	f04f 0200 	mov.w	r2, #0
 8017f30:	609a      	str	r2, [r3, #8]
      }
    }
    CLEAR_HC_INT(hcreg , chhltd);    
 8017f32:	f04f 0300 	mov.w	r3, #0
 8017f36:	60bb      	str	r3, [r7, #8]
 8017f38:	68bb      	ldr	r3, [r7, #8]
 8017f3a:	f043 0302 	orr.w	r3, r3, #2
 8017f3e:	60bb      	str	r3, [r7, #8]
 8017f40:	68ba      	ldr	r2, [r7, #8]
 8017f42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017f44:	609a      	str	r2, [r3, #8]
  }
  
  
  return 1;
 8017f46:	f04f 0301 	mov.w	r3, #1
}
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	f107 0768 	add.w	r7, r7, #104	; 0x68
 8017f50:	46bd      	mov	sp, r7
 8017f52:	bd80      	pop	{r7, pc}

08017f54 <USB_OTG_USBH_handle_hc_n_In_ISR>:
* @param  pdev: Selected device
* @param  hc_num: Channel number
* @retval status 
*/
uint32_t USB_OTG_USBH_handle_hc_n_In_ISR (USB_OTG_CORE_HANDLE *pdev , uint32_t num)
{
 8017f54:	b580      	push	{r7, lr}
 8017f56:	b09c      	sub	sp, #112	; 0x70
 8017f58:	af00      	add	r7, sp, #0
 8017f5a:	6078      	str	r0, [r7, #4]
 8017f5c:	6039      	str	r1, [r7, #0]
  USB_OTG_HCCHAR_TypeDef     hcchar; 
  USB_OTG_HCTSIZn_TypeDef  hctsiz;
  USB_OTG_HC_REGS *hcreg;
  
  
  hcreg = pdev->regs.HC_REGS[num];
 8017f5e:	687a      	ldr	r2, [r7, #4]
 8017f60:	683b      	ldr	r3, [r7, #0]
 8017f62:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017f66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f6a:	18d3      	adds	r3, r2, r3
 8017f6c:	689b      	ldr	r3, [r3, #8]
 8017f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  hcint.d32 = USB_OTG_READ_REG32(&hcreg->HCINT);
 8017f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017f72:	689b      	ldr	r3, [r3, #8]
 8017f74:	66bb      	str	r3, [r7, #104]	; 0x68
  hcintmsk.d32 = USB_OTG_READ_REG32(&hcreg->HCINTMSK);
 8017f76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017f78:	68db      	ldr	r3, [r3, #12]
 8017f7a:	667b      	str	r3, [r7, #100]	; 0x64
  hcint.d32 = hcint.d32 & hcintmsk.d32;
 8017f7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017f80:	4013      	ands	r3, r2
 8017f82:	66bb      	str	r3, [r7, #104]	; 0x68
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCCHAR);
 8017f84:	687a      	ldr	r2, [r7, #4]
 8017f86:	683b      	ldr	r3, [r7, #0]
 8017f88:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017f8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f90:	18d3      	adds	r3, r2, r3
 8017f92:	689b      	ldr	r3, [r3, #8]
 8017f94:	681b      	ldr	r3, [r3, #0]
 8017f96:	663b      	str	r3, [r7, #96]	; 0x60
  hcintmsk.d32 = 0;
 8017f98:	f04f 0300 	mov.w	r3, #0
 8017f9c:	667b      	str	r3, [r7, #100]	; 0x64
  
  
  if (hcint.b.ahberr)
 8017f9e:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8017fa2:	f003 0304 	and.w	r3, r3, #4
 8017fa6:	b2db      	uxtb	r3, r3
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d022      	beq.n	8017ff2 <USB_OTG_USBH_handle_hc_n_In_ISR+0x9e>
  {
    CLEAR_HC_INT(hcreg ,ahberr);
 8017fac:	f04f 0300 	mov.w	r3, #0
 8017fb0:	65bb      	str	r3, [r7, #88]	; 0x58
 8017fb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017fb4:	f043 0304 	orr.w	r3, r3, #4
 8017fb8:	65bb      	str	r3, [r7, #88]	; 0x58
 8017fba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017fbe:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8017fc0:	687a      	ldr	r2, [r7, #4]
 8017fc2:	683b      	ldr	r3, [r7, #0]
 8017fc4:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017fc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017fcc:	18d3      	adds	r3, r2, r3
 8017fce:	689b      	ldr	r3, [r3, #8]
 8017fd0:	68db      	ldr	r3, [r3, #12]
 8017fd2:	657b      	str	r3, [r7, #84]	; 0x54
 8017fd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017fd6:	f043 0302 	orr.w	r3, r3, #2
 8017fda:	657b      	str	r3, [r7, #84]	; 0x54
 8017fdc:	687a      	ldr	r2, [r7, #4]
 8017fde:	683b      	ldr	r3, [r7, #0]
 8017fe0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017fe4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017fe8:	18d3      	adds	r3, r2, r3
 8017fea:	689b      	ldr	r3, [r3, #8]
 8017fec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017fee:	60da      	str	r2, [r3, #12]
 8017ff0:	e098      	b.n	8018124 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }  
  else if (hcint.b.ack)
 8017ff2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8017ff6:	f003 0320 	and.w	r3, r3, #32
 8017ffa:	b2db      	uxtb	r3, r3
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d00a      	beq.n	8018016 <USB_OTG_USBH_handle_hc_n_In_ISR+0xc2>
  {
    CLEAR_HC_INT(hcreg ,ack);
 8018000:	f04f 0300 	mov.w	r3, #0
 8018004:	653b      	str	r3, [r7, #80]	; 0x50
 8018006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018008:	f043 0320 	orr.w	r3, r3, #32
 801800c:	653b      	str	r3, [r7, #80]	; 0x50
 801800e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8018010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018012:	609a      	str	r2, [r3, #8]
 8018014:	e086      	b.n	8018124 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }
  
  else if (hcint.b.stall)  
 8018016:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 801801a:	f003 0308 	and.w	r3, r3, #8
 801801e:	b2db      	uxtb	r3, r3
 8018020:	2b00      	cmp	r3, #0
 8018022:	d03e      	beq.n	80180a2 <USB_OTG_USBH_handle_hc_n_In_ISR+0x14e>
  {
    UNMASK_HOST_INT_CHH (num);
 8018024:	687a      	ldr	r2, [r7, #4]
 8018026:	683b      	ldr	r3, [r7, #0]
 8018028:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801802c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018030:	18d3      	adds	r3, r2, r3
 8018032:	689b      	ldr	r3, [r3, #8]
 8018034:	68db      	ldr	r3, [r3, #12]
 8018036:	64fb      	str	r3, [r7, #76]	; 0x4c
 8018038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801803a:	f043 0302 	orr.w	r3, r3, #2
 801803e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8018040:	687a      	ldr	r2, [r7, #4]
 8018042:	683b      	ldr	r3, [r7, #0]
 8018044:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018048:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801804c:	18d3      	adds	r3, r2, r3
 801804e:	689b      	ldr	r3, [r3, #8]
 8018050:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018052:	60da      	str	r2, [r3, #12]
    pdev->host.HC_Status[num] = HC_STALL; 
 8018054:	687a      	ldr	r2, [r7, #4]
 8018056:	683b      	ldr	r3, [r7, #0]
 8018058:	18d3      	adds	r3, r2, r3
 801805a:	f603 0368 	addw	r3, r3, #2152	; 0x868
 801805e:	f04f 0205 	mov.w	r2, #5
 8018062:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , nak);   /* Clear the NAK Condition */
 8018064:	f04f 0300 	mov.w	r3, #0
 8018068:	64bb      	str	r3, [r7, #72]	; 0x48
 801806a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801806c:	f043 0310 	orr.w	r3, r3, #16
 8018070:	64bb      	str	r3, [r7, #72]	; 0x48
 8018072:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8018074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018076:	609a      	str	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , stall); /* Clear the STALL Condition */
 8018078:	f04f 0300 	mov.w	r3, #0
 801807c:	647b      	str	r3, [r7, #68]	; 0x44
 801807e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018080:	f043 0308 	orr.w	r3, r3, #8
 8018084:	647b      	str	r3, [r7, #68]	; 0x44
 8018086:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018088:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801808a:	609a      	str	r2, [r3, #8]
    hcint.b.nak = 0;           /* NOTE: When there is a 'stall', reset also nak, 
 801808c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801808e:	f36f 1304 	bfc	r3, #4, #1
 8018092:	66bb      	str	r3, [r7, #104]	; 0x68
                                  else, the pdev->host.HC_Status = HC_STALL
    will be overwritten by 'nak' in code below */
    USB_OTG_HC_Halt(pdev, num);    
 8018094:	683b      	ldr	r3, [r7, #0]
 8018096:	b2db      	uxtb	r3, r3
 8018098:	6878      	ldr	r0, [r7, #4]
 801809a:	4619      	mov	r1, r3
 801809c:	f7fe fb90 	bl	80167c0 <USB_OTG_HC_Halt>
 80180a0:	e040      	b.n	8018124 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }
  else if (hcint.b.datatglerr)
 80180a2:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80180a6:	f003 0304 	and.w	r3, r3, #4
 80180aa:	b2db      	uxtb	r3, r3
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d039      	beq.n	8018124 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  {
    
    UNMASK_HOST_INT_CHH (num);
 80180b0:	687a      	ldr	r2, [r7, #4]
 80180b2:	683b      	ldr	r3, [r7, #0]
 80180b4:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80180b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80180bc:	18d3      	adds	r3, r2, r3
 80180be:	689b      	ldr	r3, [r3, #8]
 80180c0:	68db      	ldr	r3, [r3, #12]
 80180c2:	643b      	str	r3, [r7, #64]	; 0x40
 80180c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80180c6:	f043 0302 	orr.w	r3, r3, #2
 80180ca:	643b      	str	r3, [r7, #64]	; 0x40
 80180cc:	687a      	ldr	r2, [r7, #4]
 80180ce:	683b      	ldr	r3, [r7, #0]
 80180d0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80180d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80180d8:	18d3      	adds	r3, r2, r3
 80180da:	689b      	ldr	r3, [r3, #8]
 80180dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80180de:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 80180e0:	683b      	ldr	r3, [r7, #0]
 80180e2:	b2db      	uxtb	r3, r3
 80180e4:	6878      	ldr	r0, [r7, #4]
 80180e6:	4619      	mov	r1, r3
 80180e8:	f7fe fb6a 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);   
 80180ec:	f04f 0300 	mov.w	r3, #0
 80180f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80180f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80180f4:	f043 0310 	orr.w	r3, r3, #16
 80180f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80180fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80180fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80180fe:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_DATATGLERR; 
 8018100:	687a      	ldr	r2, [r7, #4]
 8018102:	683b      	ldr	r3, [r7, #0]
 8018104:	18d3      	adds	r3, r2, r3
 8018106:	f603 0368 	addw	r3, r3, #2152	; 0x868
 801810a:	f04f 0208 	mov.w	r2, #8
 801810e:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , datatglerr);
 8018110:	f04f 0300 	mov.w	r3, #0
 8018114:	63bb      	str	r3, [r7, #56]	; 0x38
 8018116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018118:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801811c:	63bb      	str	r3, [r7, #56]	; 0x38
 801811e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8018120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018122:	609a      	str	r2, [r3, #8]
  }    
  
  if (hcint.b.frmovrun)
 8018124:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8018128:	f003 0302 	and.w	r3, r3, #2
 801812c:	b2db      	uxtb	r3, r3
 801812e:	2b00      	cmp	r3, #0
 8018130:	d028      	beq.n	8018184 <USB_OTG_USBH_handle_hc_n_In_ISR+0x230>
  {
    UNMASK_HOST_INT_CHH (num);
 8018132:	687a      	ldr	r2, [r7, #4]
 8018134:	683b      	ldr	r3, [r7, #0]
 8018136:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801813a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801813e:	18d3      	adds	r3, r2, r3
 8018140:	689b      	ldr	r3, [r3, #8]
 8018142:	68db      	ldr	r3, [r3, #12]
 8018144:	637b      	str	r3, [r7, #52]	; 0x34
 8018146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018148:	f043 0302 	orr.w	r3, r3, #2
 801814c:	637b      	str	r3, [r7, #52]	; 0x34
 801814e:	687a      	ldr	r2, [r7, #4]
 8018150:	683b      	ldr	r3, [r7, #0]
 8018152:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018156:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801815a:	18d3      	adds	r3, r2, r3
 801815c:	689b      	ldr	r3, [r3, #8]
 801815e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8018160:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8018162:	683b      	ldr	r3, [r7, #0]
 8018164:	b2db      	uxtb	r3, r3
 8018166:	6878      	ldr	r0, [r7, #4]
 8018168:	4619      	mov	r1, r3
 801816a:	f7fe fb29 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg ,frmovrun);
 801816e:	f04f 0300 	mov.w	r3, #0
 8018172:	633b      	str	r3, [r7, #48]	; 0x30
 8018174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801817a:	633b      	str	r3, [r7, #48]	; 0x30
 801817c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801817e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018180:	609a      	str	r2, [r3, #8]
 8018182:	e1e7      	b.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
  }
  
  else if (hcint.b.xfercompl)
 8018184:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8018188:	f003 0301 	and.w	r3, r3, #1
 801818c:	b2db      	uxtb	r3, r3
 801818e:	2b00      	cmp	r3, #0
 8018190:	f000 80a7 	beq.w	80182e2 <USB_OTG_USBH_handle_hc_n_In_ISR+0x38e>
  {
    
    if (pdev->cfg.dma_enable == 1)
 8018194:	687b      	ldr	r3, [r7, #4]
 8018196:	78db      	ldrb	r3, [r3, #3]
 8018198:	2b01      	cmp	r3, #1
 801819a:	d11d      	bne.n	80181d8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x284>
    {
      hctsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCTSIZ);
 801819c:	687a      	ldr	r2, [r7, #4]
 801819e:	683b      	ldr	r3, [r7, #0]
 80181a0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80181a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80181a8:	18d3      	adds	r3, r2, r3
 80181aa:	689b      	ldr	r3, [r3, #8]
 80181ac:	691b      	ldr	r3, [r3, #16]
 80181ae:	65fb      	str	r3, [r7, #92]	; 0x5c
      pdev->host.XferCnt[num] =  pdev->host.hc[num].xfer_len - hctsiz.b.xfersize;
 80181b0:	687a      	ldr	r2, [r7, #4]
 80181b2:	683b      	ldr	r3, [r7, #0]
 80181b4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80181b8:	18d3      	adds	r3, r2, r3
 80181ba:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80181be:	681a      	ldr	r2, [r3, #0]
 80181c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80181c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80181c6:	1ad2      	subs	r2, r2, r3
 80181c8:	6879      	ldr	r1, [r7, #4]
 80181ca:	683b      	ldr	r3, [r7, #0]
 80181cc:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80181d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80181d4:	18cb      	adds	r3, r1, r3
 80181d6:	605a      	str	r2, [r3, #4]
    }
    
    pdev->host.HC_Status[num] = HC_XFRC;     
 80181d8:	687a      	ldr	r2, [r7, #4]
 80181da:	683b      	ldr	r3, [r7, #0]
 80181dc:	18d3      	adds	r3, r2, r3
 80181de:	f603 0368 	addw	r3, r3, #2152	; 0x868
 80181e2:	f04f 0201 	mov.w	r2, #1
 80181e6:	721a      	strb	r2, [r3, #8]
    pdev->host.ErrCnt [num]= 0;
 80181e8:	687a      	ldr	r2, [r7, #4]
 80181ea:	683b      	ldr	r3, [r7, #0]
 80181ec:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80181f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80181f4:	18d3      	adds	r3, r2, r3
 80181f6:	f04f 0200 	mov.w	r2, #0
 80181fa:	609a      	str	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , xfercompl);
 80181fc:	f04f 0300 	mov.w	r3, #0
 8018200:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018204:	f043 0301 	orr.w	r3, r3, #1
 8018208:	62fb      	str	r3, [r7, #44]	; 0x2c
 801820a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801820c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801820e:	609a      	str	r2, [r3, #8]
    
    if ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8018210:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8018214:	f003 030c 	and.w	r3, r3, #12
 8018218:	b2db      	uxtb	r3, r3
 801821a:	2b00      	cmp	r3, #0
 801821c:	d006      	beq.n	801822c <USB_OTG_USBH_handle_hc_n_In_ISR+0x2d8>
        (hcchar.b.eptype == EP_TYPE_BULK))
 801821e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8018222:	f003 030c 	and.w	r3, r3, #12
 8018226:	b2db      	uxtb	r3, r3
    
    pdev->host.HC_Status[num] = HC_XFRC;     
    pdev->host.ErrCnt [num]= 0;
    CLEAR_HC_INT(hcreg , xfercompl);
    
    if ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8018228:	2b08      	cmp	r3, #8
 801822a:	d13b      	bne.n	80182a4 <USB_OTG_USBH_handle_hc_n_In_ISR+0x350>
        (hcchar.b.eptype == EP_TYPE_BULK))
    {
      UNMASK_HOST_INT_CHH (num);
 801822c:	687a      	ldr	r2, [r7, #4]
 801822e:	683b      	ldr	r3, [r7, #0]
 8018230:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018234:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018238:	18d3      	adds	r3, r2, r3
 801823a:	689b      	ldr	r3, [r3, #8]
 801823c:	68db      	ldr	r3, [r3, #12]
 801823e:	62bb      	str	r3, [r7, #40]	; 0x28
 8018240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018242:	f043 0302 	orr.w	r3, r3, #2
 8018246:	62bb      	str	r3, [r7, #40]	; 0x28
 8018248:	687a      	ldr	r2, [r7, #4]
 801824a:	683b      	ldr	r3, [r7, #0]
 801824c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018250:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018254:	18d3      	adds	r3, r2, r3
 8018256:	689b      	ldr	r3, [r3, #8]
 8018258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801825a:	60da      	str	r2, [r3, #12]
      USB_OTG_HC_Halt(pdev, num);
 801825c:	683b      	ldr	r3, [r7, #0]
 801825e:	b2db      	uxtb	r3, r3
 8018260:	6878      	ldr	r0, [r7, #4]
 8018262:	4619      	mov	r1, r3
 8018264:	f7fe faac 	bl	80167c0 <USB_OTG_HC_Halt>
      CLEAR_HC_INT(hcreg , nak); 
 8018268:	f04f 0300 	mov.w	r3, #0
 801826c:	627b      	str	r3, [r7, #36]	; 0x24
 801826e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018270:	f043 0310 	orr.w	r3, r3, #16
 8018274:	627b      	str	r3, [r7, #36]	; 0x24
 8018276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018278:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801827a:	609a      	str	r2, [r3, #8]
      pdev->host.hc[num].toggle_in ^= 1;
 801827c:	687a      	ldr	r2, [r7, #4]
 801827e:	683b      	ldr	r3, [r7, #0]
 8018280:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8018284:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8018288:	18d3      	adds	r3, r2, r3
 801828a:	7a1b      	ldrb	r3, [r3, #8]
 801828c:	f083 0301 	eor.w	r3, r3, #1
 8018290:	b2da      	uxtb	r2, r3
 8018292:	6879      	ldr	r1, [r7, #4]
 8018294:	683b      	ldr	r3, [r7, #0]
 8018296:	f103 0345 	add.w	r3, r3, #69	; 0x45
 801829a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801829e:	18cb      	adds	r3, r1, r3
 80182a0:	721a      	strb	r2, [r3, #8]
 80182a2:	e157      	b.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
      
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
 80182a4:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80182a8:	f003 030c 	and.w	r3, r3, #12
 80182ac:	b2db      	uxtb	r3, r3
 80182ae:	2b0c      	cmp	r3, #12
 80182b0:	f040 814f 	bne.w	8018552 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5fe>
    {
      hcchar.b.oddfrm  = 1;
 80182b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80182b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80182ba:	663b      	str	r3, [r7, #96]	; 0x60
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
 80182bc:	687a      	ldr	r2, [r7, #4]
 80182be:	683b      	ldr	r3, [r7, #0]
 80182c0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80182c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80182c8:	18d3      	adds	r3, r2, r3
 80182ca:	689b      	ldr	r3, [r3, #8]
 80182cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80182ce:	601a      	str	r2, [r3, #0]
      pdev->host.URB_State[num] = URB_DONE;  
 80182d0:	687a      	ldr	r2, [r7, #4]
 80182d2:	683b      	ldr	r3, [r7, #0]
 80182d4:	18d3      	adds	r3, r2, r3
 80182d6:	f603 0378 	addw	r3, r3, #2168	; 0x878
 80182da:	f04f 0201 	mov.w	r2, #1
 80182de:	71da      	strb	r2, [r3, #7]
 80182e0:	e137      	b.n	8018552 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5fe>
    }
    
  }
  else if (hcint.b.chhltd)
 80182e2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80182e6:	f003 0302 	and.w	r3, r3, #2
 80182ea:	b2db      	uxtb	r3, r3
 80182ec:	2b00      	cmp	r3, #0
 80182ee:	f000 8086 	beq.w	80183fe <USB_OTG_USBH_handle_hc_n_In_ISR+0x4aa>
  {
    MASK_HOST_INT_CHH (num);
 80182f2:	687a      	ldr	r2, [r7, #4]
 80182f4:	683b      	ldr	r3, [r7, #0]
 80182f6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80182fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80182fe:	18d3      	adds	r3, r2, r3
 8018300:	689b      	ldr	r3, [r3, #8]
 8018302:	68db      	ldr	r3, [r3, #12]
 8018304:	623b      	str	r3, [r7, #32]
 8018306:	6a3b      	ldr	r3, [r7, #32]
 8018308:	f36f 0341 	bfc	r3, #1, #1
 801830c:	623b      	str	r3, [r7, #32]
 801830e:	687a      	ldr	r2, [r7, #4]
 8018310:	683b      	ldr	r3, [r7, #0]
 8018312:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018316:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801831a:	18d3      	adds	r3, r2, r3
 801831c:	689b      	ldr	r3, [r3, #8]
 801831e:	6a3a      	ldr	r2, [r7, #32]
 8018320:	60da      	str	r2, [r3, #12]
    
    if(pdev->host.HC_Status[num] == HC_XFRC)
 8018322:	687a      	ldr	r2, [r7, #4]
 8018324:	683b      	ldr	r3, [r7, #0]
 8018326:	18d3      	adds	r3, r2, r3
 8018328:	f603 0368 	addw	r3, r3, #2152	; 0x868
 801832c:	7a1b      	ldrb	r3, [r3, #8]
 801832e:	b2db      	uxtb	r3, r3
 8018330:	2b01      	cmp	r3, #1
 8018332:	d108      	bne.n	8018346 <USB_OTG_USBH_handle_hc_n_In_ISR+0x3f2>
    {
      pdev->host.URB_State[num] = URB_DONE;      
 8018334:	687a      	ldr	r2, [r7, #4]
 8018336:	683b      	ldr	r3, [r7, #0]
 8018338:	18d3      	adds	r3, r2, r3
 801833a:	f603 0378 	addw	r3, r3, #2168	; 0x878
 801833e:	f04f 0201 	mov.w	r2, #1
 8018342:	71da      	strb	r2, [r3, #7]
 8018344:	e050      	b.n	80183e8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    }
    
    else if (pdev->host.HC_Status[num] == HC_STALL) 
 8018346:	687a      	ldr	r2, [r7, #4]
 8018348:	683b      	ldr	r3, [r7, #0]
 801834a:	18d3      	adds	r3, r2, r3
 801834c:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8018350:	7a1b      	ldrb	r3, [r3, #8]
 8018352:	b2db      	uxtb	r3, r3
 8018354:	2b05      	cmp	r3, #5
 8018356:	d108      	bne.n	801836a <USB_OTG_USBH_handle_hc_n_In_ISR+0x416>
    {
      pdev->host.URB_State[num] = URB_STALL;
 8018358:	687a      	ldr	r2, [r7, #4]
 801835a:	683b      	ldr	r3, [r7, #0]
 801835c:	18d3      	adds	r3, r2, r3
 801835e:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8018362:	f04f 0204 	mov.w	r2, #4
 8018366:	71da      	strb	r2, [r3, #7]
 8018368:	e03e      	b.n	80183e8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    }   
    
    else if((pdev->host.HC_Status[num] == HC_XACTERR) ||
 801836a:	687a      	ldr	r2, [r7, #4]
 801836c:	683b      	ldr	r3, [r7, #0]
 801836e:	18d3      	adds	r3, r2, r3
 8018370:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8018374:	7a1b      	ldrb	r3, [r3, #8]
 8018376:	b2db      	uxtb	r3, r3
 8018378:	2b06      	cmp	r3, #6
 801837a:	d008      	beq.n	801838e <USB_OTG_USBH_handle_hc_n_In_ISR+0x43a>
            (pdev->host.HC_Status[num] == HC_DATATGLERR))
 801837c:	687a      	ldr	r2, [r7, #4]
 801837e:	683b      	ldr	r3, [r7, #0]
 8018380:	18d3      	adds	r3, r2, r3
 8018382:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8018386:	7a1b      	ldrb	r3, [r3, #8]
 8018388:	b2db      	uxtb	r3, r3
    else if (pdev->host.HC_Status[num] == HC_STALL) 
    {
      pdev->host.URB_State[num] = URB_STALL;
    }   
    
    else if((pdev->host.HC_Status[num] == HC_XACTERR) ||
 801838a:	2b08      	cmp	r3, #8
 801838c:	d112      	bne.n	80183b4 <USB_OTG_USBH_handle_hc_n_In_ISR+0x460>
            (pdev->host.HC_Status[num] == HC_DATATGLERR))
    {
      pdev->host.ErrCnt[num] = 0;
 801838e:	687a      	ldr	r2, [r7, #4]
 8018390:	683b      	ldr	r3, [r7, #0]
 8018392:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8018396:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801839a:	18d3      	adds	r3, r2, r3
 801839c:	f04f 0200 	mov.w	r2, #0
 80183a0:	609a      	str	r2, [r3, #8]
      pdev->host.URB_State[num] = URB_ERROR;  
 80183a2:	687a      	ldr	r2, [r7, #4]
 80183a4:	683b      	ldr	r3, [r7, #0]
 80183a6:	18d3      	adds	r3, r2, r3
 80183a8:	f603 0378 	addw	r3, r3, #2168	; 0x878
 80183ac:	f04f 0203 	mov.w	r2, #3
 80183b0:	71da      	strb	r2, [r3, #7]
 80183b2:	e019      	b.n	80183e8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
      
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
 80183b4:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80183b8:	f003 030c 	and.w	r3, r3, #12
 80183bc:	b2db      	uxtb	r3, r3
 80183be:	2b0c      	cmp	r3, #12
 80183c0:	d112      	bne.n	80183e8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    {
      pdev->host.hc[num].toggle_in ^= 1;
 80183c2:	687a      	ldr	r2, [r7, #4]
 80183c4:	683b      	ldr	r3, [r7, #0]
 80183c6:	f103 0345 	add.w	r3, r3, #69	; 0x45
 80183ca:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80183ce:	18d3      	adds	r3, r2, r3
 80183d0:	7a1b      	ldrb	r3, [r3, #8]
 80183d2:	f083 0301 	eor.w	r3, r3, #1
 80183d6:	b2da      	uxtb	r2, r3
 80183d8:	6879      	ldr	r1, [r7, #4]
 80183da:	683b      	ldr	r3, [r7, #0]
 80183dc:	f103 0345 	add.w	r3, r3, #69	; 0x45
 80183e0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80183e4:	18cb      	adds	r3, r1, r3
 80183e6:	721a      	strb	r2, [r3, #8]
    }
    
    CLEAR_HC_INT(hcreg , chhltd);    
 80183e8:	f04f 0300 	mov.w	r3, #0
 80183ec:	61fb      	str	r3, [r7, #28]
 80183ee:	69fb      	ldr	r3, [r7, #28]
 80183f0:	f043 0302 	orr.w	r3, r3, #2
 80183f4:	61fb      	str	r3, [r7, #28]
 80183f6:	69fa      	ldr	r2, [r7, #28]
 80183f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80183fa:	609a      	str	r2, [r3, #8]
 80183fc:	e0aa      	b.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    
  }    
  else if (hcint.b.xacterr)
 80183fe:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8018402:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8018406:	b2db      	uxtb	r3, r3
 8018408:	2b00      	cmp	r3, #0
 801840a:	d042      	beq.n	8018492 <USB_OTG_USBH_handle_hc_n_In_ISR+0x53e>
  {
    UNMASK_HOST_INT_CHH (num);
 801840c:	687a      	ldr	r2, [r7, #4]
 801840e:	683b      	ldr	r3, [r7, #0]
 8018410:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018414:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018418:	18d3      	adds	r3, r2, r3
 801841a:	689b      	ldr	r3, [r3, #8]
 801841c:	68db      	ldr	r3, [r3, #12]
 801841e:	61bb      	str	r3, [r7, #24]
 8018420:	69bb      	ldr	r3, [r7, #24]
 8018422:	f043 0302 	orr.w	r3, r3, #2
 8018426:	61bb      	str	r3, [r7, #24]
 8018428:	687a      	ldr	r2, [r7, #4]
 801842a:	683b      	ldr	r3, [r7, #0]
 801842c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018430:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018434:	18d3      	adds	r3, r2, r3
 8018436:	689b      	ldr	r3, [r3, #8]
 8018438:	69ba      	ldr	r2, [r7, #24]
 801843a:	60da      	str	r2, [r3, #12]
    pdev->host.ErrCnt[num] ++;
 801843c:	687a      	ldr	r2, [r7, #4]
 801843e:	683b      	ldr	r3, [r7, #0]
 8018440:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8018444:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018448:	18d3      	adds	r3, r2, r3
 801844a:	689b      	ldr	r3, [r3, #8]
 801844c:	f103 0201 	add.w	r2, r3, #1
 8018450:	6879      	ldr	r1, [r7, #4]
 8018452:	683b      	ldr	r3, [r7, #0]
 8018454:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8018458:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801845c:	18cb      	adds	r3, r1, r3
 801845e:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XACTERR;
 8018460:	687a      	ldr	r2, [r7, #4]
 8018462:	683b      	ldr	r3, [r7, #0]
 8018464:	18d3      	adds	r3, r2, r3
 8018466:	f603 0368 	addw	r3, r3, #2152	; 0x868
 801846a:	f04f 0206 	mov.w	r2, #6
 801846e:	721a      	strb	r2, [r3, #8]
    USB_OTG_HC_Halt(pdev, num);
 8018470:	683b      	ldr	r3, [r7, #0]
 8018472:	b2db      	uxtb	r3, r3
 8018474:	6878      	ldr	r0, [r7, #4]
 8018476:	4619      	mov	r1, r3
 8018478:	f7fe f9a2 	bl	80167c0 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , xacterr);    
 801847c:	f04f 0300 	mov.w	r3, #0
 8018480:	617b      	str	r3, [r7, #20]
 8018482:	697b      	ldr	r3, [r7, #20]
 8018484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018488:	617b      	str	r3, [r7, #20]
 801848a:	697a      	ldr	r2, [r7, #20]
 801848c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801848e:	609a      	str	r2, [r3, #8]
 8018490:	e060      	b.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    
  }
  else if (hcint.b.nak)  
 8018492:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8018496:	f003 0310 	and.w	r3, r3, #16
 801849a:	b2db      	uxtb	r3, r3
 801849c:	2b00      	cmp	r3, #0
 801849e:	d059      	beq.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
  {  
    if(hcchar.b.eptype == EP_TYPE_INTR)
 80184a0:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80184a4:	f003 030c 	and.w	r3, r3, #12
 80184a8:	b2db      	uxtb	r3, r3
 80184aa:	2b0c      	cmp	r3, #12
 80184ac:	d11e      	bne.n	80184ec <USB_OTG_USBH_handle_hc_n_In_ISR+0x598>
    {
      UNMASK_HOST_INT_CHH (num);
 80184ae:	687a      	ldr	r2, [r7, #4]
 80184b0:	683b      	ldr	r3, [r7, #0]
 80184b2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80184b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80184ba:	18d3      	adds	r3, r2, r3
 80184bc:	689b      	ldr	r3, [r3, #8]
 80184be:	68db      	ldr	r3, [r3, #12]
 80184c0:	613b      	str	r3, [r7, #16]
 80184c2:	693b      	ldr	r3, [r7, #16]
 80184c4:	f043 0302 	orr.w	r3, r3, #2
 80184c8:	613b      	str	r3, [r7, #16]
 80184ca:	687a      	ldr	r2, [r7, #4]
 80184cc:	683b      	ldr	r3, [r7, #0]
 80184ce:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80184d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80184d6:	18d3      	adds	r3, r2, r3
 80184d8:	689b      	ldr	r3, [r3, #8]
 80184da:	693a      	ldr	r2, [r7, #16]
 80184dc:	60da      	str	r2, [r3, #12]
      USB_OTG_HC_Halt(pdev, num);
 80184de:	683b      	ldr	r3, [r7, #0]
 80184e0:	b2db      	uxtb	r3, r3
 80184e2:	6878      	ldr	r0, [r7, #4]
 80184e4:	4619      	mov	r1, r3
 80184e6:	f7fe f96b 	bl	80167c0 <USB_OTG_HC_Halt>
 80184ea:	e01f      	b.n	801852c <USB_OTG_USBH_handle_hc_n_In_ISR+0x5d8>
    }
    else if  ((hcchar.b.eptype == EP_TYPE_CTRL)||
 80184ec:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80184f0:	f003 030c 	and.w	r3, r3, #12
 80184f4:	b2db      	uxtb	r3, r3
 80184f6:	2b00      	cmp	r3, #0
 80184f8:	d006      	beq.n	8018508 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5b4>
              (hcchar.b.eptype == EP_TYPE_BULK))
 80184fa:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80184fe:	f003 030c 	and.w	r3, r3, #12
 8018502:	b2db      	uxtb	r3, r3
    if(hcchar.b.eptype == EP_TYPE_INTR)
    {
      UNMASK_HOST_INT_CHH (num);
      USB_OTG_HC_Halt(pdev, num);
    }
    else if  ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8018504:	2b08      	cmp	r3, #8
 8018506:	d111      	bne.n	801852c <USB_OTG_USBH_handle_hc_n_In_ISR+0x5d8>
              (hcchar.b.eptype == EP_TYPE_BULK))
    {
      /* re-activate the channel  */
      hcchar.b.chen = 1;
 8018508:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801850a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801850e:	663b      	str	r3, [r7, #96]	; 0x60
      hcchar.b.chdis = 0;
 8018510:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8018512:	f36f 739e 	bfc	r3, #30, #1
 8018516:	663b      	str	r3, [r7, #96]	; 0x60
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
 8018518:	687a      	ldr	r2, [r7, #4]
 801851a:	683b      	ldr	r3, [r7, #0]
 801851c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018520:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018524:	18d3      	adds	r3, r2, r3
 8018526:	689b      	ldr	r3, [r3, #8]
 8018528:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801852a:	601a      	str	r2, [r3, #0]
    }
    pdev->host.HC_Status[num] = HC_NAK;
 801852c:	687a      	ldr	r2, [r7, #4]
 801852e:	683b      	ldr	r3, [r7, #0]
 8018530:	18d3      	adds	r3, r2, r3
 8018532:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8018536:	f04f 0203 	mov.w	r2, #3
 801853a:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , nak);   
 801853c:	f04f 0300 	mov.w	r3, #0
 8018540:	60fb      	str	r3, [r7, #12]
 8018542:	68fb      	ldr	r3, [r7, #12]
 8018544:	f043 0310 	orr.w	r3, r3, #16
 8018548:	60fb      	str	r3, [r7, #12]
 801854a:	68fa      	ldr	r2, [r7, #12]
 801854c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801854e:	609a      	str	r2, [r3, #8]
 8018550:	e000      	b.n	8018554 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
    {
      hcchar.b.oddfrm  = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
      pdev->host.URB_State[num] = URB_DONE;  
 8018552:	bf00      	nop
    pdev->host.HC_Status[num] = HC_NAK;
    CLEAR_HC_INT(hcreg , nak);   
  }
  
  
  return 1;
 8018554:	f04f 0301 	mov.w	r3, #1
  
}
 8018558:	4618      	mov	r0, r3
 801855a:	f107 0770 	add.w	r7, r7, #112	; 0x70
 801855e:	46bd      	mov	sp, r7
 8018560:	bd80      	pop	{r7, pc}
 8018562:	bf00      	nop

08018564 <USB_OTG_USBH_handle_hc_ISR>:
*         This function indicates that one or more host channels has a pending
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_hc_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8018564:	b580      	push	{r7, lr}
 8018566:	b086      	sub	sp, #24
 8018568:	af00      	add	r7, sp, #0
 801856a:	6078      	str	r0, [r7, #4]
  USB_OTG_HAINT_TypeDef        haint;
  USB_OTG_HCCHAR_TypeDef       hcchar;
  uint32_t i = 0;
 801856c:	f04f 0300 	mov.w	r3, #0
 8018570:	617b      	str	r3, [r7, #20]
  uint32_t retval = 0;
 8018572:	f04f 0300 	mov.w	r3, #0
 8018576:	613b      	str	r3, [r7, #16]
  
  /* Clear appropriate bits in HCINTn to clear the interrupt bit in
  * GINTSTS */
  
  haint.d32 = USB_OTG_ReadHostAllChannels_intr(pdev);
 8018578:	6878      	ldr	r0, [r7, #4]
 801857a:	f7fd ffbe 	bl	80164fa <USB_OTG_ReadHostAllChannels_intr>
 801857e:	4603      	mov	r3, r0
 8018580:	60fb      	str	r3, [r7, #12]
  
  for (i = 0; i < pdev->cfg.host_channels ; i++)
 8018582:	f04f 0300 	mov.w	r3, #0
 8018586:	617b      	str	r3, [r7, #20]
 8018588:	e02d      	b.n	80185e6 <USB_OTG_USBH_handle_hc_ISR+0x82>
  {
    if (haint.b.chint & (1 << i))
 801858a:	89bb      	ldrh	r3, [r7, #12]
 801858c:	461a      	mov	r2, r3
 801858e:	697b      	ldr	r3, [r7, #20]
 8018590:	fa42 f303 	asr.w	r3, r2, r3
 8018594:	f003 0301 	and.w	r3, r3, #1
 8018598:	2b00      	cmp	r3, #0
 801859a:	d020      	beq.n	80185de <USB_OTG_USBH_handle_hc_ISR+0x7a>
    {
      hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[i]->HCCHAR);
 801859c:	687a      	ldr	r2, [r7, #4]
 801859e:	697b      	ldr	r3, [r7, #20]
 80185a0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80185a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80185a8:	18d3      	adds	r3, r2, r3
 80185aa:	689b      	ldr	r3, [r3, #8]
 80185ac:	681b      	ldr	r3, [r3, #0]
 80185ae:	60bb      	str	r3, [r7, #8]
      
      if (hcchar.b.epdir)
 80185b0:	7a7b      	ldrb	r3, [r7, #9]
 80185b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80185b6:	b2db      	uxtb	r3, r3
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d008      	beq.n	80185ce <USB_OTG_USBH_handle_hc_ISR+0x6a>
      {
        retval |= USB_OTG_USBH_handle_hc_n_In_ISR (pdev, i);
 80185bc:	6878      	ldr	r0, [r7, #4]
 80185be:	6979      	ldr	r1, [r7, #20]
 80185c0:	f7ff fcc8 	bl	8017f54 <USB_OTG_USBH_handle_hc_n_In_ISR>
 80185c4:	4603      	mov	r3, r0
 80185c6:	693a      	ldr	r2, [r7, #16]
 80185c8:	4313      	orrs	r3, r2
 80185ca:	613b      	str	r3, [r7, #16]
 80185cc:	e007      	b.n	80185de <USB_OTG_USBH_handle_hc_ISR+0x7a>
      }
      else
      {
        retval |=  USB_OTG_USBH_handle_hc_n_Out_ISR (pdev, i);
 80185ce:	6878      	ldr	r0, [r7, #4]
 80185d0:	6979      	ldr	r1, [r7, #20]
 80185d2:	f7ff f9df 	bl	8017994 <USB_OTG_USBH_handle_hc_n_Out_ISR>
 80185d6:	4603      	mov	r3, r0
 80185d8:	693a      	ldr	r2, [r7, #16]
 80185da:	4313      	orrs	r3, r2
 80185dc:	613b      	str	r3, [r7, #16]
  /* Clear appropriate bits in HCINTn to clear the interrupt bit in
  * GINTSTS */
  
  haint.d32 = USB_OTG_ReadHostAllChannels_intr(pdev);
  
  for (i = 0; i < pdev->cfg.host_channels ; i++)
 80185de:	697b      	ldr	r3, [r7, #20]
 80185e0:	f103 0301 	add.w	r3, r3, #1
 80185e4:	617b      	str	r3, [r7, #20]
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	781b      	ldrb	r3, [r3, #0]
 80185ea:	461a      	mov	r2, r3
 80185ec:	697b      	ldr	r3, [r7, #20]
 80185ee:	429a      	cmp	r2, r3
 80185f0:	d8cb      	bhi.n	801858a <USB_OTG_USBH_handle_hc_ISR+0x26>
        retval |=  USB_OTG_USBH_handle_hc_n_Out_ISR (pdev, i);
      }
    }
  }
  
  return retval;
 80185f2:	693b      	ldr	r3, [r7, #16]
}
 80185f4:	4618      	mov	r0, r3
 80185f6:	f107 0718 	add.w	r7, r7, #24
 80185fa:	46bd      	mov	sp, r7
 80185fc:	bd80      	pop	{r7, pc}
 80185fe:	bf00      	nop

08018600 <USB_OTG_USBH_handle_rx_qlvl_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_rx_qlvl_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8018600:	b580      	push	{r7, lr}
 8018602:	b088      	sub	sp, #32
 8018604:	af00      	add	r7, sp, #0
 8018606:	6078      	str	r0, [r7, #4]
  USB_OTG_GRXFSTS_TypeDef       grxsts;
  USB_OTG_GINTMSK_TypeDef       intmsk;
  USB_OTG_HCTSIZn_TypeDef       hctsiz; 
  USB_OTG_HCCHAR_TypeDef        hcchar;
  __IO uint8_t                  channelnum =0;  
 8018608:	f04f 0300 	mov.w	r3, #0
 801860c:	72fb      	strb	r3, [r7, #11]
  uint32_t                      count;    
  
  /* Disable the Rx Status Queue Level interrupt */
  intmsk.d32 = 0;
 801860e:	f04f 0300 	mov.w	r3, #0
 8018612:	617b      	str	r3, [r7, #20]
  intmsk.b.rxstsqlvl = 1;
 8018614:	697b      	ldr	r3, [r7, #20]
 8018616:	f043 0310 	orr.w	r3, r3, #16
 801861a:	617b      	str	r3, [r7, #20]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0);
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	68db      	ldr	r3, [r3, #12]
 8018620:	687a      	ldr	r2, [r7, #4]
 8018622:	68d2      	ldr	r2, [r2, #12]
 8018624:	6991      	ldr	r1, [r2, #24]
 8018626:	697a      	ldr	r2, [r7, #20]
 8018628:	ea6f 0202 	mvn.w	r2, r2
 801862c:	400a      	ands	r2, r1
 801862e:	619a      	str	r2, [r3, #24]
  
  grxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRXSTSP);
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	68db      	ldr	r3, [r3, #12]
 8018634:	6a1b      	ldr	r3, [r3, #32]
 8018636:	61bb      	str	r3, [r7, #24]
  channelnum = grxsts.b.chnum;  
 8018638:	69bb      	ldr	r3, [r7, #24]
 801863a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801863e:	b2db      	uxtb	r3, r3
 8018640:	72fb      	strb	r3, [r7, #11]
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR);
 8018642:	7afb      	ldrb	r3, [r7, #11]
 8018644:	b2db      	uxtb	r3, r3
 8018646:	687a      	ldr	r2, [r7, #4]
 8018648:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801864c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018650:	18d3      	adds	r3, r2, r3
 8018652:	689b      	ldr	r3, [r3, #8]
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	60fb      	str	r3, [r7, #12]
  
  switch (grxsts.b.pktsts)
 8018658:	69bb      	ldr	r3, [r7, #24]
 801865a:	f3c3 4343 	ubfx	r3, r3, #17, #4
 801865e:	b2db      	uxtb	r3, r3
 8018660:	2b02      	cmp	r3, #2
 8018662:	f040 809c 	bne.w	801879e <USB_OTG_USBH_handle_rx_qlvl_ISR+0x19e>
  {
  case GRXSTS_PKTSTS_IN:
    /* Read the data into the host buffer. */
    if ((grxsts.b.bcnt > 0) && (pdev->host.hc[channelnum].xfer_buff != (void  *)0))
 8018666:	69bb      	ldr	r3, [r7, #24]
 8018668:	f3c3 130a 	ubfx	r3, r3, #4, #11
 801866c:	b29b      	uxth	r3, r3
 801866e:	2b00      	cmp	r3, #0
 8018670:	f340 8096 	ble.w	80187a0 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
 8018674:	7afb      	ldrb	r3, [r7, #11]
 8018676:	b2db      	uxtb	r3, r3
 8018678:	687a      	ldr	r2, [r7, #4]
 801867a:	f103 0315 	add.w	r3, r3, #21
 801867e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8018682:	18d3      	adds	r3, r2, r3
 8018684:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	2b00      	cmp	r3, #0
 801868c:	f000 8088 	beq.w	80187a0 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
    {  
      
      USB_OTG_ReadPacket(pdev, pdev->host.hc[channelnum].xfer_buff, grxsts.b.bcnt);
 8018690:	7afb      	ldrb	r3, [r7, #11]
 8018692:	b2db      	uxtb	r3, r3
 8018694:	687a      	ldr	r2, [r7, #4]
 8018696:	f103 0315 	add.w	r3, r3, #21
 801869a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801869e:	18d3      	adds	r3, r2, r3
 80186a0:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80186a4:	681a      	ldr	r2, [r3, #0]
 80186a6:	69bb      	ldr	r3, [r7, #24]
 80186a8:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80186ac:	b29b      	uxth	r3, r3
 80186ae:	6878      	ldr	r0, [r7, #4]
 80186b0:	4611      	mov	r1, r2
 80186b2:	461a      	mov	r2, r3
 80186b4:	f7fd fd9f 	bl	80161f6 <USB_OTG_ReadPacket>
      /*manage multiple Xfer */
      pdev->host.hc[grxsts.b.chnum].xfer_buff += grxsts.b.bcnt;           
 80186b8:	69bb      	ldr	r3, [r7, #24]
 80186ba:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80186be:	b2db      	uxtb	r3, r3
 80186c0:	69ba      	ldr	r2, [r7, #24]
 80186c2:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80186c6:	b2d2      	uxtb	r2, r2
 80186c8:	6879      	ldr	r1, [r7, #4]
 80186ca:	f102 0215 	add.w	r2, r2, #21
 80186ce:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80186d2:	188a      	adds	r2, r1, r2
 80186d4:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 80186d8:	6811      	ldr	r1, [r2, #0]
 80186da:	69ba      	ldr	r2, [r7, #24]
 80186dc:	f3c2 120a 	ubfx	r2, r2, #4, #11
 80186e0:	b292      	uxth	r2, r2
 80186e2:	188a      	adds	r2, r1, r2
 80186e4:	6879      	ldr	r1, [r7, #4]
 80186e6:	f103 0315 	add.w	r3, r3, #21
 80186ea:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80186ee:	18cb      	adds	r3, r1, r3
 80186f0:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80186f4:	601a      	str	r2, [r3, #0]
      pdev->host.hc[grxsts.b.chnum].xfer_count  += grxsts.b.bcnt;
 80186f6:	69bb      	ldr	r3, [r7, #24]
 80186f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80186fc:	b2db      	uxtb	r3, r3
 80186fe:	69ba      	ldr	r2, [r7, #24]
 8018700:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8018704:	b2d2      	uxtb	r2, r2
 8018706:	6879      	ldr	r1, [r7, #4]
 8018708:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801870c:	188a      	adds	r2, r1, r2
 801870e:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 8018712:	6811      	ldr	r1, [r2, #0]
 8018714:	69ba      	ldr	r2, [r7, #24]
 8018716:	f3c2 120a 	ubfx	r2, r2, #4, #11
 801871a:	b292      	uxth	r2, r2
 801871c:	188a      	adds	r2, r1, r2
 801871e:	6879      	ldr	r1, [r7, #4]
 8018720:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8018724:	18cb      	adds	r3, r1, r3
 8018726:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 801872a:	601a      	str	r2, [r3, #0]
      
      
      count = pdev->host.hc[channelnum].xfer_count;
 801872c:	7afb      	ldrb	r3, [r7, #11]
 801872e:	b2db      	uxtb	r3, r3
 8018730:	687a      	ldr	r2, [r7, #4]
 8018732:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8018736:	18d3      	adds	r3, r2, r3
 8018738:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	61fb      	str	r3, [r7, #28]
      pdev->host.XferCnt[channelnum]  = count;
 8018740:	7afb      	ldrb	r3, [r7, #11]
 8018742:	b2db      	uxtb	r3, r3
 8018744:	687a      	ldr	r2, [r7, #4]
 8018746:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 801874a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801874e:	18d3      	adds	r3, r2, r3
 8018750:	69fa      	ldr	r2, [r7, #28]
 8018752:	605a      	str	r2, [r3, #4]
      
      hctsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[channelnum]->HCTSIZ);
 8018754:	7afb      	ldrb	r3, [r7, #11]
 8018756:	b2db      	uxtb	r3, r3
 8018758:	687a      	ldr	r2, [r7, #4]
 801875a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801875e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018762:	18d3      	adds	r3, r2, r3
 8018764:	689b      	ldr	r3, [r3, #8]
 8018766:	691b      	ldr	r3, [r3, #16]
 8018768:	613b      	str	r3, [r7, #16]
      if(hctsiz.b.pktcnt > 0)
 801876a:	693b      	ldr	r3, [r7, #16]
 801876c:	f3c3 43c9 	ubfx	r3, r3, #19, #10
 8018770:	b29b      	uxth	r3, r3
 8018772:	2b00      	cmp	r3, #0
 8018774:	dd14      	ble.n	80187a0 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
      {
        /* re-activate the channel when more packets are expected */
        hcchar.b.chen = 1;
 8018776:	68fb      	ldr	r3, [r7, #12]
 8018778:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801877c:	60fb      	str	r3, [r7, #12]
        hcchar.b.chdis = 0;
 801877e:	68fb      	ldr	r3, [r7, #12]
 8018780:	f36f 739e 	bfc	r3, #30, #1
 8018784:	60fb      	str	r3, [r7, #12]
        USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR, hcchar.d32);
 8018786:	7afb      	ldrb	r3, [r7, #11]
 8018788:	b2db      	uxtb	r3, r3
 801878a:	687a      	ldr	r2, [r7, #4]
 801878c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8018790:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018794:	18d3      	adds	r3, r2, r3
 8018796:	689b      	ldr	r3, [r3, #8]
 8018798:	68fa      	ldr	r2, [r7, #12]
 801879a:	601a      	str	r2, [r3, #0]
      }
    }
    break;
 801879c:	e000      	b.n	80187a0 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
  case GRXSTS_PKTSTS_IN_XFER_COMP:
    
  case GRXSTS_PKTSTS_DATA_TOGGLE_ERR:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 801879e:	e000      	b.n	80187a2 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a2>
        hcchar.b.chen = 1;
        hcchar.b.chdis = 0;
        USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR, hcchar.d32);
      }
    }
    break;
 80187a0:	bf00      	nop
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  intmsk.b.rxstsqlvl = 1;
 80187a2:	697b      	ldr	r3, [r7, #20]
 80187a4:	f043 0310 	orr.w	r3, r3, #16
 80187a8:	617b      	str	r3, [r7, #20]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);
 80187aa:	687b      	ldr	r3, [r7, #4]
 80187ac:	68db      	ldr	r3, [r3, #12]
 80187ae:	687a      	ldr	r2, [r7, #4]
 80187b0:	68d2      	ldr	r2, [r2, #12]
 80187b2:	6991      	ldr	r1, [r2, #24]
 80187b4:	697a      	ldr	r2, [r7, #20]
 80187b6:	430a      	orrs	r2, r1
 80187b8:	619a      	str	r2, [r3, #24]
  return 1;
 80187ba:	f04f 0301 	mov.w	r3, #1
}
 80187be:	4618      	mov	r0, r3
 80187c0:	f107 0720 	add.w	r7, r7, #32
 80187c4:	46bd      	mov	sp, r7
 80187c6:	bd80      	pop	{r7, pc}

080187c8 <USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80187c8:	b480      	push	{r7}
 80187ca:	b085      	sub	sp, #20
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
  USB_OTG_HCCHAR_TypeDef        hcchar; 
  
  
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[0]->HCCHAR);
 80187d0:	687b      	ldr	r3, [r7, #4]
 80187d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80187d6:	681b      	ldr	r3, [r3, #0]
 80187d8:	60bb      	str	r3, [r7, #8]
  hcchar.b.chen = 1;
 80187da:	68bb      	ldr	r3, [r7, #8]
 80187dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80187e0:	60bb      	str	r3, [r7, #8]
  hcchar.b.chdis = 1;
 80187e2:	68bb      	ldr	r3, [r7, #8]
 80187e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80187e8:	60bb      	str	r3, [r7, #8]
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[0]->HCCHAR, hcchar.d32);  
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80187f0:	68ba      	ldr	r2, [r7, #8]
 80187f2:	601a      	str	r2, [r3, #0]
  
  gintsts.d32 = 0;
 80187f4:	f04f 0300 	mov.w	r3, #0
 80187f8:	60fb      	str	r3, [r7, #12]
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 80187fa:	68fb      	ldr	r3, [r7, #12]
 80187fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8018800:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	68db      	ldr	r3, [r3, #12]
 8018806:	68fa      	ldr	r2, [r7, #12]
 8018808:	615a      	str	r2, [r3, #20]
  
  return 1;
 801880a:	f04f 0301 	mov.w	r3, #1
}
 801880e:	4618      	mov	r0, r3
 8018810:	f107 0714 	add.w	r7, r7, #20
 8018814:	46bd      	mov	sp, r7
 8018816:	bc80      	pop	{r7}
 8018818:	4770      	bx	lr
 801881a:	bf00      	nop

0801881c <USBH_OTG_ISR_Handler>:
* @param  pdev: Selected device
* @retval status 
*/

uint32_t USBH_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 801881c:	b580      	push	{r7, lr}
 801881e:	b084      	sub	sp, #16
 8018820:	af00      	add	r7, sp, #0
 8018822:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t retval = 0;
 8018824:	f04f 0300 	mov.w	r3, #0
 8018828:	60fb      	str	r3, [r7, #12]
  
  gintsts.d32 = 0;
 801882a:	f04f 0300 	mov.w	r3, #0
 801882e:	60bb      	str	r3, [r7, #8]
  
  /* Check if HOST Mode */
  if (USB_OTG_IsHostMode(pdev))
 8018830:	6878      	ldr	r0, [r7, #4]
 8018832:	f7fd fe01 	bl	8016438 <USB_OTG_IsHostMode>
 8018836:	4603      	mov	r3, r0
 8018838:	2b00      	cmp	r3, #0
 801883a:	d072      	beq.n	8018922 <USBH_OTG_ISR_Handler+0x106>
  {
    gintsts.d32 = USB_OTG_ReadCoreItr(pdev);
 801883c:	6878      	ldr	r0, [r7, #4]
 801883e:	f7fd fe00 	bl	8016442 <USB_OTG_ReadCoreItr>
 8018842:	4603      	mov	r3, r0
 8018844:	60bb      	str	r3, [r7, #8]
    if (!gintsts.d32)
 8018846:	68bb      	ldr	r3, [r7, #8]
 8018848:	2b00      	cmp	r3, #0
 801884a:	d102      	bne.n	8018852 <USBH_OTG_ISR_Handler+0x36>
    {
      return 0;
 801884c:	f04f 0300 	mov.w	r3, #0
 8018850:	e068      	b.n	8018924 <USBH_OTG_ISR_Handler+0x108>
    }
    
    if (gintsts.b.sofintr)
 8018852:	7a3b      	ldrb	r3, [r7, #8]
 8018854:	f003 0308 	and.w	r3, r3, #8
 8018858:	b2db      	uxtb	r3, r3
 801885a:	2b00      	cmp	r3, #0
 801885c:	d006      	beq.n	801886c <USBH_OTG_ISR_Handler+0x50>
    {
      retval |= USB_OTG_USBH_handle_sof_ISR (pdev);
 801885e:	6878      	ldr	r0, [r7, #4]
 8018860:	f7fe fdea 	bl	8017438 <USB_OTG_USBH_handle_sof_ISR>
 8018864:	4603      	mov	r3, r0
 8018866:	68fa      	ldr	r2, [r7, #12]
 8018868:	4313      	orrs	r3, r2
 801886a:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.rxstsqlvl)
 801886c:	7a3b      	ldrb	r3, [r7, #8]
 801886e:	f003 0310 	and.w	r3, r3, #16
 8018872:	b2db      	uxtb	r3, r3
 8018874:	2b00      	cmp	r3, #0
 8018876:	d006      	beq.n	8018886 <USBH_OTG_ISR_Handler+0x6a>
    {
      retval |= USB_OTG_USBH_handle_rx_qlvl_ISR (pdev);
 8018878:	6878      	ldr	r0, [r7, #4]
 801887a:	f7ff fec1 	bl	8018600 <USB_OTG_USBH_handle_rx_qlvl_ISR>
 801887e:	4603      	mov	r3, r0
 8018880:	68fa      	ldr	r2, [r7, #12]
 8018882:	4313      	orrs	r3, r2
 8018884:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.nptxfempty)
 8018886:	7a3b      	ldrb	r3, [r7, #8]
 8018888:	f003 0320 	and.w	r3, r3, #32
 801888c:	b2db      	uxtb	r3, r3
 801888e:	2b00      	cmp	r3, #0
 8018890:	d006      	beq.n	80188a0 <USBH_OTG_ISR_Handler+0x84>
    {
      retval |= USB_OTG_USBH_handle_nptxfempty_ISR (pdev);
 8018892:	6878      	ldr	r0, [r7, #4]
 8018894:	f7fe fe0c 	bl	80174b0 <USB_OTG_USBH_handle_nptxfempty_ISR>
 8018898:	4603      	mov	r3, r0
 801889a:	68fa      	ldr	r2, [r7, #12]
 801889c:	4313      	orrs	r3, r2
 801889e:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.ptxfempty)
 80188a0:	7afb      	ldrb	r3, [r7, #11]
 80188a2:	f003 0304 	and.w	r3, r3, #4
 80188a6:	b2db      	uxtb	r3, r3
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	d006      	beq.n	80188ba <USBH_OTG_ISR_Handler+0x9e>
    {
      retval |= USB_OTG_USBH_handle_ptxfempty_ISR (pdev);
 80188ac:	6878      	ldr	r0, [r7, #4]
 80188ae:	f7fe fed7 	bl	8017660 <USB_OTG_USBH_handle_ptxfempty_ISR>
 80188b2:	4603      	mov	r3, r0
 80188b4:	68fa      	ldr	r2, [r7, #12]
 80188b6:	4313      	orrs	r3, r2
 80188b8:	60fb      	str	r3, [r7, #12]
    }    
    
    if (gintsts.b.hcintr)
 80188ba:	7afb      	ldrb	r3, [r7, #11]
 80188bc:	f003 0302 	and.w	r3, r3, #2
 80188c0:	b2db      	uxtb	r3, r3
 80188c2:	2b00      	cmp	r3, #0
 80188c4:	d006      	beq.n	80188d4 <USBH_OTG_ISR_Handler+0xb8>
    {
      retval |= USB_OTG_USBH_handle_hc_ISR (pdev);
 80188c6:	6878      	ldr	r0, [r7, #4]
 80188c8:	f7ff fe4c 	bl	8018564 <USB_OTG_USBH_handle_hc_ISR>
 80188cc:	4603      	mov	r3, r0
 80188ce:	68fa      	ldr	r2, [r7, #12]
 80188d0:	4313      	orrs	r3, r2
 80188d2:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.portintr)
 80188d4:	7afb      	ldrb	r3, [r7, #11]
 80188d6:	f003 0301 	and.w	r3, r3, #1
 80188da:	b2db      	uxtb	r3, r3
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d006      	beq.n	80188ee <USBH_OTG_ISR_Handler+0xd2>
    {
      retval |= USB_OTG_USBH_handle_port_ISR (pdev);
 80188e0:	6878      	ldr	r0, [r7, #4]
 80188e2:	f7fe ff95 	bl	8017810 <USB_OTG_USBH_handle_port_ISR>
 80188e6:	4603      	mov	r3, r0
 80188e8:	68fa      	ldr	r2, [r7, #12]
 80188ea:	4313      	orrs	r3, r2
 80188ec:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.disconnect)
 80188ee:	7afb      	ldrb	r3, [r7, #11]
 80188f0:	f003 0320 	and.w	r3, r3, #32
 80188f4:	b2db      	uxtb	r3, r3
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d006      	beq.n	8018908 <USBH_OTG_ISR_Handler+0xec>
    {
      retval |= USB_OTG_USBH_handle_Disconnect_ISR (pdev);  
 80188fa:	6878      	ldr	r0, [r7, #4]
 80188fc:	f7fe fdba 	bl	8017474 <USB_OTG_USBH_handle_Disconnect_ISR>
 8018900:	4603      	mov	r3, r0
 8018902:	68fa      	ldr	r2, [r7, #12]
 8018904:	4313      	orrs	r3, r2
 8018906:	60fb      	str	r3, [r7, #12]
      
    }
    
    if (gintsts.b.incomplisoout)
 8018908:	7abb      	ldrb	r3, [r7, #10]
 801890a:	f003 0320 	and.w	r3, r3, #32
 801890e:	b2db      	uxtb	r3, r3
 8018910:	2b00      	cmp	r3, #0
 8018912:	d006      	beq.n	8018922 <USBH_OTG_ISR_Handler+0x106>
    {
      retval |= USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR (pdev);
 8018914:	6878      	ldr	r0, [r7, #4]
 8018916:	f7ff ff57 	bl	80187c8 <USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR>
 801891a:	4603      	mov	r3, r0
 801891c:	68fa      	ldr	r2, [r7, #12]
 801891e:	4313      	orrs	r3, r2
 8018920:	60fb      	str	r3, [r7, #12]
    }
    
    
  }
  return retval;
 8018922:	68fb      	ldr	r3, [r7, #12]
}
 8018924:	4618      	mov	r0, r3
 8018926:	f107 0710 	add.w	r7, r7, #16
 801892a:	46bd      	mov	sp, r7
 801892c:	bd80      	pop	{r7, pc}
 801892e:	bf00      	nop

08018930 <STM32_USBO_OTG_ISR_Handler>:
  *         
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
 8018930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* OTG interrupts */
  gintmsk_common.b.sessreqintr = 1;
  gintmsk_common.b.conidstschng = 1;
  gintmsk_common.b.otgintr = 1;
  
  gintsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8018932:	68c3      	ldr	r3, [r0, #12]
  gintmsk.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
  return ((gintsts.d32 & gintmsk.d32 ) & gintmsk_common.d32);
 8018934:	4d45      	ldr	r5, [pc, #276]	; (8018a4c <STM32_USBO_OTG_ISR_Handler+0x11c>)
  /* OTG interrupts */
  gintmsk_common.b.sessreqintr = 1;
  gintmsk_common.b.conidstschng = 1;
  gintmsk_common.b.otgintr = 1;
  
  gintsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8018936:	695a      	ldr	r2, [r3, #20]
  gintmsk.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 8018938:	6999      	ldr	r1, [r3, #24]
  return ((gintsts.d32 & gintmsk.d32 ) & gintmsk_common.d32);
 801893a:	400a      	ands	r2, r1
 801893c:	4015      	ands	r5, r2
  *         
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
 801893e:	4604      	mov	r4, r0
  uint32_t retval = 0;
  USB_OTG_GINTSTS_TypeDef  gintsts ;
  gintsts.d32 = 0;

  gintsts.d32 = USB_OTG_Read_itr(pdev);
  if (gintsts.d32 == 0)
 8018940:	2d00      	cmp	r5, #0
 8018942:	f000 8081 	beq.w	8018a48 <STM32_USBO_OTG_ISR_Handler+0x118>
  {
    return 0;
  }
  if (gintsts.b.otgintr)
 8018946:	f002 0204 	and.w	r2, r2, #4
 801894a:	b2d1      	uxtb	r1, r2
 801894c:	2900      	cmp	r1, #0
 801894e:	d040      	beq.n	80189d2 <STM32_USBO_OTG_ISR_Handler+0xa2>
  
  
  gotgint.d32 = 0;
  gotgctl.d32 = 0;
  
  gotgint.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGINT);
 8018950:	685e      	ldr	r6, [r3, #4]
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 8018952:	681a      	ldr	r2, [r3, #0]
  
  if (gotgint.b.sesenddet)
 8018954:	f006 0704 	and.w	r7, r6, #4
 8018958:	b2fa      	uxtb	r2, r7
 801895a:	b132      	cbz	r2, 801896a <STM32_USBO_OTG_ISR_Handler+0x3a>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 801895c:	681b      	ldr	r3, [r3, #0]
    
    
    if (USB_OTG_IsDeviceMode(pdev))
 801895e:	f7fd fd64 	bl	801642a <USB_OTG_IsDeviceMode>
 8018962:	b910      	cbnz	r0, 801896a <STM32_USBO_OTG_ISR_Handler+0x3a>
    {

    }
    else if (USB_OTG_IsHostMode(pdev))
 8018964:	4620      	mov	r0, r4
 8018966:	f7fd fd67 	bl	8016438 <USB_OTG_IsHostMode>

    }
  }

  /* ----> SRP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.sesreqsucstschng)
 801896a:	f3c6 2707 	ubfx	r7, r6, #8, #8
 801896e:	07f8      	lsls	r0, r7, #31
 8018970:	d50e      	bpl.n	8018990 <STM32_USBO_OTG_ISR_Handler+0x60>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 8018972:	68e0      	ldr	r0, [r4, #12]
 8018974:	6803      	ldr	r3, [r0, #0]
    if (gotgctl.b.sesreqscs) /* Session request success                                          */
 8018976:	07d9      	lsls	r1, r3, #31
    {
      if (USB_OTG_IsDeviceMode(pdev))
 8018978:	4620      	mov	r0, r4

  /* ----> SRP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.sesreqsucstschng)
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
    if (gotgctl.b.sesreqscs) /* Session request success                                          */
 801897a:	d507      	bpl.n	801898c <STM32_USBO_OTG_ISR_Handler+0x5c>
    {
      if (USB_OTG_IsDeviceMode(pdev))
 801897c:	f7fd fd55 	bl	801642a <USB_OTG_IsDeviceMode>

      }
      /* Clear Session Request */
      gotgctl.d32 = 0;
      gotgctl.b.sesreq = 1;
      USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
 8018980:	68e1      	ldr	r1, [r4, #12]
 8018982:	680a      	ldr	r2, [r1, #0]
 8018984:	f022 0002 	bic.w	r0, r2, #2
 8018988:	6008      	str	r0, [r1, #0]
 801898a:	e001      	b.n	8018990 <STM32_USBO_OTG_ISR_Handler+0x60>
    }
    else /* Session request failure                                          */
    {
      if (USB_OTG_IsDeviceMode(pdev))
 801898c:	f7fd fd4d 	bl	801642a <USB_OTG_IsDeviceMode>

      }
    }
  }
  /* ----> HNP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.hstnegsucstschng)
 8018990:	f007 0702 	and.w	r7, r7, #2
 8018994:	b2fb      	uxtb	r3, r7
 8018996:	b143      	cbz	r3, 80189aa <STM32_USBO_OTG_ISR_Handler+0x7a>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 8018998:	68e1      	ldr	r1, [r4, #12]
 801899a:	680a      	ldr	r2, [r1, #0]

    if (gotgctl.b.hstnegscs)                                    /* Host negotiation success                                         */
 801899c:	05d2      	lsls	r2, r2, #23
 801899e:	d502      	bpl.n	80189a6 <STM32_USBO_OTG_ISR_Handler+0x76>
    {
      if (USB_OTG_IsHostMode(pdev))                              /* The core AUTOMATICALLY sets the Host mode                        */
 80189a0:	4620      	mov	r0, r4
 80189a2:	f7fd fd49 	bl	8016438 <USB_OTG_IsHostMode>
    }
    else                                                        /* Host negotiation failure */
    {

    }
    gotgint.b.hstnegsucstschng = 1;                             /* Ack "Host Negotiation Success Status Change" interrupt.          */
 80189a6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  }
  /* ----> HOST NEGOTIATION DETECTED INTERRUPT <---- */
  if (gotgint.b.hstnegdet)
 80189aa:	f3c6 4707 	ubfx	r7, r6, #16, #8
 80189ae:	f007 0002 	and.w	r0, r7, #2
 80189b2:	b2c3      	uxtb	r3, r0
 80189b4:	b113      	cbz	r3, 80189bc <STM32_USBO_OTG_ISR_Handler+0x8c>
  {
    if (USB_OTG_IsDeviceMode(pdev))                              /* The core AUTOMATICALLY sets the Host mode                        */
 80189b6:	4620      	mov	r0, r4
 80189b8:	f7fd fd37 	bl	801642a <USB_OTG_IsDeviceMode>

    }
  }
  if (gotgint.b.adevtoutchng)
  {}
  if (gotgint.b.debdone)
 80189bc:	f007 0108 	and.w	r1, r7, #8
 80189c0:	b2cf      	uxtb	r7, r1
 80189c2:	b117      	cbz	r7, 80189ca <STM32_USBO_OTG_ISR_Handler+0x9a>
  {
    USB_OTG_ResetPort(pdev);
 80189c4:	4620      	mov	r0, r4
 80189c6:	f7fd fd9b 	bl	8016500 <USB_OTG_ResetPort>
  }
  /* Clear OTG INT */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GOTGINT, gotgint.d32);
 80189ca:	68e2      	ldr	r2, [r4, #12]
  {
    return 0;
  }
  if (gintsts.b.otgintr)
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
 80189cc:	2001      	movs	r0, #1
  if (gotgint.b.debdone)
  {
    USB_OTG_ResetPort(pdev);
  }
  /* Clear OTG INT */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GOTGINT, gotgint.d32);
 80189ce:	6056      	str	r6, [r2, #4]
 80189d0:	e000      	b.n	80189d4 <STM32_USBO_OTG_ISR_Handler+0xa4>
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t retval = 0;
 80189d2:	4608      	mov	r0, r1
  }
  if (gintsts.b.otgintr)
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
  }
  if (gintsts.b.conidstschng)
 80189d4:	f3c5 6307 	ubfx	r3, r5, #24, #8
 80189d8:	f003 0110 	and.w	r1, r3, #16
 80189dc:	b2ca      	uxtb	r2, r1
 80189de:	b312      	cbz	r2, 8018a26 <STM32_USBO_OTG_ISR_Handler+0xf6>
  gintsts.d32 = 0 ;
  gintmsk.d32 = 0 ;
  gotgctl.d32 = 0 ;
  gintmsk.b.sofintr = 1;
  
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, gintmsk.d32, 0);
 80189e0:	68e0      	ldr	r0, [r4, #12]
 80189e2:	6983      	ldr	r3, [r0, #24]
 80189e4:	f023 0108 	bic.w	r1, r3, #8
 80189e8:	6181      	str	r1, [r0, #24]
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 80189ea:	6802      	ldr	r2, [r0, #0]
  
  /* B-Device connector (Device Mode) */
  if (gotgctl.b.conidsts)
 80189ec:	03d3      	lsls	r3, r2, #15
  {
    USB_OTG_DisableGlobalInt(pdev);
 80189ee:	4620      	mov	r0, r4
  
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, gintmsk.d32, 0);
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
  
  /* B-Device connector (Device Mode) */
  if (gotgctl.b.conidsts)
 80189f0:	d509      	bpl.n	8018a06 <STM32_USBO_OTG_ISR_Handler+0xd6>
  {
    USB_OTG_DisableGlobalInt(pdev);
 80189f2:	f7fd fcc5 	bl	8016380 <USB_OTG_DisableGlobalInt>
    USB_OTG_CoreInitDev(pdev);
 80189f6:	4620      	mov	r0, r4
 80189f8:	f7fd ff38 	bl	801686c <USB_OTG_CoreInitDev>
    USB_OTG_EnableGlobalInt(pdev);
 80189fc:	4620      	mov	r0, r4
 80189fe:	f7fd fcb8 	bl	8016372 <USB_OTG_EnableGlobalInt>
    pdev->otg.OTG_State = B_PERIPHERAL;
 8018a02:	2004      	movs	r0, #4
 8018a04:	e008      	b.n	8018a18 <STM32_USBO_OTG_ISR_Handler+0xe8>
  }
  else
  {
    USB_OTG_DisableGlobalInt(pdev);
 8018a06:	f7fd fcbb 	bl	8016380 <USB_OTG_DisableGlobalInt>
    USB_OTG_CoreInitHost(pdev);
 8018a0a:	4620      	mov	r0, r4
 8018a0c:	f7fd fd8e 	bl	801652c <USB_OTG_CoreInitHost>
    USB_OTG_EnableGlobalInt(pdev);
 8018a10:	4620      	mov	r0, r4
 8018a12:	f7fd fcae 	bl	8016372 <USB_OTG_EnableGlobalInt>
    pdev->otg.OTG_State = A_HOST;
 8018a16:	2001      	movs	r0, #1
  }
  /* Set flag and clear interrupt */
  gintsts.b.conidstschng = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8018a18:	68e3      	ldr	r3, [r4, #12]
  else
  {
    USB_OTG_DisableGlobalInt(pdev);
    USB_OTG_CoreInitHost(pdev);
    USB_OTG_EnableGlobalInt(pdev);
    pdev->otg.OTG_State = A_HOST;
 8018a1a:	f884 0a90 	strb.w	r0, [r4, #2704]	; 0xa90
  }
  /* Set flag and clear interrupt */
  gintsts.b.conidstschng = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8018a1e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8018a22:	6159      	str	r1, [r3, #20]
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
  }
  if (gintsts.b.conidstschng)
  {
    retval |= USB_OTG_HandleConnectorIDStatusChange_ISR(pdev);
 8018a24:	2001      	movs	r0, #1
  }
  if (gintsts.b.sessreqintr)
 8018a26:	f3c5 6507 	ubfx	r5, r5, #24, #8
 8018a2a:	f005 0240 	and.w	r2, r5, #64	; 0x40
 8018a2e:	b2d5      	uxtb	r5, r2
 8018a30:	b15d      	cbz	r5, 8018a4a <STM32_USBO_OTG_ISR_Handler+0x11a>


  gotgctl.d32 = 0;
  gintsts.d32 = 0;

  gotgctl.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GOTGCTL );
 8018a32:	68e0      	ldr	r0, [r4, #12]
 8018a34:	6803      	ldr	r3, [r0, #0]
  if (USB_OTG_IsDeviceMode(pdev) && (gotgctl.b.bsesvld))
 8018a36:	4620      	mov	r0, r4
 8018a38:	f7fd fcf7 	bl	801642a <USB_OTG_IsDeviceMode>
    
  }
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.sessreqintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8018a3c:	68e3      	ldr	r3, [r4, #12]
 8018a3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8018a42:	6159      	str	r1, [r3, #20]
  {
    retval |= USB_OTG_HandleConnectorIDStatusChange_ISR(pdev);
  }
  if (gintsts.b.sessreqintr)
  {
    retval |= USB_OTG_HandleSessionRequest_ISR(pdev);
 8018a44:	2001      	movs	r0, #1
 8018a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  gintsts.d32 = 0;

  gintsts.d32 = USB_OTG_Read_itr(pdev);
  if (gintsts.d32 == 0)
  {
    return 0;
 8018a48:	4628      	mov	r0, r5
  if (gintsts.b.sessreqintr)
  {
    retval |= USB_OTG_HandleSessionRequest_ISR(pdev);
  }
  return retval;
}
 8018a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a4c:	50000004 	.word	0x50000004

08018a50 <APP_LCD_ExtPort_PinSet>:
// set pin directly
inline static s32 APP_LCD_ExtPort_PinSet(u8 pin, u8 value) {
#if defined(MIOS32_FAMILY_STM32F10x)
  return MIOS32_BOARD_J5_PinSet(pin + 8, value);
#elif defined(MIOS32_FAMILY_STM32F4xx)
  return MIOS32_BOARD_J10_PinSet(pin + 8, value);
 8018a50:	3008      	adds	r0, #8
 8018a52:	b2c0      	uxtb	r0, r0
 8018a54:	f7fa bb50 	b.w	80130f8 <MIOS32_BOARD_J10_PinSet>

08018a58 <APP_LCD_ExtPort_UpdateSRs>:
  return -1;
#endif
}

// pulse the RC line after a serial data shift
inline static s32 APP_LCD_ExtPort_UpdateSRs(void) {
 8018a58:	b508      	push	{r3, lr}
#if defined(MIOS32_FAMILY_STM32F10x)
  APP_LCD_ExtPort_PinSet(2, 0); // J5C.A10
  APP_LCD_ExtPort_PinSet(2, 1); // J5C.A10
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  APP_LCD_ExtPort_PinSet(2, 0); // J10B.D10
 8018a5a:	2100      	movs	r1, #0
 8018a5c:	2002      	movs	r0, #2
 8018a5e:	f7ff fff7 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
  APP_LCD_ExtPort_PinSet(2, 1); // J10B.D10
 8018a62:	2002      	movs	r0, #2
 8018a64:	2101      	movs	r1, #1
 8018a66:	f7ff fff3 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
  return 0; // no error
#else
# warning "APP_LCD_ExtPort_UpdateSRs not adapted for this MIOS32_FAMILY"
  return -1;
#endif
}
 8018a6a:	2000      	movs	r0, #0
 8018a6c:	bd08      	pop	{r3, pc}
	...

08018a70 <APP_LCD_GLCD_CS_Set>:
/////////////////////////////////////////////////////////////////////////////
// Sets the CS line of GLCDs with parallel port depending on X cursor position
// if "all" flag is set, commands are sent to all segments
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_GLCD_CS_Set(u8 all)
{
 8018a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // determine polarity of CS pins
  u8 level_active = (mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_KS0108) ? 1 : 0;
 8018a72:	4b14      	ldr	r3, [pc, #80]	; (8018ac4 <APP_LCD_GLCD_CS_Set+0x54>)
 8018a74:	7819      	ldrb	r1, [r3, #0]
 8018a76:	f1b1 0281 	subs.w	r2, r1, #129	; 0x81
 8018a7a:	4255      	negs	r5, r2
 8018a7c:	4155      	adcs	r5, r2
  u8 level_nonactive = level_active ? 0 : 1;
#if SED1520_POLLIN_WINTEK_WD_G1203T
  u8 segment_width = (mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SED1520) ? 61 : 64;
 8018a7e:	2986      	cmp	r1, #134	; 0x86
 8018a80:	bf14      	ite	ne
 8018a82:	2440      	movne	r4, #64	; 0x40
 8018a84:	243d      	moveq	r4, #61	; 0x3d
#else
  u8 segment_width = 64; // should be valid for KS0108 and SED1320 (although sometimes the controllers provide more columns)
#endif

  int cs;
  if( all ) {
 8018a86:	b140      	cbz	r0, 8018a9a <APP_LCD_GLCD_CS_Set+0x2a>
 8018a88:	2400      	movs	r4, #0
    // set all chip select lines
    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
      APP_LCD_ExtPort_PinSet(cs, level_active);
 8018a8a:	b2e0      	uxtb	r0, r4
 8018a8c:	4629      	mov	r1, r5
#endif

  int cs;
  if( all ) {
    // set all chip select lines
    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
 8018a8e:	3401      	adds	r4, #1
      APP_LCD_ExtPort_PinSet(cs, level_active);
 8018a90:	f7ff ffde 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
#endif

  int cs;
  if( all ) {
    // set all chip select lines
    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
 8018a94:	2c08      	cmp	r4, #8
 8018a96:	d1f8      	bne.n	8018a8a <APP_LCD_GLCD_CS_Set+0x1a>
 8018a98:	e011      	b.n	8018abe <APP_LCD_GLCD_CS_Set+0x4e>
      APP_LCD_ExtPort_PinSet(cs, level_active);
  } else {
    // set only one chip select line depending on X pos   
    u8 sel_cs = mios32_lcd_x / segment_width;
 8018a9a:	4f0b      	ldr	r7, [pc, #44]	; (8018ac8 <APP_LCD_GLCD_CS_Set+0x58>)
 8018a9c:	883b      	ldrh	r3, [r7, #0]
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_GLCD_CS_Set(u8 all)
{
  // determine polarity of CS pins
  u8 level_active = (mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_KS0108) ? 1 : 0;
  u8 level_nonactive = level_active ? 0 : 1;
 8018a9e:	f085 0601 	eor.w	r6, r5, #1
    // set all chip select lines
    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
      APP_LCD_ExtPort_PinSet(cs, level_active);
  } else {
    // set only one chip select line depending on X pos   
    u8 sel_cs = mios32_lcd_x / segment_width;
 8018aa2:	fb93 f7f4 	sdiv	r7, r3, r4

    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
 8018aa6:	4604      	mov	r4, r0
      APP_LCD_ExtPort_PinSet(cs, (cs == sel_cs) ? level_active : level_nonactive);
 8018aa8:	b2f9      	uxtb	r1, r7
 8018aaa:	428c      	cmp	r4, r1
 8018aac:	bf14      	ite	ne
 8018aae:	4631      	movne	r1, r6
 8018ab0:	4629      	moveq	r1, r5
 8018ab2:	b2e0      	uxtb	r0, r4
      APP_LCD_ExtPort_PinSet(cs, level_active);
  } else {
    // set only one chip select line depending on X pos   
    u8 sel_cs = mios32_lcd_x / segment_width;

    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
 8018ab4:	3401      	adds	r4, #1
      APP_LCD_ExtPort_PinSet(cs, (cs == sel_cs) ? level_active : level_nonactive);
 8018ab6:	f7ff ffcb 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
      APP_LCD_ExtPort_PinSet(cs, level_active);
  } else {
    // set only one chip select line depending on X pos   
    u8 sel_cs = mios32_lcd_x / segment_width;

    for(cs=0; cs<APP_LCD_NUM_EXT_PINS; ++cs)
 8018aba:	2c08      	cmp	r4, #8
 8018abc:	d1f4      	bne.n	8018aa8 <APP_LCD_GLCD_CS_Set+0x38>
      APP_LCD_ExtPort_PinSet(cs, (cs == sel_cs) ? level_active : level_nonactive);
  }

  return 0; // no error
}
 8018abe:	2000      	movs	r0, #0
 8018ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ac2:	bf00      	nop
 8018ac4:	2000313a 	.word	0x2000313a
 8018ac8:	2000314c 	.word	0x2000314c

08018acc <APP_LCD_ExtPort_Init>:
# warning "APP_LCD_NUM_EXT_PINS not adapted for this MIOS32_FAMILY"
# define APP_LCD_NUM_EXT_PINS 0
#endif

// pin initialisation
inline static s32 APP_LCD_ExtPort_Init(void) {
 8018acc:	b510      	push	{r4, lr}
 8018ace:	2408      	movs	r4, #8
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int pin;
  for(pin=0; pin<APP_LCD_NUM_EXT_PINS; ++pin) {
    MIOS32_BOARD_J10_PinInit(pin + 8, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8018ad0:	4620      	mov	r0, r4
 8018ad2:	3401      	adds	r4, #1
 8018ad4:	2105      	movs	r1, #5
 8018ad6:	b2e4      	uxtb	r4, r4
 8018ad8:	f7fa faea 	bl	80130b0 <MIOS32_BOARD_J10_PinInit>
    MIOS32_BOARD_J5_PinInit(pin + 8, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int pin;
  for(pin=0; pin<APP_LCD_NUM_EXT_PINS; ++pin) {
 8018adc:	2c10      	cmp	r4, #16
 8018ade:	d1f7      	bne.n	8018ad0 <APP_LCD_ExtPort_Init+0x4>
  return 0; // no error
#else
# warning "APP_LCD_ExtPort_Init not adapted for this MIOS32_FAMILY"
  return -1;
#endif
}
 8018ae0:	2000      	movs	r0, #0
 8018ae2:	bd10      	pop	{r4, pc}

08018ae4 <APP_LCD_SERGLCD_CS_Init>:
// - 8 CS lines are available at J15
// - additional lines are available at the extension IO port
//   (either directly, or via DOUT shift register)
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_SERGLCD_CS_Init(void)
{
 8018ae4:	b510      	push	{r4, lr}
  int num_lcds = mios32_lcd_parameters.num_x * mios32_lcd_parameters.num_y;
 8018ae6:	4b0b      	ldr	r3, [pc, #44]	; (8018b14 <APP_LCD_SERGLCD_CS_Init+0x30>)
 8018ae8:	785c      	ldrb	r4, [r3, #1]
 8018aea:	7898      	ldrb	r0, [r3, #2]
 8018aec:	fb14 f400 	smulbb	r4, r4, r0

  if( num_lcds > 8 ) {
 8018af0:	2c08      	cmp	r4, #8
 8018af2:	dd01      	ble.n	8018af8 <APP_LCD_SERGLCD_CS_Init+0x14>
    APP_LCD_ExtPort_Init();
 8018af4:	f7ff ffea 	bl	8018acc <APP_LCD_ExtPort_Init>
  }

  display_available |= (1 << num_lcds)-1;
 8018af8:	4907      	ldr	r1, [pc, #28]	; (8018b18 <APP_LCD_SERGLCD_CS_Init+0x34>)
 8018afa:	2201      	movs	r2, #1
 8018afc:	fa02 f304 	lsl.w	r3, r2, r4
 8018b00:	1e5c      	subs	r4, r3, #1
 8018b02:	e9d1 2300 	ldrd	r2, r3, [r1]
 8018b06:	4322      	orrs	r2, r4
 8018b08:	ea43 73e4 	orr.w	r3, r3, r4, asr #31
 8018b0c:	e9c1 2300 	strd	r2, r3, [r1]

  return 0; // no error
}
 8018b10:	2000      	movs	r0, #0
 8018b12:	bd10      	pop	{r4, pc}
 8018b14:	2000313a 	.word	0x2000313a
 8018b18:	200005e0 	.word	0x200005e0

08018b1c <APP_LCD_ExtPort_SerDataShift.part.0>:
  return -1;
#endif
}

// serial data shift
inline static s32 APP_LCD_ExtPort_SerDataShift(u8 data, u8 lsb_first) {
 8018b1c:	2108      	movs	r1, #8
 8018b1e:	4b0b      	ldr	r3, [pc, #44]	; (8018b4c <APP_LCD_ExtPort_SerDataShift.part.0+0x30>)
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int i;
  if( lsb_first ) {
    for(i=0; i<8; ++i, data >>= 1) {
      MIOS32_SYS_STM_PINSET(GPIOC, GPIO_Pin_13, data & 1); // J10B.D8 = ser
 8018b20:	f010 0f01 	tst.w	r0, #1
 8018b24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8018b28:	bf14      	ite	ne
 8018b2a:	831a      	strhne	r2, [r3, #24]
 8018b2c:	835a      	strheq	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // J10B.D9 = 0 (Clk)
 8018b2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int i;
  if( lsb_first ) {
    for(i=0; i<8; ++i, data >>= 1) {
 8018b32:	0840      	lsrs	r0, r0, #1
 8018b34:	3901      	subs	r1, #1
      MIOS32_SYS_STM_PINSET(GPIOC, GPIO_Pin_13, data & 1); // J10B.D8 = ser
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // J10B.D9 = 0 (Clk)
 8018b36:	835a      	strh	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b38:	835a      	strh	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b3a:	835a      	strh	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b3c:	835a      	strh	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b3e:	835a      	strh	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // J10B.D9 = 1 (Clk)
 8018b40:	831a      	strh	r2, [r3, #24]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
 8018b42:	831a      	strh	r2, [r3, #24]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
 8018b44:	831a      	strh	r2, [r3, #24]
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int i;
  if( lsb_first ) {
    for(i=0; i<8; ++i, data >>= 1) {
 8018b46:	d1ea      	bne.n	8018b1e <APP_LCD_ExtPort_SerDataShift.part.0+0x2>
  return 0; // no error
#else
# warning "APP_LCD_ExtPort_SerDataShift not adapted for this MIOS32_FAMILY"
  return -1;
#endif
}
 8018b48:	4770      	bx	lr
 8018b4a:	bf00      	nop
 8018b4c:	40020800 	.word	0x40020800

08018b50 <APP_LCD_ExtPort_SerDataShift>:
  return -1;
#endif
}

// serial data shift
inline static s32 APP_LCD_ExtPort_SerDataShift(u8 data, u8 lsb_first) {
 8018b50:	b510      	push	{r4, lr}
 8018b52:	4604      	mov	r4, r0
    }
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int i;
  if( lsb_first ) {
 8018b54:	b111      	cbz	r1, 8018b5c <APP_LCD_ExtPort_SerDataShift+0xc>
 8018b56:	f7ff ffe1 	bl	8018b1c <APP_LCD_ExtPort_SerDataShift.part.0>
 8018b5a:	e016      	b.n	8018b8a <APP_LCD_ExtPort_SerDataShift+0x3a>
 8018b5c:	2108      	movs	r1, #8
 8018b5e:	4b0c      	ldr	r3, [pc, #48]	; (8018b90 <APP_LCD_ExtPort_SerDataShift+0x40>)
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
    }
  } else {
    for(i=0; i<8; ++i, data <<= 1) {
      MIOS32_SYS_STM_PINSET(GPIOC, GPIO_Pin_13, data & 0x80); // J10B.D8 = ser
 8018b60:	f014 0f80 	tst.w	r4, #128	; 0x80
 8018b64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8018b68:	bf14      	ite	ne
 8018b6a:	831a      	strhne	r2, [r3, #24]
 8018b6c:	835a      	strheq	r2, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // J10B.D9 = 0 (Clk)
 8018b6e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // J10B.D9 = 1 (Clk)
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
    }
  } else {
    for(i=0; i<8; ++i, data <<= 1) {
 8018b72:	0064      	lsls	r4, r4, #1
 8018b74:	3901      	subs	r1, #1
      MIOS32_SYS_STM_PINSET(GPIOC, GPIO_Pin_13, data & 0x80); // J10B.D8 = ser
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // J10B.D9 = 0 (Clk)
 8018b76:	8358      	strh	r0, [r3, #26]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // J10B.D9 = 1 (Clk)
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
    }
  } else {
    for(i=0; i<8; ++i, data <<= 1) {
 8018b78:	b2e4      	uxtb	r4, r4
      MIOS32_SYS_STM_PINSET(GPIOC, GPIO_Pin_13, data & 0x80); // J10B.D8 = ser
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // J10B.D9 = 0 (Clk)
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b7a:	8358      	strh	r0, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b7c:	8358      	strh	r0, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b7e:	8358      	strh	r0, [r3, #26]
      MIOS32_SYS_STM_PINSET_0(GPIOC, GPIO_Pin_14); // stretch
 8018b80:	8358      	strh	r0, [r3, #26]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // J10B.D9 = 1 (Clk)
 8018b82:	8318      	strh	r0, [r3, #24]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
 8018b84:	8318      	strh	r0, [r3, #24]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
 8018b86:	8318      	strh	r0, [r3, #24]
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // J10B.D9 = 1 (Clk)
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
      MIOS32_SYS_STM_PINSET_1(GPIOC, GPIO_Pin_14); // stretch
    }
  } else {
    for(i=0; i<8; ++i, data <<= 1) {
 8018b88:	d1e9      	bne.n	8018b5e <APP_LCD_ExtPort_SerDataShift+0xe>
  return 0; // no error
#else
# warning "APP_LCD_ExtPort_SerDataShift not adapted for this MIOS32_FAMILY"
  return -1;
#endif
}
 8018b8a:	2000      	movs	r0, #0
 8018b8c:	bd10      	pop	{r4, pc}
 8018b8e:	bf00      	nop
 8018b90:	40020800 	.word	0x40020800

08018b94 <APP_LCD_E_Set>:

/////////////////////////////////////////////////////////////////////////////
// Sets the E (enable) line depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_E_Set(u8 value)
{
 8018b94:	b570      	push	{r4, r5, r6, lr}
  if( mios32_lcd_device < 2 ) {
 8018b96:	4b1d      	ldr	r3, [pc, #116]	; (8018c0c <APP_LCD_E_Set+0x78>)

/////////////////////////////////////////////////////////////////////////////
// Sets the E (enable) line depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_E_Set(u8 value)
{
 8018b98:	4601      	mov	r1, r0
  if( mios32_lcd_device < 2 ) {
 8018b9a:	7818      	ldrb	r0, [r3, #0]
 8018b9c:	2801      	cmp	r0, #1
 8018b9e:	d803      	bhi.n	8018ba8 <APP_LCD_E_Set+0x14>
    // update serial shift registers
    APP_LCD_ExtPort_UpdateSRs();
  }

  return 0; // no error
}
 8018ba0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
// Sets the E (enable) line depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_E_Set(u8 value)
{
  if( mios32_lcd_device < 2 ) {
    return MIOS32_BOARD_J15_E_Set(mios32_lcd_device, value);
 8018ba4:	f7fa bb98 	b.w	80132d8 <MIOS32_BOARD_J15_E_Set>
  }

  int num_additional_lcds = mios32_lcd_parameters.num_x * mios32_lcd_parameters.num_y - 2;
 8018ba8:	4a19      	ldr	r2, [pc, #100]	; (8018c10 <APP_LCD_E_Set+0x7c>)
 8018baa:	7893      	ldrb	r3, [r2, #2]
 8018bac:	7854      	ldrb	r4, [r2, #1]
 8018bae:	fb14 f203 	smulbb	r2, r4, r3
  if( num_additional_lcds < 0 )
 8018bb2:	1e93      	subs	r3, r2, #2
 8018bb4:	d426      	bmi.n	8018c04 <APP_LCD_E_Set+0x70>
    return -2; // E line not configured

  if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
 8018bb6:	2b08      	cmp	r3, #8
 8018bb8:	f1a0 0002 	sub.w	r0, r0, #2
 8018bbc:	dc03      	bgt.n	8018bc6 <APP_LCD_E_Set+0x32>
    // the extension pin lines are used as dedicated E pins
    APP_LCD_ExtPort_PinSet(mios32_lcd_device - 2, value);
 8018bbe:	b2c0      	uxtb	r0, r0
 8018bc0:	f7ff ff46 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
 8018bc4:	e01c      	b.n	8018c00 <APP_LCD_E_Set+0x6c>
  } else {
    if( num_additional_lcds >= (MAX_LCDS-2) )
      num_additional_lcds = MAX_LCDS-2; // saturate
 8018bc6:	2b3e      	cmp	r3, #62	; 0x3e
 8018bc8:	bfa8      	it	ge
 8018bca:	233e      	movge	r3, #62	; 0x3e
    int num_shifts = num_additional_lcds / 8;
 8018bcc:	10dc      	asrs	r4, r3, #3
    if( num_additional_lcds % 8 )
 8018bce:	075d      	lsls	r5, r3, #29
      ++num_shifts;
 8018bd0:	bf18      	it	ne
 8018bd2:	3401      	addne	r4, #1

    int selected_lcd = mios32_lcd_device - 2;
    int selected_lcd_sr = selected_lcd / 8;
 8018bd4:	10c6      	asrs	r6, r0, #3
    u8 selected_lcd_mask = value ? (1 << (selected_lcd % 8)) : 0;
 8018bd6:	b131      	cbz	r1, 8018be6 <APP_LCD_E_Set+0x52>
 8018bd8:	f000 0007 	and.w	r0, r0, #7
 8018bdc:	2501      	movs	r5, #1
 8018bde:	fa05 f500 	lsl.w	r5, r5, r0
 8018be2:	b2ed      	uxtb	r5, r5
 8018be4:	e000      	b.n	8018be8 <APP_LCD_E_Set+0x54>
 8018be6:	460d      	mov	r5, r1

    // shift data
    int i;
    for(i=num_shifts-1; i>=0; --i) {
 8018be8:	3c01      	subs	r4, #1
 8018bea:	42b4      	cmp	r4, r6
 8018bec:	bf0c      	ite	eq
 8018bee:	4628      	moveq	r0, r5
 8018bf0:	2000      	movne	r0, #0
 8018bf2:	f7ff ff93 	bl	8018b1c <APP_LCD_ExtPort_SerDataShift.part.0>
 8018bf6:	f114 34ff 	adds.w	r4, r4, #4294967295
 8018bfa:	d2f6      	bcs.n	8018bea <APP_LCD_E_Set+0x56>
      u8 data = (i == selected_lcd_sr) ? selected_lcd_mask : 0;
      APP_LCD_ExtPort_SerDataShift(data, 1);
    }

    // update serial shift registers
    APP_LCD_ExtPort_UpdateSRs();
 8018bfc:	f7ff ff2c 	bl	8018a58 <APP_LCD_ExtPort_UpdateSRs>
  }

  return 0; // no error
 8018c00:	2000      	movs	r0, #0
 8018c02:	bd70      	pop	{r4, r5, r6, pc}
    return MIOS32_BOARD_J15_E_Set(mios32_lcd_device, value);
  }

  int num_additional_lcds = mios32_lcd_parameters.num_x * mios32_lcd_parameters.num_y - 2;
  if( num_additional_lcds < 0 )
    return -2; // E line not configured
 8018c04:	f06f 0001 	mvn.w	r0, #1
    // update serial shift registers
    APP_LCD_ExtPort_UpdateSRs();
  }

  return 0; // no error
}
 8018c08:	bd70      	pop	{r4, r5, r6, pc}
 8018c0a:	bf00      	nop
 8018c0c:	2000017c 	.word	0x2000017c
 8018c10:	2000313a 	.word	0x2000313a

08018c14 <APP_LCD_PollUnbusy>:

/////////////////////////////////////////////////////////////////////////////
// Polls for unbusy depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_PollUnbusy(u32 time_out)
{
 8018c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if( mios32_lcd_device < 2 ) {
 8018c16:	4b1f      	ldr	r3, [pc, #124]	; (8018c94 <APP_LCD_PollUnbusy+0x80>)

/////////////////////////////////////////////////////////////////////////////
// Polls for unbusy depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_PollUnbusy(u32 time_out)
{
 8018c18:	4604      	mov	r4, r0
  if( mios32_lcd_device < 2 ) {
 8018c1a:	7818      	ldrb	r0, [r3, #0]
 8018c1c:	2801      	cmp	r0, #1
 8018c1e:	d804      	bhi.n	8018c2a <APP_LCD_PollUnbusy+0x16>
    return MIOS32_BOARD_J15_PollUnbusy(mios32_lcd_device, time_out);
 8018c20:	4621      	mov	r1, r4
  // timeout?
  if( poll_ctr == 0 )
    return -2; // timeout error

  return 0; // no error
}
 8018c22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
// Polls for unbusy depending on mios32_lcd_device
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_PollUnbusy(u32 time_out)
{
  if( mios32_lcd_device < 2 ) {
    return MIOS32_BOARD_J15_PollUnbusy(mios32_lcd_device, time_out);
 8018c26:	f7fa bb79 	b.w	801331c <MIOS32_BOARD_J15_PollUnbusy>
  }

  if( mios32_lcd_device >= MAX_LCDS )
 8018c2a:	283f      	cmp	r0, #63	; 0x3f
 8018c2c:	d902      	bls.n	8018c34 <APP_LCD_PollUnbusy+0x20>
    return -1; // LCD not supported
 8018c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8018c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  u32 poll_ctr;
  u32 delay_ctr;

  // select command register (RS=0)
  MIOS32_BOARD_J15_RS_Set(0);
 8018c34:	2000      	movs	r0, #0
 8018c36:	f7fa fb37 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

  // enable pull-up
  MIOS32_BOARD_J15_D7InPullUpEnable(1);
 8018c3a:	2001      	movs	r0, #1
 8018c3c:	f7fa fb6c 	bl	8013318 <MIOS32_BOARD_J15_D7InPullUpEnable>

  // select read (will also disable output buffer of 74HC595)
  MIOS32_BOARD_J15_RW_Set(1);
 8018c40:	2001      	movs	r0, #1
 8018c42:	f7fa fb3d 	bl	80132c0 <MIOS32_BOARD_J15_RW_Set>

  // check if E pin is available
  if( APP_LCD_E_Set(1) < 0 )
 8018c46:	2001      	movs	r0, #1
 8018c48:	f7ff ffa4 	bl	8018b94 <APP_LCD_E_Set>
 8018c4c:	2800      	cmp	r0, #0
 8018c4e:	dbee      	blt.n	8018c2e <APP_LCD_PollUnbusy+0x1a>
 8018c50:	2600      	movs	r6, #0
    return -1; // LCD port not available

  // poll busy flag, timeout after 10 mS
  // each loop takes ca. 4 uS @ 72MHz, this has to be considered when defining the time_out value
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
 8018c52:	b19c      	cbz	r4, 8018c7c <APP_LCD_PollUnbusy+0x68>
    APP_LCD_E_Set(1);
 8018c54:	2001      	movs	r0, #1
 8018c56:	f7ff ff9d 	bl	8018b94 <APP_LCD_E_Set>
 8018c5a:	250a      	movs	r5, #10

    // due to slow slope we should wait at least for 1 uS
    for(delay_ctr=0; delay_ctr<10; ++delay_ctr)
      MIOS32_BOARD_J15_RW_Set(1);
 8018c5c:	2001      	movs	r0, #1
 8018c5e:	f7fa fb2f 	bl	80132c0 <MIOS32_BOARD_J15_RW_Set>
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
    APP_LCD_E_Set(1);

    // due to slow slope we should wait at least for 1 uS
    for(delay_ctr=0; delay_ctr<10; ++delay_ctr)
 8018c62:	3d01      	subs	r5, #1
 8018c64:	d1fa      	bne.n	8018c5c <APP_LCD_PollUnbusy+0x48>
      MIOS32_BOARD_J15_RW_Set(1);

    u32 busy = MIOS32_BOARD_J15_GetD7In();
 8018c66:	f7fa fb4f 	bl	8013308 <MIOS32_BOARD_J15_GetD7In>
 8018c6a:	4607      	mov	r7, r0
    APP_LCD_E_Set(0);
 8018c6c:	4628      	mov	r0, r5
 8018c6e:	f7ff ff91 	bl	8018b94 <APP_LCD_E_Set>
    if( !busy && ++repeat_ctr >= 2)
 8018c72:	b90f      	cbnz	r7, 8018c78 <APP_LCD_PollUnbusy+0x64>
 8018c74:	b916      	cbnz	r6, 8018c7c <APP_LCD_PollUnbusy+0x68>
 8018c76:	2601      	movs	r6, #1
    return -1; // LCD port not available

  // poll busy flag, timeout after 10 mS
  // each loop takes ca. 4 uS @ 72MHz, this has to be considered when defining the time_out value
  u32 repeat_ctr = 0;
  for(poll_ctr=time_out; poll_ctr>0; --poll_ctr) {
 8018c78:	3c01      	subs	r4, #1
 8018c7a:	e7ea      	b.n	8018c52 <APP_LCD_PollUnbusy+0x3e>
    // TODO: not understood yet: I've a particular LCD which sporadically flags unbusy on a STM32F4
    //       during the first poll, but busy on following polls until it's really unbusy
  }

  // disable pull-up
  MIOS32_BOARD_J15_D7InPullUpEnable(0);
 8018c7c:	2000      	movs	r0, #0
 8018c7e:	f7fa fb4b 	bl	8013318 <MIOS32_BOARD_J15_D7InPullUpEnable>

  // deselect read (output buffers of 74HC595 enabled again)
  MIOS32_BOARD_J15_RW_Set(0);
 8018c82:	2000      	movs	r0, #0
 8018c84:	f7fa fb1c 	bl	80132c0 <MIOS32_BOARD_J15_RW_Set>

  // timeout?
  if( poll_ctr == 0 )
    return -2; // timeout error
 8018c88:	2c00      	cmp	r4, #0
 8018c8a:	bf14      	ite	ne
 8018c8c:	2000      	movne	r0, #0
 8018c8e:	f06f 0001 	mvneq.w	r0, #1

  return 0; // no error
}
 8018c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c94:	2000017c 	.word	0x2000017c

08018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>:

/////////////////////////////////////////////////////////////////////////////
// Sets the CS line of a serial GLCDs depending on mios32_lcd_device
// if "all" flag is set, commands are sent to all segments
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_SERGLCD_CS_Set(u8 value, u8 all)
 8018c98:	b570      	push	{r4, r5, r6, lr}
{
  // alternative pinning option for applications which want to access CLCD and SER LCDs
  if( lcd_alt_pinning ) {
 8018c9a:	4b48      	ldr	r3, [pc, #288]	; (8018dbc <APP_LCD_SERGLCD_CS_Set.constprop.2+0x124>)
 8018c9c:	781e      	ldrb	r6, [r3, #0]

/////////////////////////////////////////////////////////////////////////////
// Sets the CS line of a serial GLCDs depending on mios32_lcd_device
// if "all" flag is set, commands are sent to all segments
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_SERGLCD_CS_Set(u8 value, u8 all)
 8018c9e:	4605      	mov	r5, r0
{
  // alternative pinning option for applications which want to access CLCD and SER LCDs
  if( lcd_alt_pinning ) {
 8018ca0:	b1fe      	cbz	r6, 8018ce2 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x4a>
    u8 level_active = 0;
    u8 level_nonactive = 1;

    int cs;
    if( all ) {
 8018ca2:	b180      	cbz	r0, 8018cc6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x2e>
// set alternative pin directly
inline static s32 APP_LCD_ExtPort_AltPinCsSet(u8 pin, u8 value) {
#if defined(MIOS32_FAMILY_STM32F10x)
  return MIOS32_BOARD_J5_PinSet(pin + 0, value); // J5A.A0..A3
#elif defined(MIOS32_FAMILY_STM32F4xx)
  return MIOS32_BOARD_J10_PinSet(pin + 12, value); // J10B.D12..D15
 8018ca4:	2100      	movs	r1, #0
 8018ca6:	200c      	movs	r0, #12
 8018ca8:	f7fa fa26 	bl	80130f8 <MIOS32_BOARD_J10_PinSet>
 8018cac:	2100      	movs	r1, #0
 8018cae:	200d      	movs	r0, #13
 8018cb0:	f7fa fa22 	bl	80130f8 <MIOS32_BOARD_J10_PinSet>
 8018cb4:	2100      	movs	r1, #0
 8018cb6:	200e      	movs	r0, #14
 8018cb8:	f7fa fa1e 	bl	80130f8 <MIOS32_BOARD_J10_PinSet>
 8018cbc:	200f      	movs	r0, #15
 8018cbe:	2100      	movs	r1, #0
 8018cc0:	f7fa fa1a 	bl	80130f8 <MIOS32_BOARD_J10_PinSet>
 8018cc4:	e077      	b.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
      for(cs=0; cs<4; ++cs)
	APP_LCD_ExtPort_AltPinCsSet(cs, level_active);
    } else {
      // set only CS of GLCD which is selected with mios32_lcd_device
      for(cs=0; cs<4; ++cs)
	APP_LCD_ExtPort_AltPinCsSet(cs, (cs == mios32_lcd_device) ? level_active : level_nonactive);
 8018cc6:	493e      	ldr	r1, [pc, #248]	; (8018dc0 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x128>)
 8018cc8:	780a      	ldrb	r2, [r1, #0]

/////////////////////////////////////////////////////////////////////////////
// Sets the CS line of a serial GLCDs depending on mios32_lcd_device
// if "all" flag is set, commands are sent to all segments
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_SERGLCD_CS_Set(u8 value, u8 all)
 8018cca:	f105 000c 	add.w	r0, r5, #12
// set alternative pin directly
inline static s32 APP_LCD_ExtPort_AltPinCsSet(u8 pin, u8 value) {
#if defined(MIOS32_FAMILY_STM32F10x)
  return MIOS32_BOARD_J5_PinSet(pin + 0, value); // J5A.A0..A3
#elif defined(MIOS32_FAMILY_STM32F4xx)
  return MIOS32_BOARD_J10_PinSet(pin + 12, value); // J10B.D12..D15
 8018cce:	1aa9      	subs	r1, r5, r2
 8018cd0:	bf18      	it	ne
 8018cd2:	2101      	movne	r1, #1
 8018cd4:	b2c0      	uxtb	r0, r0
      // set all chip select lines
      for(cs=0; cs<4; ++cs)
	APP_LCD_ExtPort_AltPinCsSet(cs, level_active);
    } else {
      // set only CS of GLCD which is selected with mios32_lcd_device
      for(cs=0; cs<4; ++cs)
 8018cd6:	3501      	adds	r5, #1
// set alternative pin directly
inline static s32 APP_LCD_ExtPort_AltPinCsSet(u8 pin, u8 value) {
#if defined(MIOS32_FAMILY_STM32F10x)
  return MIOS32_BOARD_J5_PinSet(pin + 0, value); // J5A.A0..A3
#elif defined(MIOS32_FAMILY_STM32F4xx)
  return MIOS32_BOARD_J10_PinSet(pin + 12, value); // J10B.D12..D15
 8018cd8:	f7fa fa0e 	bl	80130f8 <MIOS32_BOARD_J10_PinSet>
      // set all chip select lines
      for(cs=0; cs<4; ++cs)
	APP_LCD_ExtPort_AltPinCsSet(cs, level_active);
    } else {
      // set only CS of GLCD which is selected with mios32_lcd_device
      for(cs=0; cs<4; ++cs)
 8018cdc:	2d04      	cmp	r5, #4
 8018cde:	d1f2      	bne.n	8018cc6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x2e>
 8018ce0:	e069      	b.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
	APP_LCD_ExtPort_AltPinCsSet(cs, (cs == mios32_lcd_device) ? level_active : level_nonactive);
    }
  } else {

    int num_additional_lcds = mios32_lcd_parameters.num_x * mios32_lcd_parameters.num_y - 8;
 8018ce2:	4838      	ldr	r0, [pc, #224]	; (8018dc4 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x12c>)
 8018ce4:	4b38      	ldr	r3, [pc, #224]	; (8018dc8 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x130>)
 8018ce6:	7844      	ldrb	r4, [r0, #1]
 8018ce8:	7881      	ldrb	r1, [r0, #2]
 8018cea:	fb14 f401 	smulbb	r4, r4, r1
 8018cee:	3c08      	subs	r4, #8
    if( num_additional_lcds >= (MAX_LCDS-8) )
      num_additional_lcds = (MAX_LCDS-8);
 8018cf0:	2c38      	cmp	r4, #56	; 0x38
 8018cf2:	bfa8      	it	ge
 8018cf4:	2438      	movge	r4, #56	; 0x38

    // Note: assume that CS lines are low-active!
    if( all ) {
 8018cf6:	b305      	cbz	r5, 8018d3a <APP_LCD_SERGLCD_CS_Set.constprop.2+0xa2>
      if( prev_glcd_selection != 0xff ) {
 8018cf8:	7818      	ldrb	r0, [r3, #0]
 8018cfa:	28ff      	cmp	r0, #255	; 0xff
 8018cfc:	d05b      	beq.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
	prev_glcd_selection = 0xff;
 8018cfe:	22ff      	movs	r2, #255	; 0xff
	MIOS32_BOARD_J15_DataSet(value ? 0x00 : 0xff);
 8018d00:	4630      	mov	r0, r6
      num_additional_lcds = (MAX_LCDS-8);

    // Note: assume that CS lines are low-active!
    if( all ) {
      if( prev_glcd_selection != 0xff ) {
	prev_glcd_selection = 0xff;
 8018d02:	701a      	strb	r2, [r3, #0]
	MIOS32_BOARD_J15_DataSet(value ? 0x00 : 0xff);
 8018d04:	f7fa fa7a 	bl	80131fc <MIOS32_BOARD_J15_DataSet>

	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
 8018d08:	2c08      	cmp	r4, #8
 8018d0a:	dc08      	bgt.n	8018d1e <APP_LCD_SERGLCD_CS_Set.constprop.2+0x86>
 8018d0c:	4635      	mov	r5, r6
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
 8018d0e:	42a5      	cmp	r5, r4
 8018d10:	da51      	bge.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
	    APP_LCD_ExtPort_PinSet(i, value ? 0 : 1);
 8018d12:	b2e8      	uxtb	r0, r5
 8018d14:	2100      	movs	r1, #0
 8018d16:	f7ff fe9b 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
	prev_glcd_selection = 0xff;
	MIOS32_BOARD_J15_DataSet(value ? 0x00 : 0xff);

	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
 8018d1a:	3501      	adds	r5, #1
 8018d1c:	e7f7      	b.n	8018d0e <APP_LCD_SERGLCD_CS_Set.constprop.2+0x76>
	    APP_LCD_ExtPort_PinSet(i, value ? 0 : 1);
	} else {
	  int num_shifts = num_additional_lcds / 8;
 8018d1e:	10e3      	asrs	r3, r4, #3
	  if( num_additional_lcds % 8 )
 8018d20:	0762      	lsls	r2, r4, #29
	    ++num_shifts;
 8018d22:	bf18      	it	ne
 8018d24:	3301      	addne	r3, #1

	  // shift data
	  int i;
	  for(i=num_shifts-1; i>=0; --i) {
 8018d26:	1e5c      	subs	r4, r3, #1
 8018d28:	2000      	movs	r0, #0
 8018d2a:	f7ff fef7 	bl	8018b1c <APP_LCD_ExtPort_SerDataShift.part.0>
 8018d2e:	f114 34ff 	adds.w	r4, r4, #4294967295
 8018d32:	d2f9      	bcs.n	8018d28 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x90>
	    APP_LCD_ExtPort_SerDataShift(value ? 0x00 : 0xff, 1);
	  }

	  // update serial shift registers
	  APP_LCD_ExtPort_UpdateSRs();
 8018d34:	f7ff fe90 	bl	8018a58 <APP_LCD_ExtPort_UpdateSRs>
 8018d38:	e03d      	b.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
	}
      }
    } else {
      if( prev_glcd_selection != mios32_lcd_device ) {
 8018d3a:	4a21      	ldr	r2, [pc, #132]	; (8018dc0 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x128>)
 8018d3c:	7819      	ldrb	r1, [r3, #0]
 8018d3e:	7810      	ldrb	r0, [r2, #0]
 8018d40:	4281      	cmp	r1, r0
 8018d42:	d038      	beq.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>
	prev_glcd_selection = mios32_lcd_device;
	u32 mask = value ? ~(1 << mios32_lcd_device) : 0xffffffff;
 8018d44:	2601      	movs	r6, #1
	  APP_LCD_ExtPort_UpdateSRs();
	}
      }
    } else {
      if( prev_glcd_selection != mios32_lcd_device ) {
	prev_glcd_selection = mios32_lcd_device;
 8018d46:	7018      	strb	r0, [r3, #0]
	u32 mask = value ? ~(1 << mios32_lcd_device) : 0xffffffff;
 8018d48:	fa06 f300 	lsl.w	r3, r6, r0
 8018d4c:	43de      	mvns	r6, r3

	MIOS32_BOARD_J15_DataSet(mask);
 8018d4e:	b2f0      	uxtb	r0, r6
 8018d50:	f7fa fa54 	bl	80131fc <MIOS32_BOARD_J15_DataSet>

	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
 8018d54:	2c08      	cmp	r4, #8
 8018d56:	dc0c      	bgt.n	8018d72 <APP_LCD_SERGLCD_CS_Set.constprop.2+0xda>
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
 8018d58:	42a5      	cmp	r5, r4
 8018d5a:	da2c      	bge.n	8018db6 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x11e>

/////////////////////////////////////////////////////////////////////////////
// Sets the CS line of a serial GLCDs depending on mios32_lcd_device
// if "all" flag is set, commands are sent to all segments
/////////////////////////////////////////////////////////////////////////////
static s32 APP_LCD_SERGLCD_CS_Set(u8 value, u8 all)
 8018d5c:	f105 0208 	add.w	r2, r5, #8
	MIOS32_BOARD_J15_DataSet(mask);

	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
	    APP_LCD_ExtPort_PinSet(i, (mask >> (8+i)) & 1);
 8018d60:	fa26 f102 	lsr.w	r1, r6, r2
 8018d64:	b2e8      	uxtb	r0, r5
 8018d66:	f001 0101 	and.w	r1, r1, #1
 8018d6a:	f7ff fe71 	bl	8018a50 <APP_LCD_ExtPort_PinSet>

	MIOS32_BOARD_J15_DataSet(mask);

	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
 8018d6e:	3501      	adds	r5, #1
 8018d70:	e7f2      	b.n	8018d58 <APP_LCD_SERGLCD_CS_Set.constprop.2+0xc0>
	} else {
	  int num_shifts = num_additional_lcds / 8;
	  if( num_additional_lcds % 8 )
	    ++num_shifts;

	  int selected_lcd = mios32_lcd_device - 8;
 8018d72:	4d13      	ldr	r5, [pc, #76]	; (8018dc0 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x128>)
	if( num_additional_lcds <= APP_LCD_NUM_EXT_PINS ) {
	  int i;
	  for(i=0; i<num_additional_lcds; ++i)
	    APP_LCD_ExtPort_PinSet(i, (mask >> (8+i)) & 1);
	} else {
	  int num_shifts = num_additional_lcds / 8;
 8018d74:	10e2      	asrs	r2, r4, #3
	  if( num_additional_lcds % 8 )
 8018d76:	0766      	lsls	r6, r4, #29
	    ++num_shifts;

	  int selected_lcd = mios32_lcd_device - 8;
 8018d78:	782c      	ldrb	r4, [r5, #0]
	  for(i=0; i<num_additional_lcds; ++i)
	    APP_LCD_ExtPort_PinSet(i, (mask >> (8+i)) & 1);
	} else {
	  int num_shifts = num_additional_lcds / 8;
	  if( num_additional_lcds % 8 )
	    ++num_shifts;
 8018d7a:	bf18      	it	ne
 8018d7c:	3201      	addne	r2, #1

	  int selected_lcd = mios32_lcd_device - 8;
 8018d7e:	3c08      	subs	r4, #8
	  int selected_lcd_sr = selected_lcd / 8;
 8018d80:	2008      	movs	r0, #8
 8018d82:	fb94 f6f0 	sdiv	r6, r4, r0
	  u8 selected_lcd_mask = value ? ~(1 << (selected_lcd % 8)) : 0xff;
 8018d86:	4811      	ldr	r0, [pc, #68]	; (8018dcc <APP_LCD_SERGLCD_CS_Set.constprop.2+0x134>)
 8018d88:	4020      	ands	r0, r4
 8018d8a:	2800      	cmp	r0, #0
 8018d8c:	da03      	bge.n	8018d96 <APP_LCD_SERGLCD_CS_Set.constprop.2+0xfe>
 8018d8e:	1e41      	subs	r1, r0, #1
 8018d90:	f061 0307 	orn	r3, r1, #7
 8018d94:	1c58      	adds	r0, r3, #1
 8018d96:	2501      	movs	r5, #1
 8018d98:	fa05 f500 	lsl.w	r5, r5, r0
 8018d9c:	43ec      	mvns	r4, r5
 8018d9e:	b2e5      	uxtb	r5, r4

	  // shift data
	  int i;
	  for(i=num_shifts-1; i>=0; --i) {
 8018da0:	1e54      	subs	r4, r2, #1
 8018da2:	42b4      	cmp	r4, r6
 8018da4:	bf0c      	ite	eq
 8018da6:	4628      	moveq	r0, r5
 8018da8:	20ff      	movne	r0, #255	; 0xff
 8018daa:	f7ff feb7 	bl	8018b1c <APP_LCD_ExtPort_SerDataShift.part.0>
 8018dae:	f114 34ff 	adds.w	r4, r4, #4294967295
 8018db2:	d2f6      	bcs.n	8018da2 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x10a>
 8018db4:	e7be      	b.n	8018d34 <APP_LCD_SERGLCD_CS_Set.constprop.2+0x9c>
      }
    }
  }

  return 0; // no error
}
 8018db6:	2000      	movs	r0, #0
 8018db8:	bd70      	pop	{r4, r5, r6, pc}
 8018dba:	bf00      	nop
 8018dbc:	200005e8 	.word	0x200005e8
 8018dc0:	2000017c 	.word	0x2000017c
 8018dc4:	2000313a 	.word	0x2000313a
 8018dc8:	20000060 	.word	0x20000060
 8018dcc:	80000007 	.word	0x80000007

08018dd0 <APP_LCD_Cmd>:
// Sends command byte to LCD
// IN: command byte in <cmd>
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Cmd(u8 cmd)
{
 8018dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if( lcd_testmode )
 8018dd4:	4b46      	ldr	r3, [pc, #280]	; (8018ef0 <APP_LCD_Cmd+0x120>)
 8018dd6:	781f      	ldrb	r7, [r3, #0]
// Sends command byte to LCD
// IN: command byte in <cmd>
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Cmd(u8 cmd)
{
 8018dd8:	4606      	mov	r6, r0
  if( lcd_testmode )
 8018dda:	2f00      	cmp	r7, #0
 8018ddc:	f040 8084 	bne.w	8018ee8 <APP_LCD_Cmd+0x118>
    return -1; // direct access disabled in testmode

  // check if if display already has been disabled
  if( !(display_available & (1ULL << mios32_lcd_device)) )
 8018de0:	4844      	ldr	r0, [pc, #272]	; (8018ef4 <APP_LCD_Cmd+0x124>)
 8018de2:	4945      	ldr	r1, [pc, #276]	; (8018ef8 <APP_LCD_Cmd+0x128>)
 8018de4:	f890 8000 	ldrb.w	r8, [r0]
 8018de8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018dec:	4642      	mov	r2, r8
 8018dee:	f001 fa95 	bl	801a31c <__aeabi_llsr>
 8018df2:	2401      	movs	r4, #1
 8018df4:	2500      	movs	r5, #0
 8018df6:	4020      	ands	r0, r4
 8018df8:	4029      	ands	r1, r5
 8018dfa:	ea50 0301 	orrs.w	r3, r0, r1
 8018dfe:	d073      	beq.n	8018ee8 <APP_LCD_Cmd+0x118>
    return -1;

  switch( mios32_lcd_parameters.lcd_type ) {
 8018e00:	4a3e      	ldr	r2, [pc, #248]	; (8018efc <APP_LCD_Cmd+0x12c>)
 8018e02:	7813      	ldrb	r3, [r2, #0]
 8018e04:	337f      	adds	r3, #127	; 0x7f
 8018e06:	b2d8      	uxtb	r0, r3
 8018e08:	2805      	cmp	r0, #5
 8018e0a:	d845      	bhi.n	8018e98 <APP_LCD_Cmd+0xc8>
 8018e0c:	b25d      	sxtb	r5, r3
 8018e0e:	2401      	movs	r4, #1
 8018e10:	fa04 f105 	lsl.w	r1, r4, r5
 8018e14:	f011 0523 	ands.w	r5, r1, #35	; 0x23
 8018e18:	d10e      	bne.n	8018e38 <APP_LCD_Cmd+0x68>
 8018e1a:	f011 0718 	ands.w	r7, r1, #24
 8018e1e:	d123      	bne.n	8018e68 <APP_LCD_Cmd+0x98>
 8018e20:	0749      	lsls	r1, r1, #29
 8018e22:	d539      	bpl.n	8018e98 <APP_LCD_Cmd+0xc8>
    return 0; // no error
  } break;

  case MIOS32_LCD_TYPE_GLCD_DOG: {
    // select all LCDs
    APP_LCD_SERGLCD_CS_Set(1, 1);
 8018e24:	4620      	mov	r0, r4
 8018e26:	f7ff ff37 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>
    MIOS32_BOARD_J15_RS_Set(0); // RS pin used to control A0
 8018e2a:	4638      	mov	r0, r7
 8018e2c:	f7fa fa3c 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

    // send command
    MIOS32_BOARD_J15_SerDataShift(cmd);
 8018e30:	4630      	mov	r0, r6
 8018e32:	f7fa fa05 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>
 8018e36:	e054      	b.n	8018ee2 <APP_LCD_Cmd+0x112>
  case MIOS32_LCD_TYPE_GLCD_KS0108:
  case MIOS32_LCD_TYPE_GLCD_KS0108_INVCS:
  case MIOS32_LCD_TYPE_GLCD_SED1520: {

    // due to historical reasons currently only two devices provided, they are spreaded over multiple CS lines
    if( mios32_lcd_device >= 2 )
 8018e38:	f1b8 0f01 	cmp.w	r8, #1
 8018e3c:	d854      	bhi.n	8018ee8 <APP_LCD_Cmd+0x118>
      return -1;

    // determine chip select line(s)
    APP_LCD_GLCD_CS_Set(0); // select display depending on current X position
 8018e3e:	4638      	mov	r0, r7
 8018e40:	f7ff fe16 	bl	8018a70 <APP_LCD_GLCD_CS_Set>

    // wait until LCD unbusy, exit on error (timeout)
    if( APP_LCD_PollUnbusy(10000) < 0 ) {
 8018e44:	f242 7010 	movw	r0, #10000	; 0x2710
 8018e48:	f7ff fee4 	bl	8018c14 <APP_LCD_PollUnbusy>
#endif
      //return -2; // timeout
    }

    // select all displays
    APP_LCD_GLCD_CS_Set(1);
 8018e4c:	4620      	mov	r0, r4
 8018e4e:	f7ff fe0f 	bl	8018a70 <APP_LCD_GLCD_CS_Set>

    // write command
    MIOS32_BOARD_J15_DataSet(cmd);
 8018e52:	4630      	mov	r0, r6
 8018e54:	f7fa f9d2 	bl	80131fc <MIOS32_BOARD_J15_DataSet>
    MIOS32_BOARD_J15_RS_Set(0);
 8018e58:	4638      	mov	r0, r7
 8018e5a:	f7fa fa25 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>
    APP_LCD_E_Set(1);
 8018e5e:	4620      	mov	r0, r4
 8018e60:	f7ff fe98 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 8018e64:	4638      	mov	r0, r7
 8018e66:	e03a      	b.n	8018ede <APP_LCD_Cmd+0x10e>
  } break;

  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    // select all LCDs
    APP_LCD_SERGLCD_CS_Set(1, 1);
 8018e68:	4620      	mov	r0, r4
 8018e6a:	f7ff ff15 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>

    // alternative pinning option for applications which want to access CLCD and SER LCDs
    if( lcd_alt_pinning ) {
 8018e6e:	4a24      	ldr	r2, [pc, #144]	; (8018f00 <APP_LCD_Cmd+0x130>)
 8018e70:	7810      	ldrb	r0, [r2, #0]
 8018e72:	b140      	cbz	r0, 8018e86 <APP_LCD_Cmd+0xb6>
      APP_LCD_ExtPort_PinSet(2, 0); // DC
 8018e74:	4629      	mov	r1, r5
 8018e76:	2002      	movs	r0, #2
 8018e78:	f7ff fdea 	bl	8018a50 <APP_LCD_ExtPort_PinSet>

      // send data
      APP_LCD_ExtPort_SerDataShift(cmd, 0);
 8018e7c:	4630      	mov	r0, r6
 8018e7e:	4629      	mov	r1, r5
 8018e80:	f7ff fe66 	bl	8018b50 <APP_LCD_ExtPort_SerDataShift>
 8018e84:	e004      	b.n	8018e90 <APP_LCD_Cmd+0xc0>
    } else {
      MIOS32_BOARD_J15_RS_Set(0); // RS pin used to control DC
 8018e86:	f7fa fa0f 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

      MIOS32_BOARD_J15_SerDataShift(cmd);
 8018e8a:	4630      	mov	r0, r6
 8018e8c:	f7fa f9d8 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>

    return 0; // no error
  }
  }

  return -3; // not supported
 8018e90:	f06f 0002 	mvn.w	r0, #2
 8018e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  case MIOS32_LCD_TYPE_CLCD:
  case MIOS32_LCD_TYPE_CLCD_DOG:
  case MIOS32_LCD_TYPE_CLCD_PP:
  default: {
    // wait until LCD unbusy, exit on error (timeout)
    if( APP_LCD_PollUnbusy(10000) < 0 ) {
 8018e98:	f242 7010 	movw	r0, #10000	; 0x2710
 8018e9c:	f7ff feba 	bl	8018c14 <APP_LCD_PollUnbusy>
 8018ea0:	2800      	cmp	r0, #0
 8018ea2:	da12      	bge.n	8018eca <APP_LCD_Cmd+0xfa>
      // disable display
      display_available &= ~(1ULL << mios32_lcd_device);
 8018ea4:	4b13      	ldr	r3, [pc, #76]	; (8018ef4 <APP_LCD_Cmd+0x124>)
 8018ea6:	4c14      	ldr	r4, [pc, #80]	; (8018ef8 <APP_LCD_Cmd+0x128>)
 8018ea8:	781a      	ldrb	r2, [r3, #0]
 8018eaa:	2001      	movs	r0, #1
 8018eac:	2100      	movs	r1, #0
 8018eae:	f001 fa41 	bl	801a334 <__aeabi_llsl>
 8018eb2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018eb6:	ea22 0000 	bic.w	r0, r2, r0
 8018eba:	ea23 0101 	bic.w	r1, r3, r1
 8018ebe:	e9c4 0100 	strd	r0, r1, [r4]
#if DEBUG_VERBOSE_LEVEL >= 1
      MIOS32_MIDI_SendDebugMessage("[APP_LCD_Cmd] lost connection to LCD at E%d\n", mios32_lcd_device+1);
#endif
      return -2; // timeout
 8018ec2:	f06f 0001 	mvn.w	r0, #1
 8018ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }

    // write command
    MIOS32_BOARD_J15_DataSet(cmd);
 8018eca:	4630      	mov	r0, r6
 8018ecc:	f7fa f996 	bl	80131fc <MIOS32_BOARD_J15_DataSet>
    MIOS32_BOARD_J15_RS_Set(0);
 8018ed0:	2000      	movs	r0, #0
 8018ed2:	f7fa f9e9 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>
    APP_LCD_E_Set(1);
 8018ed6:	2001      	movs	r0, #1
 8018ed8:	f7ff fe5c 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 8018edc:	2000      	movs	r0, #0
 8018ede:	f7ff fe59 	bl	8018b94 <APP_LCD_E_Set>

    return 0; // no error
 8018ee2:	2000      	movs	r0, #0
 8018ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Cmd(u8 cmd)
{
  if( lcd_testmode )
    return -1; // direct access disabled in testmode
 8018ee8:	f04f 30ff 	mov.w	r0, #4294967295
    return 0; // no error
  }
  }

  return -3; // not supported
}
 8018eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ef0:	200005dd 	.word	0x200005dd
 8018ef4:	2000017c 	.word	0x2000017c
 8018ef8:	200005e0 	.word	0x200005e0
 8018efc:	2000313a 	.word	0x2000313a
 8018f00:	200005e8 	.word	0x200005e8

08018f04 <APP_LCD_Data>:
// Sends data byte to LCD
// IN: data byte in <data>
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Data(u8 data)
{
 8018f04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if( lcd_testmode )
 8018f08:	4b74      	ldr	r3, [pc, #464]	; (80190dc <APP_LCD_Data+0x1d8>)
 8018f0a:	781d      	ldrb	r5, [r3, #0]
// Sends data byte to LCD
// IN: data byte in <data>
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Data(u8 data)
{
 8018f0c:	4680      	mov	r8, r0
  if( lcd_testmode )
 8018f0e:	2d00      	cmp	r5, #0
 8018f10:	f040 80df 	bne.w	80190d2 <APP_LCD_Data+0x1ce>
    return -1; // direct access disabled in testmode

  // check if if display already has been disabled
  if( !(display_available & (1ULL << mios32_lcd_device)) )
 8018f14:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 80190f0 <APP_LCD_Data+0x1ec>
 8018f18:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 80190f4 <APP_LCD_Data+0x1f0>
 8018f1c:	f899 b000 	ldrb.w	fp, [r9]
 8018f20:	e9da 0100 	ldrd	r0, r1, [sl]
 8018f24:	465a      	mov	r2, fp
 8018f26:	f001 f9f9 	bl	801a31c <__aeabi_llsr>
 8018f2a:	2201      	movs	r2, #1
 8018f2c:	2300      	movs	r3, #0
 8018f2e:	4010      	ands	r0, r2
 8018f30:	4019      	ands	r1, r3
 8018f32:	ea50 0301 	orrs.w	r3, r0, r1
 8018f36:	f000 80cc 	beq.w	80190d2 <APP_LCD_Data+0x1ce>
    return -1;

  switch( mios32_lcd_parameters.lcd_type ) {
 8018f3a:	4c69      	ldr	r4, [pc, #420]	; (80190e0 <APP_LCD_Data+0x1dc>)
 8018f3c:	7820      	ldrb	r0, [r4, #0]
 8018f3e:	307f      	adds	r0, #127	; 0x7f
 8018f40:	b2c1      	uxtb	r1, r0
 8018f42:	2905      	cmp	r1, #5
 8018f44:	f200 809d 	bhi.w	8019082 <APP_LCD_Data+0x17e>
 8018f48:	b247      	sxtb	r7, r0
 8018f4a:	2601      	movs	r6, #1
 8018f4c:	fa06 f207 	lsl.w	r2, r6, r7
 8018f50:	f012 0723 	ands.w	r7, r2, #35	; 0x23
 8018f54:	d105      	bne.n	8018f62 <APP_LCD_Data+0x5e>
 8018f56:	f012 0018 	ands.w	r0, r2, #24
 8018f5a:	d169      	bne.n	8019030 <APP_LCD_Data+0x12c>
 8018f5c:	0753      	lsls	r3, r2, #29
 8018f5e:	d44a      	bmi.n	8018ff6 <APP_LCD_Data+0xf2>
 8018f60:	e08f      	b.n	8019082 <APP_LCD_Data+0x17e>
  case MIOS32_LCD_TYPE_GLCD_KS0108:
  case MIOS32_LCD_TYPE_GLCD_KS0108_INVCS:
  case MIOS32_LCD_TYPE_GLCD_SED1520: {

    // due to historical reasons currently only two devices provided, they are spreaded over multiple CS lines
    if( mios32_lcd_device >= 2 )
 8018f62:	f1bb 0f01 	cmp.w	fp, #1
 8018f66:	f200 80b4 	bhi.w	80190d2 <APP_LCD_Data+0x1ce>
      return -1;

    // abort if max. width or height reached
    if( mios32_lcd_x >= mios32_lcd_parameters.width || mios32_lcd_y >= mios32_lcd_parameters.height )
 8018f6a:	4f5e      	ldr	r7, [pc, #376]	; (80190e4 <APP_LCD_Data+0x1e0>)
 8018f6c:	88a2      	ldrh	r2, [r4, #4]
 8018f6e:	8839      	ldrh	r1, [r7, #0]
 8018f70:	4291      	cmp	r1, r2
 8018f72:	f080 80ae 	bcs.w	80190d2 <APP_LCD_Data+0x1ce>
 8018f76:	4b5c      	ldr	r3, [pc, #368]	; (80190e8 <APP_LCD_Data+0x1e4>)
 8018f78:	88e1      	ldrh	r1, [r4, #6]
 8018f7a:	8818      	ldrh	r0, [r3, #0]
 8018f7c:	4288      	cmp	r0, r1
 8018f7e:	f080 80a8 	bcs.w	80190d2 <APP_LCD_Data+0x1ce>
      return -1;

    // determine chip select line(s)
    APP_LCD_GLCD_CS_Set(0); // select display depending on current X position
 8018f82:	4628      	mov	r0, r5
 8018f84:	f7ff fd74 	bl	8018a70 <APP_LCD_GLCD_CS_Set>

    // wait until LCD unbusy, exit on error (timeout)
    if( APP_LCD_PollUnbusy(2500) < 0 ) {
 8018f88:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8018f8c:	f7ff fe42 	bl	8018c14 <APP_LCD_PollUnbusy>
 8018f90:	2800      	cmp	r0, #0
 8018f92:	da0e      	bge.n	8018fb2 <APP_LCD_Data+0xae>
      // disable display
      display_available &= ~(1ULL << mios32_lcd_device);
 8018f94:	f899 2000 	ldrb.w	r2, [r9]
 8018f98:	2001      	movs	r0, #1
 8018f9a:	2100      	movs	r1, #0
 8018f9c:	f001 f9ca 	bl	801a334 <__aeabi_llsl>
 8018fa0:	e9da 2300 	ldrd	r2, r3, [sl]
 8018fa4:	ea22 0000 	bic.w	r0, r2, r0
 8018fa8:	ea23 0101 	bic.w	r1, r3, r1
 8018fac:	e9ca 0100 	strd	r0, r1, [sl]
 8018fb0:	e07c      	b.n	80190ac <APP_LCD_Data+0x1a8>
#endif
      return -2; // timeout
    }

    // write data
    MIOS32_BOARD_J15_DataSet(data);
 8018fb2:	4640      	mov	r0, r8
 8018fb4:	f7fa f922 	bl	80131fc <MIOS32_BOARD_J15_DataSet>
    MIOS32_BOARD_J15_RS_Set(1);
 8018fb8:	4630      	mov	r0, r6
 8018fba:	f7fa f975 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>
    APP_LCD_E_Set(1);
 8018fbe:	4630      	mov	r0, r6
 8018fc0:	f7ff fde8 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 8018fc4:	4628      	mov	r0, r5
 8018fc6:	f7ff fde5 	bl	8018b94 <APP_LCD_E_Set>

    // increment graphical cursor
    // if end of display segment reached: set X position of all segments to 0
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SED1520 ) {
#if SED1520_POLLIN_WINTEK_WD_G1203T
      if( (++mios32_lcd_x % 61) == 0 )
 8018fca:	883b      	ldrh	r3, [r7, #0]
    APP_LCD_E_Set(1);
    APP_LCD_E_Set(0);

    // increment graphical cursor
    // if end of display segment reached: set X position of all segments to 0
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SED1520 ) {
 8018fcc:	7822      	ldrb	r2, [r4, #0]
#if SED1520_POLLIN_WINTEK_WD_G1203T
      if( (++mios32_lcd_x % 61) == 0 )
 8018fce:	f103 0301 	add.w	r3, r3, #1
 8018fd2:	b298      	uxth	r0, r3
    APP_LCD_E_Set(1);
    APP_LCD_E_Set(0);

    // increment graphical cursor
    // if end of display segment reached: set X position of all segments to 0
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SED1520 ) {
 8018fd4:	2a86      	cmp	r2, #134	; 0x86
#if SED1520_POLLIN_WINTEK_WD_G1203T
      if( (++mios32_lcd_x % 61) == 0 )
 8018fd6:	8038      	strh	r0, [r7, #0]
    APP_LCD_E_Set(1);
    APP_LCD_E_Set(0);

    // increment graphical cursor
    // if end of display segment reached: set X position of all segments to 0
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SED1520 ) {
 8018fd8:	d109      	bne.n	8018fee <APP_LCD_Data+0xea>
#if SED1520_POLLIN_WINTEK_WD_G1203T
      if( (++mios32_lcd_x % 61) == 0 )
 8018fda:	223d      	movs	r2, #61	; 0x3d
 8018fdc:	fbb0 f1f2 	udiv	r1, r0, r2
 8018fe0:	fb02 0311 	mls	r3, r2, r1, r0
 8018fe4:	b298      	uxth	r0, r3
 8018fe6:	2800      	cmp	r0, #0
 8018fe8:	d170      	bne.n	80190cc <APP_LCD_Data+0x1c8>
	return APP_LCD_Cmd(0x00 + 0);
 8018fea:	2000      	movs	r0, #0
 8018fec:	e01c      	b.n	8019028 <APP_LCD_Data+0x124>
#else
      if( (++mios32_lcd_x % 64) == 0 )
	return APP_LCD_Cmd(0x00 + 0);
#endif
    } else {
      if( (++mios32_lcd_x % 64) == 0 )
 8018fee:	0680      	lsls	r0, r0, #26
 8018ff0:	d16c      	bne.n	80190cc <APP_LCD_Data+0x1c8>
	return APP_LCD_Cmd(0x40 + 0);
 8018ff2:	2040      	movs	r0, #64	; 0x40
 8018ff4:	e018      	b.n	8019028 <APP_LCD_Data+0x124>
    return 0; // no error
  } break;

  case MIOS32_LCD_TYPE_GLCD_DOG: {
    // chip select and DC
    APP_LCD_SERGLCD_CS_Set(1, 0);
 8018ff6:	f7ff fe4f 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>
    MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control A0
 8018ffa:	4630      	mov	r0, r6
 8018ffc:	f7fa f954 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

    // send data
    MIOS32_BOARD_J15_SerDataShift(data);
 8019000:	4640      	mov	r0, r8
 8019002:	f7fa f91d 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>

    // increment graphical cursor
    ++mios32_lcd_x;
 8019006:	4b37      	ldr	r3, [pc, #220]	; (80190e4 <APP_LCD_Data+0x1e0>)
 8019008:	8818      	ldrh	r0, [r3, #0]
 801900a:	1c41      	adds	r1, r0, #1
 801900c:	b28a      	uxth	r2, r1
 801900e:	801a      	strh	r2, [r3, #0]

    // if end of display segment reached: set X position of all segments to 0
    if( (mios32_lcd_x % mios32_lcd_parameters.width) == 0 ) {
 8019010:	88a3      	ldrh	r3, [r4, #4]
 8019012:	fbb2 f4f3 	udiv	r4, r2, r3
 8019016:	fb03 2014 	mls	r0, r3, r4, r2
 801901a:	b284      	uxth	r4, r0
 801901c:	2c00      	cmp	r4, #0
 801901e:	d155      	bne.n	80190cc <APP_LCD_Data+0x1c8>
      APP_LCD_Cmd(0x10); // Set upper nibble to 0
 8019020:	2010      	movs	r0, #16
 8019022:	f7ff fed5 	bl	8018dd0 <APP_LCD_Cmd>
      return APP_LCD_Cmd(0x00); // Set lower nibble to 0
 8019026:	4620      	mov	r0, r4
    return 0; // no error
  }
  }

  return -3; // not supported
}
 8019028:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ++mios32_lcd_x;

    // if end of display segment reached: set X position of all segments to 0
    if( (mios32_lcd_x % mios32_lcd_parameters.width) == 0 ) {
      APP_LCD_Cmd(0x10); // Set upper nibble to 0
      return APP_LCD_Cmd(0x00); // Set lower nibble to 0
 801902c:	f7ff bed0 	b.w	8018dd0 <APP_LCD_Cmd>
  } break;

  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    // chip select and DC
    APP_LCD_SERGLCD_CS_Set(1, 0);
 8019030:	4638      	mov	r0, r7
 8019032:	f7ff fe31 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>

    // alternative pinning option for applications which want to access CLCD and SER LCDs
    if( lcd_alt_pinning ) {
 8019036:	492d      	ldr	r1, [pc, #180]	; (80190ec <APP_LCD_Data+0x1e8>)
 8019038:	780a      	ldrb	r2, [r1, #0]
 801903a:	b142      	cbz	r2, 801904e <APP_LCD_Data+0x14a>
      APP_LCD_ExtPort_PinSet(2, 1); // DC
 801903c:	4631      	mov	r1, r6
 801903e:	2002      	movs	r0, #2
 8019040:	f7ff fd06 	bl	8018a50 <APP_LCD_ExtPort_PinSet>

      // send data
      APP_LCD_ExtPort_SerDataShift(data, 0);
 8019044:	4640      	mov	r0, r8
 8019046:	4639      	mov	r1, r7
 8019048:	f7ff fd82 	bl	8018b50 <APP_LCD_ExtPort_SerDataShift>
 801904c:	e005      	b.n	801905a <APP_LCD_Data+0x156>
    } else {
      MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC
 801904e:	4630      	mov	r0, r6
 8019050:	f7fa f92a 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

      // send data
      MIOS32_BOARD_J15_SerDataShift(data);
 8019054:	4640      	mov	r0, r8
 8019056:	f7fa f8f3 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>
    }

    // increment graphical cursor
    ++mios32_lcd_x;
 801905a:	4c22      	ldr	r4, [pc, #136]	; (80190e4 <APP_LCD_Data+0x1e0>)

    // if end of display segment reached: set X position of all segments to 0
    if( (mios32_lcd_x % mios32_lcd_parameters.width) == 0 ) {
 801905c:	4a20      	ldr	r2, [pc, #128]	; (80190e0 <APP_LCD_Data+0x1dc>)
      // send data
      MIOS32_BOARD_J15_SerDataShift(data);
    }

    // increment graphical cursor
    ++mios32_lcd_x;
 801905e:	8823      	ldrh	r3, [r4, #0]
 8019060:	1c58      	adds	r0, r3, #1

    // if end of display segment reached: set X position of all segments to 0
    if( (mios32_lcd_x % mios32_lcd_parameters.width) == 0 ) {
 8019062:	8893      	ldrh	r3, [r2, #4]
      // send data
      MIOS32_BOARD_J15_SerDataShift(data);
    }

    // increment graphical cursor
    ++mios32_lcd_x;
 8019064:	b281      	uxth	r1, r0
 8019066:	8021      	strh	r1, [r4, #0]

    // if end of display segment reached: set X position of all segments to 0
    if( (mios32_lcd_x % mios32_lcd_parameters.width) == 0 ) {
 8019068:	fbb1 f4f3 	udiv	r4, r1, r3
 801906c:	fb03 1014 	mls	r0, r3, r4, r1
 8019070:	b284      	uxth	r4, r0
 8019072:	bb5c      	cbnz	r4, 80190cc <APP_LCD_Data+0x1c8>
      APP_LCD_Cmd(0x00); // set X=0
 8019074:	4620      	mov	r0, r4
 8019076:	f7ff feab 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x10);
 801907a:	2010      	movs	r0, #16
 801907c:	f7ff fea8 	bl	8018dd0 <APP_LCD_Cmd>
 8019080:	e024      	b.n	80190cc <APP_LCD_Data+0x1c8>
  case MIOS32_LCD_TYPE_CLCD:
  case MIOS32_LCD_TYPE_CLCD_DOG:
  case MIOS32_LCD_TYPE_CLCD_PP:
  default: {
    // wait until LCD unbusy, exit on error (timeout)
    if( APP_LCD_PollUnbusy(2500) < 0 ) {
 8019082:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8019086:	f7ff fdc5 	bl	8018c14 <APP_LCD_PollUnbusy>
 801908a:	2800      	cmp	r0, #0
 801908c:	da12      	bge.n	80190b4 <APP_LCD_Data+0x1b0>
      // disable display
      display_available &= ~(1ULL << mios32_lcd_device);
 801908e:	4a18      	ldr	r2, [pc, #96]	; (80190f0 <APP_LCD_Data+0x1ec>)
 8019090:	4c18      	ldr	r4, [pc, #96]	; (80190f4 <APP_LCD_Data+0x1f0>)
 8019092:	7812      	ldrb	r2, [r2, #0]
 8019094:	2001      	movs	r0, #1
 8019096:	2100      	movs	r1, #0
 8019098:	f001 f94c 	bl	801a334 <__aeabi_llsl>
 801909c:	e9d4 2300 	ldrd	r2, r3, [r4]
 80190a0:	ea22 0000 	bic.w	r0, r2, r0
 80190a4:	ea23 0101 	bic.w	r1, r3, r1
 80190a8:	e9c4 0100 	strd	r0, r1, [r4]
#if DEBUG_VERBOSE_LEVEL >= 1
      MIOS32_MIDI_SendDebugMessage("[APP_LCD_Data] lost connection to LCD at E%d\n", mios32_lcd_device+1);
#endif
      return -2; // timeout
 80190ac:	f06f 0001 	mvn.w	r0, #1
 80190b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    }

    // write data
    MIOS32_BOARD_J15_DataSet(data);
 80190b4:	4640      	mov	r0, r8
 80190b6:	f7fa f8a1 	bl	80131fc <MIOS32_BOARD_J15_DataSet>
    MIOS32_BOARD_J15_RS_Set(1);
 80190ba:	2001      	movs	r0, #1
 80190bc:	f7fa f8f4 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>
    APP_LCD_E_Set(1);
 80190c0:	2001      	movs	r0, #1
 80190c2:	f7ff fd67 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 80190c6:	2000      	movs	r0, #0
 80190c8:	f7ff fd64 	bl	8018b94 <APP_LCD_E_Set>

    return 0; // no error
 80190cc:	2000      	movs	r0, #0
 80190ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
// OUT: returns < 0 if display not available or timed out
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Data(u8 data)
{
  if( lcd_testmode )
    return -1; // direct access disabled in testmode
 80190d2:	f04f 30ff 	mov.w	r0, #4294967295
    return 0; // no error
  }
  }

  return -3; // not supported
}
 80190d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190da:	bf00      	nop
 80190dc:	200005dd 	.word	0x200005dd
 80190e0:	2000313a 	.word	0x2000313a
 80190e4:	2000314c 	.word	0x2000314c
 80190e8:	20003138 	.word	0x20003138
 80190ec:	200005e8 	.word	0x200005e8
 80190f0:	2000017c 	.word	0x2000017c
 80190f4:	200005e0 	.word	0x200005e0

080190f8 <APP_LCD_Init>:
// Initializes application specific LCD driver
// IN: <mode>: optional configuration
// OUT: returns < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Init(u32 mode)
{
 80190f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if( lcd_testmode )
 80190fc:	4b89      	ldr	r3, [pc, #548]	; (8019324 <APP_LCD_Init+0x22c>)
 80190fe:	7819      	ldrb	r1, [r3, #0]
 8019100:	b111      	cbz	r1, 8019108 <APP_LCD_Init+0x10>
    return -1; // direct access disabled in testmode
 8019102:	f04f 30ff 	mov.w	r0, #4294967295
 8019106:	e198      	b.n	801943a <APP_LCD_Init+0x342>

  // currently only mode 0 supported
  if( mode != 0 )
 8019108:	2800      	cmp	r0, #0
 801910a:	d1fa      	bne.n	8019102 <APP_LCD_Init+0xa>
    return -1; // unsupported mode

  if( mios32_lcd_device >= MAX_LCDS )
 801910c:	4886      	ldr	r0, [pc, #536]	; (8019328 <APP_LCD_Init+0x230>)
 801910e:	f890 8000 	ldrb.w	r8, [r0]
 8019112:	f1b8 0f3f 	cmp.w	r8, #63	; 0x3f
 8019116:	d902      	bls.n	801911e <APP_LCD_Init+0x26>
    return -2; // unsupported LCD device number
 8019118:	f06f 0001 	mvn.w	r0, #1
 801911c:	e18d      	b.n	801943a <APP_LCD_Init+0x342>

  // enable display by default
  display_available |= (1ULL << mios32_lcd_device);
 801911e:	4e83      	ldr	r6, [pc, #524]	; (801932c <APP_LCD_Init+0x234>)
 8019120:	4642      	mov	r2, r8
 8019122:	2001      	movs	r0, #1
 8019124:	2100      	movs	r1, #0
 8019126:	f001 f905 	bl	801a334 <__aeabi_llsl>
 801912a:	e9d6 4500 	ldrd	r4, r5, [r6]

  switch( mios32_lcd_parameters.lcd_type ) {
 801912e:	4a80      	ldr	r2, [pc, #512]	; (8019330 <APP_LCD_Init+0x238>)

  if( mios32_lcd_device >= MAX_LCDS )
    return -2; // unsupported LCD device number

  // enable display by default
  display_available |= (1ULL << mios32_lcd_device);
 8019130:	4320      	orrs	r0, r4

  switch( mios32_lcd_parameters.lcd_type ) {
 8019132:	7814      	ldrb	r4, [r2, #0]

  if( mios32_lcd_device >= MAX_LCDS )
    return -2; // unsupported LCD device number

  // enable display by default
  display_available |= (1ULL << mios32_lcd_device);
 8019134:	4329      	orrs	r1, r5

  switch( mios32_lcd_parameters.lcd_type ) {
 8019136:	f1a4 0381 	sub.w	r3, r4, #129	; 0x81

  if( mios32_lcd_device >= MAX_LCDS )
    return -2; // unsupported LCD device number

  // enable display by default
  display_available |= (1ULL << mios32_lcd_device);
 801913a:	e9c6 0100 	strd	r0, r1, [r6]
 801913e:	46b1      	mov	r9, r6

  switch( mios32_lcd_parameters.lcd_type ) {
 8019140:	2b05      	cmp	r3, #5
 8019142:	f200 80ea 	bhi.w	801931a <APP_LCD_Init+0x222>
 8019146:	e8df f003 	tbb	[pc, r3]
 801914a:	0303      	.short	0x0303
 801914c:	105f5f23 	.word	0x105f5f23
  case MIOS32_LCD_TYPE_GLCD_KS0108:
  case MIOS32_LCD_TYPE_GLCD_KS0108_INVCS: {
    // all GLCDs will be initialized at once by activating all CS lines!
    if( mios32_lcd_device < 2 ) { // only two E lines available
 8019150:	f1b8 0f01 	cmp.w	r8, #1
 8019154:	f200 8160 	bhi.w	8019418 <APP_LCD_Init+0x320>
      // pins always in push-pull mode
      if( MIOS32_BOARD_J15_PortInit(0) < 0 )
	return -2; // failed to initialize J15
#else
      // 1: J15 pins are configured in Open Drain mode (perfect for 3.3V->5V levelshifting)
      if( MIOS32_BOARD_J15_PortInit(1) < 0 )
 8019158:	2001      	movs	r0, #1
 801915a:	f7f9 ffef 	bl	801313c <MIOS32_BOARD_J15_PortInit>
 801915e:	2800      	cmp	r0, #0
 8019160:	dbda      	blt.n	8019118 <APP_LCD_Init+0x20>
	return -2; // failed to initialize J15
#endif

      // initialize CS pins
      APP_LCD_ExtPort_Init();
 8019162:	f7ff fcb3 	bl	8018acc <APP_LCD_ExtPort_Init>

      // "Display On" command
      APP_LCD_Cmd(0x3e + 1);
 8019166:	203f      	movs	r0, #63	; 0x3f
 8019168:	e00e      	b.n	8019188 <APP_LCD_Init+0x90>
    }
  } break;

  case MIOS32_LCD_TYPE_GLCD_SED1520: {
    // all GLCDs will be initialized at once by activating all CS lines!
    if( mios32_lcd_device < 2 ) { // only two E lines available
 801916a:	f1b8 0f01 	cmp.w	r8, #1
 801916e:	f200 8153 	bhi.w	8019418 <APP_LCD_Init+0x320>
      // pins always in push-pull mode
      if( MIOS32_BOARD_J15_PortInit(0) < 0 )
	return -2; // failed to initialize J15
#else
      // 1: J15 pins are configured in Open Drain mode (perfect for 3.3V->5V levelshifting)
      if( MIOS32_BOARD_J15_PortInit(1) < 0 )
 8019172:	2001      	movs	r0, #1
 8019174:	f7f9 ffe2 	bl	801313c <MIOS32_BOARD_J15_PortInit>
 8019178:	2800      	cmp	r0, #0
 801917a:	dbcd      	blt.n	8019118 <APP_LCD_Init+0x20>
	return -2; // failed to initialize J15
#endif

      // initialize CS pins
      APP_LCD_ExtPort_Init();
 801917c:	f7ff fca6 	bl	8018acc <APP_LCD_ExtPort_Init>

      // Reset command
      APP_LCD_Cmd(0xe2);
 8019180:	20e2      	movs	r0, #226	; 0xe2
 8019182:	f7ff fe25 	bl	8018dd0 <APP_LCD_Cmd>

      // "Display On" command
      APP_LCD_Cmd(0xae + 1);
 8019186:	20af      	movs	r0, #175	; 0xaf
 8019188:	f7ff fe22 	bl	8018dd0 <APP_LCD_Cmd>

      // Display start line
      APP_LCD_Cmd(0xc0 + 0);
 801918c:	20c0      	movs	r0, #192	; 0xc0
 801918e:	e141      	b.n	8019414 <APP_LCD_Init+0x31c>
    }
  } break;

  case MIOS32_LCD_TYPE_GLCD_DOG: {
    // all GLCDs will be initialized at once by activating all CS lines!
    if( mios32_lcd_device == 0 ) {
 8019190:	f1b8 0f00 	cmp.w	r8, #0
 8019194:	f040 8140 	bne.w	8019418 <APP_LCD_Init+0x320>
      // DOGM128 works at 3.3V, level shifting (and open drain mode) not required
      if( MIOS32_BOARD_J15_PortInit(0) < 0 )
 8019198:	4640      	mov	r0, r8
 801919a:	f7f9 ffcf 	bl	801313c <MIOS32_BOARD_J15_PortInit>
 801919e:	2800      	cmp	r0, #0
 80191a0:	dbba      	blt.n	8019118 <APP_LCD_Init+0x20>
	return -2; // failed to initialize J15

      display_available |= 0xff;
 80191a2:	e9d6 4500 	ldrd	r4, r5, [r6]
 80191a6:	2700      	movs	r7, #0
 80191a8:	26ff      	movs	r6, #255	; 0xff
 80191aa:	4334      	orrs	r4, r6
 80191ac:	433d      	orrs	r5, r7
 80191ae:	e9c9 4500 	strd	r4, r5, [r9]

      APP_LCD_SERGLCD_CS_Init(); // will also enhance display_available depending on total number of LCDs
 80191b2:	f7ff fc97 	bl	8018ae4 <APP_LCD_SERGLCD_CS_Init>

      // initialisation sequence based on EA-DOGL/M datasheet
  
      APP_LCD_Cmd(0x40); //2 - Display start line = 0
 80191b6:	2040      	movs	r0, #64	; 0x40
 80191b8:	f7ff fe0a 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xA1); //8 - ADC Normal mode = 0 
 80191bc:	20a1      	movs	r0, #161	; 0xa1
 80191be:	f7ff fe07 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xC0); //15 - COMS normal = 1/65  duty
 80191c2:	20c0      	movs	r0, #192	; 0xc0
 80191c4:	f7ff fe04 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xA6); //9 - Display  = normal  
 80191c8:	20a6      	movs	r0, #166	; 0xa6
 80191ca:	f7ff fe01 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xA2); //11 - 1/65 duty 1/9 bias for 65x132 display
 80191ce:	20a2      	movs	r0, #162	; 0xa2
 80191d0:	f7ff fdfe 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x2F); //16  - Power control set = B.,R,F all ON
 80191d4:	202f      	movs	r0, #47	; 0x2f
 80191d6:	f7ff fdfb 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xF8); //20-1 - select Booster ratio set
 80191da:	20f8      	movs	r0, #248	; 0xf8
 80191dc:	f7ff fdf8 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x00); //20-2 - Booster ratio register (must be preceeded by 20-1)
 80191e0:	4640      	mov	r0, r8
 80191e2:	f7ff fdf5 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x27); //17 - VO volt reg set 
 80191e6:	2027      	movs	r0, #39	; 0x27
 80191e8:	f7ff fdf2 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x81); //18-1 - Elect vol control - contrast
 80191ec:	2081      	movs	r0, #129	; 0x81
 80191ee:	f7ff fdef 	bl	8018dd0 <APP_LCD_Cmd>
#if 0
      APP_LCD_Cmd(0x16); //18-2 - Contrast level dec 22	
#else
      APP_LCD_Cmd(0x10); //18-2 - Contrast level dec 16
 80191f2:	2010      	movs	r0, #16
 80191f4:	f7ff fdec 	bl	8018dd0 <APP_LCD_Cmd>
#endif
      APP_LCD_Cmd(0xAC); //19-1 - Static Indicator - set off
 80191f8:	20ac      	movs	r0, #172	; 0xac
 80191fa:	f7ff fde9 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x00); //19-2 - No Indicator
 80191fe:	4640      	mov	r0, r8
 8019200:	f7ff fde6 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0xAF); //20 - Display ON
 8019204:	20af      	movs	r0, #175	; 0xaf
 8019206:	e105      	b.n	8019414 <APP_LCD_Init+0x31c>
  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    u8 rotated = mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED;

    // all OLEDs will be initialized at once by activating all CS lines!
    if( mios32_lcd_device == 0 ) {
 8019208:	f1b8 0f00 	cmp.w	r8, #0
 801920c:	f040 8104 	bne.w	8019418 <APP_LCD_Init+0x320>
      // ExtPort.3: RST#
      // J5A.A0/J10B.D12: CS of first display
      // J5A.A1/J10B.D13: CS of second display
      // J5A.A2/J10B.D14: CS of third display
      // J5A.A3/J10B.D15: CS of fourth display
      if( lcd_alt_pinning ) {
 8019210:	4948      	ldr	r1, [pc, #288]	; (8019334 <APP_LCD_Init+0x23c>)
 8019212:	7808      	ldrb	r0, [r1, #0]
 8019214:	b330      	cbz	r0, 8019264 <APP_LCD_Init+0x16c>
	APP_LCD_ExtPort_Init();
 8019216:	f7ff fc59 	bl	8018acc <APP_LCD_ExtPort_Init>
  }
  return 0; // no error
#elif defined(MIOS32_FAMILY_STM32F4xx)
  int pin;
  for(pin=0; pin<4; ++pin) {
    MIOS32_BOARD_J10_PinInit(pin + 12, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 801921a:	2105      	movs	r1, #5
 801921c:	200c      	movs	r0, #12
 801921e:	f7f9 ff47 	bl	80130b0 <MIOS32_BOARD_J10_PinInit>
 8019222:	2105      	movs	r1, #5
 8019224:	200d      	movs	r0, #13
 8019226:	f7f9 ff43 	bl	80130b0 <MIOS32_BOARD_J10_PinInit>
 801922a:	2105      	movs	r1, #5
 801922c:	200e      	movs	r0, #14
 801922e:	f7f9 ff3f 	bl	80130b0 <MIOS32_BOARD_J10_PinInit>
 8019232:	2105      	movs	r1, #5
 8019234:	200f      	movs	r0, #15
 8019236:	f7f9 ff3b 	bl	80130b0 <MIOS32_BOARD_J10_PinInit>
      // J5A.A3/J10B.D15: CS of fourth display
      if( lcd_alt_pinning ) {
	APP_LCD_ExtPort_Init();
	APP_LCD_ExtPort_AltInit();

	APP_LCD_ExtPort_PinSet(3, 0); // reset
 801923a:	4641      	mov	r1, r8
 801923c:	2003      	movs	r0, #3
 801923e:	f7ff fc07 	bl	8018a50 <APP_LCD_ExtPort_PinSet>
	MIOS32_DELAY_Wait_uS(100);
	APP_LCD_ExtPort_PinSet(3, 1);

	display_available |= 0x0f;
 8019242:	4d3a      	ldr	r5, [pc, #232]	; (801932c <APP_LCD_Init+0x234>)
      if( lcd_alt_pinning ) {
	APP_LCD_ExtPort_Init();
	APP_LCD_ExtPort_AltInit();

	APP_LCD_ExtPort_PinSet(3, 0); // reset
	MIOS32_DELAY_Wait_uS(100);
 8019244:	2064      	movs	r0, #100	; 0x64
 8019246:	f7fa f901 	bl	801344c <MIOS32_DELAY_Wait_uS>
	APP_LCD_ExtPort_PinSet(3, 1);
 801924a:	2101      	movs	r1, #1
 801924c:	2003      	movs	r0, #3
 801924e:	f7ff fbff 	bl	8018a50 <APP_LCD_ExtPort_PinSet>

	display_available |= 0x0f;
 8019252:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019256:	200f      	movs	r0, #15
 8019258:	2100      	movs	r1, #0
 801925a:	4302      	orrs	r2, r0
 801925c:	430b      	orrs	r3, r1
 801925e:	e9c5 2300 	strd	r2, r3, [r5]
 8019262:	e018      	b.n	8019296 <APP_LCD_Init+0x19e>
      } else {
	// the OLED works at 3.3V, level shifting (and open drain mode) not required
	if( MIOS32_BOARD_J15_PortInit(0) < 0 )
 8019264:	4640      	mov	r0, r8
 8019266:	f7f9 ff69 	bl	801313c <MIOS32_BOARD_J15_PortInit>
 801926a:	2800      	cmp	r0, #0
 801926c:	f6ff af54 	blt.w	8019118 <APP_LCD_Init+0x20>
	  return -2; // failed to initialize J15

	display_available |= 0xff;
 8019270:	4d2e      	ldr	r5, [pc, #184]	; (801932c <APP_LCD_Init+0x234>)
 8019272:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019276:	20ff      	movs	r0, #255	; 0xff
 8019278:	2100      	movs	r1, #0
 801927a:	4302      	orrs	r2, r0
 801927c:	430b      	orrs	r3, r1
 801927e:	e9c5 2300 	strd	r2, r3, [r5]

	APP_LCD_SERGLCD_CS_Init(); // will also enhance display_available depending on total number of LCDs
 8019282:	f7ff fc2f 	bl	8018ae4 <APP_LCD_SERGLCD_CS_Init>
 8019286:	f44f 75fa 	mov.w	r5, #500	; 0x1f4

	// wait 500 mS to ensure that the reset is released
	{
	  int i;
	  for(i=0; i<500; ++i)
	    MIOS32_DELAY_Wait_uS(1000);
 801928a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801928e:	f7fa f8dd 	bl	801344c <MIOS32_DELAY_Wait_uS>
	APP_LCD_SERGLCD_CS_Init(); // will also enhance display_available depending on total number of LCDs

	// wait 500 mS to ensure that the reset is released
	{
	  int i;
	  for(i=0; i<500; ++i)
 8019292:	3d01      	subs	r5, #1
 8019294:	d1f9      	bne.n	801928a <APP_LCD_Init+0x192>
	}
      }


      // initialize LCDs
      APP_LCD_Cmd(0xa8); // Set MUX Ratio
 8019296:	20a8      	movs	r0, #168	; 0xa8
 8019298:	f7ff fd9a 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x3f);
 801929c:	203f      	movs	r0, #63	; 0x3f
 801929e:	f7ff fd97 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0xd3); // Set Display Offset
 80192a2:	20d3      	movs	r0, #211	; 0xd3
 80192a4:	f7ff fd94 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x00);
 80192a8:	2000      	movs	r0, #0
 80192aa:	f7ff fd91 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0x40); // Set Display Start Line
 80192ae:	2040      	movs	r0, #64	; 0x40
 80192b0:	f7ff fd8e 	bl	8018dd0 <APP_LCD_Cmd>

      if( !rotated ) {
 80192b4:	2c85      	cmp	r4, #133	; 0x85
 80192b6:	d004      	beq.n	80192c2 <APP_LCD_Init+0x1ca>
	APP_LCD_Cmd(0xa0); // Set Segment re-map
 80192b8:	20a0      	movs	r0, #160	; 0xa0
 80192ba:	f7ff fd89 	bl	8018dd0 <APP_LCD_Cmd>
	APP_LCD_Cmd(0xc0); // Set COM Output Scan Direction
 80192be:	20c0      	movs	r0, #192	; 0xc0
 80192c0:	e003      	b.n	80192ca <APP_LCD_Init+0x1d2>
      } else {
	APP_LCD_Cmd(0xa1); // Set Segment re-map: rotated
 80192c2:	20a1      	movs	r0, #161	; 0xa1
 80192c4:	f7ff fd84 	bl	8018dd0 <APP_LCD_Cmd>
	APP_LCD_Cmd(0xc8); // Set COM Output Scan Direction: rotated
 80192c8:	20c8      	movs	r0, #200	; 0xc8
 80192ca:	f7ff fd81 	bl	8018dd0 <APP_LCD_Cmd>
      }

      APP_LCD_Cmd(0xda); // Set COM Pins hardware configuration
 80192ce:	20da      	movs	r0, #218	; 0xda
 80192d0:	f7ff fd7e 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x12);
 80192d4:	2012      	movs	r0, #18
 80192d6:	f7ff fd7b 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0x81); // Set Contrast Control
 80192da:	2081      	movs	r0, #129	; 0x81
 80192dc:	f7ff fd78 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x7f); // middle
 80192e0:	207f      	movs	r0, #127	; 0x7f
 80192e2:	f7ff fd75 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0xa4); // Disable Entiere Display On
 80192e6:	20a4      	movs	r0, #164	; 0xa4
 80192e8:	f7ff fd72 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0xa6); // Set Normal Display
 80192ec:	20a6      	movs	r0, #166	; 0xa6
 80192ee:	f7ff fd6f 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0xd5); // Set OSC Frequency
 80192f2:	20d5      	movs	r0, #213	; 0xd5
 80192f4:	f7ff fd6c 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x80);
 80192f8:	2080      	movs	r0, #128	; 0x80
 80192fa:	f7ff fd69 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0x8d); // Enable charge pump regulator
 80192fe:	208d      	movs	r0, #141	; 0x8d
 8019300:	f7ff fd66 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x14);
 8019304:	2014      	movs	r0, #20
 8019306:	f7ff fd63 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0xaf); // Display On
 801930a:	20af      	movs	r0, #175	; 0xaf
 801930c:	f7ff fd60 	bl	8018dd0 <APP_LCD_Cmd>

      APP_LCD_Cmd(0x20); // Enable Page mode
 8019310:	2020      	movs	r0, #32
 8019312:	f7ff fd5d 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x02);
 8019316:	2002      	movs	r0, #2
 8019318:	e07c      	b.n	8019414 <APP_LCD_Init+0x31c>
    if( MIOS32_BOARD_J15_PortInit(0) < 0 )
      return -2; // failed to initialize J15
#else
    // 0: J15 pins are configured in Push Pull Mode (3.3V)
    // 1: J15 pins are configured in Open Drain mode (perfect for 3.3V->5V levelshifting)
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_CLCD_DOG ||
 801931a:	3c01      	subs	r4, #1
 801931c:	2c01      	cmp	r4, #1
 801931e:	d80b      	bhi.n	8019338 <APP_LCD_Init+0x240>
	mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_CLCD_PP ) {
      // DOG CLCD works at 3.3V, level shifting (and open drain mode) not required
      if( MIOS32_BOARD_J15_PortInit(0) < 0 )
 8019320:	2000      	movs	r0, #0
 8019322:	e00a      	b.n	801933a <APP_LCD_Init+0x242>
 8019324:	200005dd 	.word	0x200005dd
 8019328:	2000017c 	.word	0x2000017c
 801932c:	200005e0 	.word	0x200005e0
 8019330:	2000313a 	.word	0x2000313a
 8019334:	200005e8 	.word	0x200005e8
	return -2; // failed to initialize J15
    } else {
      if( MIOS32_BOARD_J15_PortInit(1) < 0 )
 8019338:	2001      	movs	r0, #1
 801933a:	f7f9 feff 	bl	801313c <MIOS32_BOARD_J15_PortInit>
 801933e:	2800      	cmp	r0, #0
 8019340:	f6ff aeea 	blt.w	8019118 <APP_LCD_Init+0x20>
	return -2; // failed to initialize J15
    }
#endif

    // init extension port?
    int num_lcds = mios32_lcd_parameters.num_x * mios32_lcd_parameters.num_y;
 8019344:	4b3e      	ldr	r3, [pc, #248]	; (8019440 <APP_LCD_Init+0x348>)
 8019346:	785a      	ldrb	r2, [r3, #1]
 8019348:	7898      	ldrb	r0, [r3, #2]
 801934a:	fb12 f100 	smulbb	r1, r2, r0
    if( num_lcds >= 2 ) {
 801934e:	2901      	cmp	r1, #1
 8019350:	dd01      	ble.n	8019356 <APP_LCD_Init+0x25e>
      APP_LCD_ExtPort_Init();
 8019352:	f7ff fbbb 	bl	8018acc <APP_LCD_ExtPort_Init>
    }

    // initialize LCD
    MIOS32_BOARD_J15_DataSet(0x38);
 8019356:	2038      	movs	r0, #56	; 0x38
 8019358:	f7f9 ff50 	bl	80131fc <MIOS32_BOARD_J15_DataSet>
    MIOS32_BOARD_J15_RS_Set(0);
 801935c:	2000      	movs	r0, #0
 801935e:	f7f9 ffa3 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>
    MIOS32_BOARD_J15_RW_Set(0);
 8019362:	2000      	movs	r0, #0
 8019364:	f7f9 ffac 	bl	80132c0 <MIOS32_BOARD_J15_RW_Set>
    APP_LCD_E_Set(1);
 8019368:	2001      	movs	r0, #1
 801936a:	f7ff fc13 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 801936e:	2000      	movs	r0, #0
 8019370:	f7ff fc10 	bl	8018b94 <APP_LCD_E_Set>
    MIOS32_DELAY_Wait_uS(5000); // according to the hitachi datasheet, this command takes 37 uS - take 1 mS to be at the secure side
 8019374:	f241 3088 	movw	r0, #5000	; 0x1388
 8019378:	f7fa f868 	bl	801344c <MIOS32_DELAY_Wait_uS>

    APP_LCD_E_Set(1);
 801937c:	2001      	movs	r0, #1
 801937e:	f7ff fc09 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 8019382:	2000      	movs	r0, #0
 8019384:	f7ff fc06 	bl	8018b94 <APP_LCD_E_Set>
    MIOS32_DELAY_Wait_uS(500); // and now only 500 uS anymore
 8019388:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801938c:	f7fa f85e 	bl	801344c <MIOS32_DELAY_Wait_uS>

    APP_LCD_E_Set(1);
 8019390:	2001      	movs	r0, #1
 8019392:	f7ff fbff 	bl	8018b94 <APP_LCD_E_Set>
    APP_LCD_E_Set(0);
 8019396:	2000      	movs	r0, #0
 8019398:	f7ff fbfc 	bl	8018b94 <APP_LCD_E_Set>
    MIOS32_DELAY_Wait_uS(500);
 801939c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80193a0:	f7fa f854 	bl	801344c <MIOS32_DELAY_Wait_uS>

    APP_LCD_Cmd(0x08); // Display Off
 80193a4:	2008      	movs	r0, #8
 80193a6:	f7ff fd13 	bl	8018dd0 <APP_LCD_Cmd>

    // display still available?
    // if not, we can already break here!
    if( !(display_available & (1ULL << mios32_lcd_device)) )
 80193aa:	4b26      	ldr	r3, [pc, #152]	; (8019444 <APP_LCD_Init+0x34c>)
 80193ac:	4a26      	ldr	r2, [pc, #152]	; (8019448 <APP_LCD_Init+0x350>)
 80193ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80193b2:	7812      	ldrb	r2, [r2, #0]
 80193b4:	f000 ffb2 	bl	801a31c <__aeabi_llsr>
 80193b8:	2201      	movs	r2, #1
 80193ba:	2300      	movs	r3, #0
 80193bc:	4010      	ands	r0, r2
 80193be:	4019      	ands	r1, r3
 80193c0:	ea50 0301 	orrs.w	r3, r0, r1
 80193c4:	f43f ae9d 	beq.w	8019102 <APP_LCD_Init+0xa>
      return -1; // display not available

    APP_LCD_Cmd(0x0c); // Display On
 80193c8:	200c      	movs	r0, #12
 80193ca:	f7ff fd01 	bl	8018dd0 <APP_LCD_Cmd>
    APP_LCD_Cmd(0x06); // Entry Mode
 80193ce:	2006      	movs	r0, #6
 80193d0:	f7ff fcfe 	bl	8018dd0 <APP_LCD_Cmd>
    APP_LCD_Cmd(0x01); // Clear Display
 80193d4:	2001      	movs	r0, #1
 80193d6:	f7ff fcfb 	bl	8018dd0 <APP_LCD_Cmd>

    // for DOG displays: perform additional display initialisation
    if( mios32_lcd_parameters.lcd_type == MIOS32_LCD_TYPE_CLCD_DOG ) {
 80193da:	4819      	ldr	r0, [pc, #100]	; (8019440 <APP_LCD_Init+0x348>)
 80193dc:	7801      	ldrb	r1, [r0, #0]
 80193de:	2901      	cmp	r1, #1
 80193e0:	d114      	bne.n	801940c <APP_LCD_Init+0x314>
      APP_LCD_Cmd(0x39); // 8bit interface, switch to instruction table 1
 80193e2:	2039      	movs	r0, #57	; 0x39
 80193e4:	f7ff fcf4 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x1d); // BS: 1/4, 3 line LCD
 80193e8:	201d      	movs	r0, #29
 80193ea:	f7ff fcf1 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x50); // Booster off, set contrast C5/C4
 80193ee:	2050      	movs	r0, #80	; 0x50
 80193f0:	f7ff fcee 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x6c); // set Voltage follower and amplifier
 80193f4:	206c      	movs	r0, #108	; 0x6c
 80193f6:	f7ff fceb 	bl	8018dd0 <APP_LCD_Cmd>
      APP_LCD_Cmd(0x7c); // set contrast C3/C2/C1
 80193fa:	207c      	movs	r0, #124	; 0x7c
 80193fc:	f7ff fce8 	bl	8018dd0 <APP_LCD_Cmd>
      //  APP_LCD_Cmd(0x38); // back to instruction table 0
      // (will be done below)

      // modify cursor mapping, so that it complies with 3-line dog displays
      u8 cursor_map[] = {0x00, 0x10, 0x20, 0x30}; // offset line 0/1/2/3
 8019400:	4a12      	ldr	r2, [pc, #72]	; (801944c <APP_LCD_Init+0x354>)
 8019402:	6813      	ldr	r3, [r2, #0]
      MIOS32_LCD_CursorMapSet(cursor_map);
 8019404:	a801      	add	r0, sp, #4
      APP_LCD_Cmd(0x7c); // set contrast C3/C2/C1
      //  APP_LCD_Cmd(0x38); // back to instruction table 0
      // (will be done below)

      // modify cursor mapping, so that it complies with 3-line dog displays
      u8 cursor_map[] = {0x00, 0x10, 0x20, 0x30}; // offset line 0/1/2/3
 8019406:	9301      	str	r3, [sp, #4]
      MIOS32_LCD_CursorMapSet(cursor_map);
 8019408:	f7f7 ff8c 	bl	8011324 <MIOS32_LCD_CursorMapSet>
    }

    APP_LCD_Cmd(0x38); // experience from PIC based MIOS: without these lines
 801940c:	2038      	movs	r0, #56	; 0x38
 801940e:	f7ff fcdf 	bl	8018dd0 <APP_LCD_Cmd>
    APP_LCD_Cmd(0x0c); // the LCD won't work correctly after a second APP_LCD_Init
 8019412:	200c      	movs	r0, #12
 8019414:	f7ff fcdc 	bl	8018dd0 <APP_LCD_Cmd>
  }
  }

  return (display_available & (1ULL << mios32_lcd_device)) ? 0 : -1; // return -1 if display not available
 8019418:	480a      	ldr	r0, [pc, #40]	; (8019444 <APP_LCD_Init+0x34c>)
 801941a:	4a0b      	ldr	r2, [pc, #44]	; (8019448 <APP_LCD_Init+0x350>)
 801941c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8019420:	7812      	ldrb	r2, [r2, #0]
 8019422:	f000 ff7b 	bl	801a31c <__aeabi_llsr>
 8019426:	2201      	movs	r2, #1
 8019428:	2300      	movs	r3, #0
 801942a:	4010      	ands	r0, r2
 801942c:	4019      	ands	r1, r3
 801942e:	ea50 0201 	orrs.w	r2, r0, r1
 8019432:	bf0c      	ite	eq
 8019434:	f04f 30ff 	moveq.w	r0, #4294967295
 8019438:	2000      	movne	r0, #0
}
 801943a:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 801943e:	bf00      	nop
 8019440:	2000313a 	.word	0x2000313a
 8019444:	200005e0 	.word	0x200005e0
 8019448:	2000017c 	.word	0x2000017c
 801944c:	0801ab12 	.word	0x0801ab12

08019450 <APP_LCD_Clear>:
// Clear Screen
// IN: -
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Clear(void)
{
 8019450:	b570      	push	{r4, r5, r6, lr}
  if( lcd_testmode )
 8019452:	4b4d      	ldr	r3, [pc, #308]	; (8019588 <APP_LCD_Clear+0x138>)
 8019454:	781d      	ldrb	r5, [r3, #0]
 8019456:	2d00      	cmp	r5, #0
 8019458:	f040 8093 	bne.w	8019582 <APP_LCD_Clear+0x132>
    return -1; // direct access disabled in testmode

  switch( mios32_lcd_parameters.lcd_type ) {
 801945c:	484b      	ldr	r0, [pc, #300]	; (801958c <APP_LCD_Clear+0x13c>)
 801945e:	7801      	ldrb	r1, [r0, #0]
 8019460:	317f      	adds	r1, #127	; 0x7f
 8019462:	b2ca      	uxtb	r2, r1
 8019464:	2a05      	cmp	r2, #5
 8019466:	f200 8087 	bhi.w	8019578 <APP_LCD_Clear+0x128>
 801946a:	b24c      	sxtb	r4, r1
 801946c:	2301      	movs	r3, #1
 801946e:	fa03 f004 	lsl.w	r0, r3, r4
 8019472:	f010 0423 	ands.w	r4, r0, #35	; 0x23
 8019476:	d109      	bne.n	801948c <APP_LCD_Clear+0x3c>
 8019478:	f010 0518 	ands.w	r5, r0, #24
 801947c:	d143      	bne.n	8019506 <APP_LCD_Clear+0xb6>
 801947e:	0742      	lsls	r2, r0, #29
 8019480:	d57a      	bpl.n	8019578 <APP_LCD_Clear+0x128>
  case MIOS32_LCD_TYPE_GLCD_DOG: {
    s32 error = 0;
    u8 x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);
 8019482:	4843      	ldr	r0, [pc, #268]	; (8019590 <APP_LCD_Clear+0x140>)
 8019484:	f7f7 ff5a 	bl	801133c <MIOS32_LCD_FontInit>

    // send data
    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 8019488:	462c      	mov	r4, r5
 801948a:	e021      	b.n	80194d0 <APP_LCD_Clear+0x80>
  case MIOS32_LCD_TYPE_GLCD_SED1520: {
    s32 error = 0;
    int x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);
 801948c:	4840      	ldr	r0, [pc, #256]	; (8019590 <APP_LCD_Clear+0x140>)
 801948e:	f7f7 ff55 	bl	801133c <MIOS32_LCD_FontInit>

  switch( mios32_lcd_parameters.lcd_type ) {
  case MIOS32_LCD_TYPE_GLCD_KS0108:
  case MIOS32_LCD_TYPE_GLCD_KS0108_INVCS:
  case MIOS32_LCD_TYPE_GLCD_SED1520: {
    s32 error = 0;
 8019492:	462c      	mov	r4, r5
    int x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 8019494:	493d      	ldr	r1, [pc, #244]	; (801958c <APP_LCD_Clear+0x13c>)
 8019496:	88ca      	ldrh	r2, [r1, #6]
      error |= MIOS32_LCD_CursorSet(0, y);
 8019498:	2000      	movs	r0, #0
    int x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 801949a:	ebb5 0fd2 	cmp.w	r5, r2, lsr #3
 801949e:	da10      	bge.n	80194c2 <APP_LCD_Clear+0x72>
      error |= MIOS32_LCD_CursorSet(0, y);
 80194a0:	b2a9      	uxth	r1, r5
 80194a2:	f7f7 ff13 	bl	80112cc <MIOS32_LCD_CursorSet>
      for(x=0; x<mios32_lcd_parameters.width; ++x)
 80194a6:	2600      	movs	r6, #0

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
      error |= MIOS32_LCD_CursorSet(0, y);
 80194a8:	4304      	orrs	r4, r0
      for(x=0; x<mios32_lcd_parameters.width; ++x)
 80194aa:	4b38      	ldr	r3, [pc, #224]	; (801958c <APP_LCD_Clear+0x13c>)
 80194ac:	8898      	ldrh	r0, [r3, #4]
 80194ae:	4286      	cmp	r6, r0
 80194b0:	da05      	bge.n	80194be <APP_LCD_Clear+0x6e>
	error |= APP_LCD_Data(0x00);
 80194b2:	2000      	movs	r0, #0
 80194b4:	f7ff fd26 	bl	8018f04 <APP_LCD_Data>
    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
      error |= MIOS32_LCD_CursorSet(0, y);
      for(x=0; x<mios32_lcd_parameters.width; ++x)
 80194b8:	3601      	adds	r6, #1
	error |= APP_LCD_Data(0x00);
 80194ba:	4304      	orrs	r4, r0
 80194bc:	e7f5      	b.n	80194aa <APP_LCD_Clear+0x5a>
    int x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 80194be:	3501      	adds	r5, #1
 80194c0:	e7e8      	b.n	8019494 <APP_LCD_Clear+0x44>
      for(x=0; x<mios32_lcd_parameters.width; ++x)
	error |= APP_LCD_Data(0x00);
    }

    // set X=0, Y=0
    error |= MIOS32_LCD_CursorSet(0, 0);
 80194c2:	4601      	mov	r1, r0
 80194c4:	f7f7 ff02 	bl	80112cc <MIOS32_LCD_CursorSet>
 80194c8:	4320      	orrs	r0, r4

    return error;
 80194ca:	bd70      	pop	{r4, r5, r6, pc}

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    // send data
    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 80194cc:	3401      	adds	r4, #1
 80194ce:	b2e4      	uxtb	r4, r4
 80194d0:	492e      	ldr	r1, [pc, #184]	; (801958c <APP_LCD_Clear+0x13c>)
 80194d2:	88ca      	ldrh	r2, [r1, #6]
      error |= MIOS32_LCD_CursorSet(0, y);
 80194d4:	2000      	movs	r0, #0

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    // send data
    for(y=0; y<(mios32_lcd_parameters.height/8); ++y) {
 80194d6:	ebb4 0fd2 	cmp.w	r4, r2, lsr #3
 80194da:	d248      	bcs.n	801956e <APP_LCD_Clear+0x11e>
      error |= MIOS32_LCD_CursorSet(0, y);
 80194dc:	4621      	mov	r1, r4
 80194de:	f7f7 fef5 	bl	80112cc <MIOS32_LCD_CursorSet>
 80194e2:	4305      	orrs	r5, r0

      // select all LCDs
      APP_LCD_SERGLCD_CS_Set(1, 1);
 80194e4:	2001      	movs	r0, #1
 80194e6:	f7ff fbd7 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>
      MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC
 80194ea:	2001      	movs	r0, #1
 80194ec:	f7f9 fedc 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

      for(x=0; x<mios32_lcd_parameters.width; ++x)
 80194f0:	2600      	movs	r6, #0
 80194f2:	4b26      	ldr	r3, [pc, #152]	; (801958c <APP_LCD_Clear+0x13c>)
 80194f4:	8898      	ldrh	r0, [r3, #4]
 80194f6:	42b0      	cmp	r0, r6
 80194f8:	d9e8      	bls.n	80194cc <APP_LCD_Clear+0x7c>
	MIOS32_BOARD_J15_SerDataShift(0x00);
 80194fa:	2000      	movs	r0, #0

      // select all LCDs
      APP_LCD_SERGLCD_CS_Set(1, 1);
      MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC

      for(x=0; x<mios32_lcd_parameters.width; ++x)
 80194fc:	3601      	adds	r6, #1
	MIOS32_BOARD_J15_SerDataShift(0x00);
 80194fe:	f7f9 fe9f 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>

      // select all LCDs
      APP_LCD_SERGLCD_CS_Set(1, 1);
      MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC

      for(x=0; x<mios32_lcd_parameters.width; ++x)
 8019502:	b2f6      	uxtb	r6, r6
 8019504:	e7f5      	b.n	80194f2 <APP_LCD_Clear+0xa2>
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    s32 error = 0;
    u8 x, y;

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);
 8019506:	4822      	ldr	r0, [pc, #136]	; (8019590 <APP_LCD_Clear+0x140>)
 8019508:	f7f7 ff18 	bl	801133c <MIOS32_LCD_FontInit>
    return error;
  } break;

  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    s32 error = 0;
 801950c:	4625      	mov	r5, r4

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    // send data
    for(y=0; y<mios32_lcd_parameters.height/8; ++y) {
 801950e:	491f      	ldr	r1, [pc, #124]	; (801958c <APP_LCD_Clear+0x13c>)
 8019510:	88ca      	ldrh	r2, [r1, #6]
      error |= MIOS32_LCD_CursorSet(0, y);
 8019512:	2000      	movs	r0, #0

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    // send data
    for(y=0; y<mios32_lcd_parameters.height/8; ++y) {
 8019514:	ebb4 0fd2 	cmp.w	r4, r2, lsr #3
 8019518:	d229      	bcs.n	801956e <APP_LCD_Clear+0x11e>
      error |= MIOS32_LCD_CursorSet(0, y);
 801951a:	4621      	mov	r1, r4
 801951c:	f7f7 fed6 	bl	80112cc <MIOS32_LCD_CursorSet>
 8019520:	4305      	orrs	r5, r0

      // select all LCDs
      APP_LCD_SERGLCD_CS_Set(1, 1);
 8019522:	2001      	movs	r0, #1
 8019524:	f7ff fbb8 	bl	8018c98 <APP_LCD_SERGLCD_CS_Set.constprop.2>

      // alternative pinning option for applications which want to access CLCD and SER LCDs
      if( lcd_alt_pinning ) {
 8019528:	4b1a      	ldr	r3, [pc, #104]	; (8019594 <APP_LCD_Clear+0x144>)
 801952a:	781e      	ldrb	r6, [r3, #0]
 801952c:	b196      	cbz	r6, 8019554 <APP_LCD_Clear+0x104>
	APP_LCD_ExtPort_PinSet(2, 1); // DC
 801952e:	2002      	movs	r0, #2
 8019530:	2101      	movs	r1, #1
 8019532:	f7ff fa8d 	bl	8018a50 <APP_LCD_ExtPort_PinSet>

	// send data
	for(x=0; x<mios32_lcd_parameters.width; ++x)
 8019536:	2600      	movs	r6, #0
 8019538:	4a14      	ldr	r2, [pc, #80]	; (801958c <APP_LCD_Clear+0x13c>)
 801953a:	8893      	ldrh	r3, [r2, #4]
 801953c:	42b3      	cmp	r3, r6
 801953e:	d906      	bls.n	801954e <APP_LCD_Clear+0xfe>
	  APP_LCD_ExtPort_SerDataShift(0x00, 0);
 8019540:	2000      	movs	r0, #0
 8019542:	4601      	mov	r1, r0
 8019544:	f7ff fb04 	bl	8018b50 <APP_LCD_ExtPort_SerDataShift>
      // alternative pinning option for applications which want to access CLCD and SER LCDs
      if( lcd_alt_pinning ) {
	APP_LCD_ExtPort_PinSet(2, 1); // DC

	// send data
	for(x=0; x<mios32_lcd_parameters.width; ++x)
 8019548:	1c70      	adds	r0, r6, #1
 801954a:	b2c6      	uxtb	r6, r0
 801954c:	e7f4      	b.n	8019538 <APP_LCD_Clear+0xe8>

    // use default font
    MIOS32_LCD_FontInit((u8 *)GLCD_FONT_NORMAL);

    // send data
    for(y=0; y<mios32_lcd_parameters.height/8; ++y) {
 801954e:	3401      	adds	r4, #1
 8019550:	b2e4      	uxtb	r4, r4
 8019552:	e7dc      	b.n	801950e <APP_LCD_Clear+0xbe>

	// send data
	for(x=0; x<mios32_lcd_parameters.width; ++x)
	  APP_LCD_ExtPort_SerDataShift(0x00, 0);
      } else {
	MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC
 8019554:	2001      	movs	r0, #1
 8019556:	f7f9 fea7 	bl	80132a8 <MIOS32_BOARD_J15_RS_Set>

	for(x=0; x<mios32_lcd_parameters.width; ++x)
 801955a:	480c      	ldr	r0, [pc, #48]	; (801958c <APP_LCD_Clear+0x13c>)
 801955c:	8881      	ldrh	r1, [r0, #4]
 801955e:	42b1      	cmp	r1, r6
 8019560:	d9f5      	bls.n	801954e <APP_LCD_Clear+0xfe>
	  MIOS32_BOARD_J15_SerDataShift(0x00);
 8019562:	2000      	movs	r0, #0
	for(x=0; x<mios32_lcd_parameters.width; ++x)
	  APP_LCD_ExtPort_SerDataShift(0x00, 0);
      } else {
	MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC

	for(x=0; x<mios32_lcd_parameters.width; ++x)
 8019564:	3601      	adds	r6, #1
	  MIOS32_BOARD_J15_SerDataShift(0x00);
 8019566:	f7f9 fe6b 	bl	8013240 <MIOS32_BOARD_J15_SerDataShift>
	for(x=0; x<mios32_lcd_parameters.width; ++x)
	  APP_LCD_ExtPort_SerDataShift(0x00, 0);
      } else {
	MIOS32_BOARD_J15_RS_Set(1); // RS pin used to control DC

	for(x=0; x<mios32_lcd_parameters.width; ++x)
 801956a:	b2f6      	uxtb	r6, r6
 801956c:	e7f5      	b.n	801955a <APP_LCD_Clear+0x10a>
	  MIOS32_BOARD_J15_SerDataShift(0x00);
      }
    }

    // set X=0, Y=0
    error |= MIOS32_LCD_CursorSet(0, 0);
 801956e:	4601      	mov	r1, r0
 8019570:	f7f7 feac 	bl	80112cc <MIOS32_LCD_CursorSet>
 8019574:	4328      	orrs	r0, r5

    return error;
 8019576:	bd70      	pop	{r4, r5, r6, pc}
  case MIOS32_LCD_TYPE_CLCD:
  case MIOS32_LCD_TYPE_CLCD_DOG:
  case MIOS32_LCD_TYPE_CLCD_PP:
  default:
    // -> send clear command
    return APP_LCD_Cmd(0x01);
 8019578:	2001      	movs	r0, #1
  }

  return -3; // not supported
}
 801957a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  case MIOS32_LCD_TYPE_CLCD:
  case MIOS32_LCD_TYPE_CLCD_DOG:
  case MIOS32_LCD_TYPE_CLCD_PP:
  default:
    // -> send clear command
    return APP_LCD_Cmd(0x01);
 801957e:	f7ff bc27 	b.w	8018dd0 <APP_LCD_Cmd>
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_Clear(void)
{
  if( lcd_testmode )
    return -1; // direct access disabled in testmode
 8019582:	f04f 30ff 	mov.w	r0, #4294967295
    // -> send clear command
    return APP_LCD_Cmd(0x01);
  }

  return -3; // not supported
}
 8019586:	bd70      	pop	{r4, r5, r6, pc}
 8019588:	200005dd 	.word	0x200005dd
 801958c:	2000313a 	.word	0x2000313a
 8019590:	0801ab16 	.word	0x0801ab16
 8019594:	200005e8 	.word	0x200005e8

08019598 <APP_LCD_GCursorSet>:
// Sets graphical cursor to given position
// IN: <x> and <y>
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_GCursorSet(u16 x, u16 y)
{
 8019598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if( lcd_testmode )
 801959a:	4b32      	ldr	r3, [pc, #200]	; (8019664 <APP_LCD_GCursorSet+0xcc>)
// Sets graphical cursor to given position
// IN: <x> and <y>
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_GCursorSet(u16 x, u16 y)
{
 801959c:	4604      	mov	r4, r0
  if( lcd_testmode )
 801959e:	7818      	ldrb	r0, [r3, #0]
// Sets graphical cursor to given position
// IN: <x> and <y>
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_GCursorSet(u16 x, u16 y)
{
 80195a0:	460d      	mov	r5, r1
  if( lcd_testmode )
 80195a2:	2800      	cmp	r0, #0
 80195a4:	d158      	bne.n	8019658 <APP_LCD_GCursorSet+0xc0>
    return -1; // direct access disabled in testmode

  switch( mios32_lcd_parameters.lcd_type ) {
 80195a6:	4e30      	ldr	r6, [pc, #192]	; (8019668 <APP_LCD_GCursorSet+0xd0>)
 80195a8:	7831      	ldrb	r1, [r6, #0]
 80195aa:	3981      	subs	r1, #129	; 0x81
 80195ac:	2905      	cmp	r1, #5
 80195ae:	d856      	bhi.n	801965e <APP_LCD_GCursorSet+0xc6>
 80195b0:	e8df f001 	tbb	[pc, r1]
 80195b4:	3d1b0303 	.word	0x3d1b0303
 80195b8:	0d3d      	.short	0x0d3d
  case MIOS32_LCD_TYPE_GLCD_KS0108:
  case MIOS32_LCD_TYPE_GLCD_KS0108_INVCS: {
    s32 error = 0;

    // set X position
    error |= APP_LCD_Cmd(0x40 | (x % 64));
 80195ba:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 80195be:	f044 0040 	orr.w	r0, r4, #64	; 0x40
 80195c2:	f7ff fc05 	bl	8018dd0 <APP_LCD_Cmd>
 80195c6:	4604      	mov	r4, r0

    // set Y position
    error |= APP_LCD_Cmd(0xb8 | ((y>>3) & 0x7));
 80195c8:	f3c5 00c2 	ubfx	r0, r5, #3, #3
 80195cc:	e00a      	b.n	80195e4 <APP_LCD_GCursorSet+0x4c>
  case MIOS32_LCD_TYPE_GLCD_SED1520: {
    s32 error = 0;

    // set X position
#if SED1520_POLLIN_WINTEK_WD_G1203T
    error |= APP_LCD_Cmd(0x00 | (x % 61));
 80195ce:	233d      	movs	r3, #61	; 0x3d
 80195d0:	fbb4 f2f3 	udiv	r2, r4, r3
 80195d4:	fb03 4412 	mls	r4, r3, r2, r4
 80195d8:	b2e0      	uxtb	r0, r4
 80195da:	f7ff fbf9 	bl	8018dd0 <APP_LCD_Cmd>
 80195de:	4604      	mov	r4, r0
#else
    error |= APP_LCD_Cmd(0x00 | (x % 64));
#endif

    // set Y position
    error |= APP_LCD_Cmd(0xb8 | ((y>>3) & 0x3));
 80195e0:	f3c5 00c1 	ubfx	r0, r5, #3, #2
 80195e4:	f040 00b8 	orr.w	r0, r0, #184	; 0xb8
 80195e8:	e032      	b.n	8019650 <APP_LCD_GCursorSet+0xb8>

  case MIOS32_LCD_TYPE_GLCD_DOG: {
    s32 error = 0;
  
    // set X position
    error |= APP_LCD_Cmd(0x10 | (((x % mios32_lcd_parameters.width) >> 4) & 0x0f));   // First send MSB nibble
 80195ea:	88b7      	ldrh	r7, [r6, #4]
 80195ec:	fbb4 f2f7 	udiv	r2, r4, r7
 80195f0:	fb07 4012 	mls	r0, r7, r2, r4
 80195f4:	f3c0 1103 	ubfx	r1, r0, #4, #4
 80195f8:	f041 0010 	orr.w	r0, r1, #16
 80195fc:	f7ff fbe8 	bl	8018dd0 <APP_LCD_Cmd>
    error |= APP_LCD_Cmd(0x00 | ((x % mios32_lcd_parameters.width) & 0x0f)); // Then send LSB nibble
 8019600:	88b3      	ldrh	r3, [r6, #4]
 8019602:	fbb4 f2f3 	udiv	r2, r4, r3
 8019606:	fb03 4412 	mls	r4, r3, r2, r4

  case MIOS32_LCD_TYPE_GLCD_DOG: {
    s32 error = 0;
  
    // set X position
    error |= APP_LCD_Cmd(0x10 | (((x % mios32_lcd_parameters.width) >> 4) & 0x0f));   // First send MSB nibble
 801960a:	4607      	mov	r7, r0
    error |= APP_LCD_Cmd(0x00 | ((x % mios32_lcd_parameters.width) & 0x0f)); // Then send LSB nibble
 801960c:	f004 000f 	and.w	r0, r4, #15
 8019610:	f7ff fbde 	bl	8018dd0 <APP_LCD_Cmd>
 8019614:	ea40 0407 	orr.w	r4, r0, r7

    // set Y position
    error |= APP_LCD_Cmd(0xb0 | ((y>>3) % (mios32_lcd_parameters.height/8)));
 8019618:	88f0      	ldrh	r0, [r6, #6]
 801961a:	08ed      	lsrs	r5, r5, #3
 801961c:	08c1      	lsrs	r1, r0, #3
 801961e:	fb95 f3f1 	sdiv	r3, r5, r1
 8019622:	fb01 5513 	mls	r5, r1, r3, r5
 8019626:	f065 024f 	orn	r2, r5, #79	; 0x4f
 801962a:	b2d0      	uxtb	r0, r2
 801962c:	e010      	b.n	8019650 <APP_LCD_GCursorSet+0xb8>
  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    s32 error = 0;

    // set X position
    error |= APP_LCD_Cmd(0x00 | (x & 0xf));
 801962e:	f004 000f 	and.w	r0, r4, #15
 8019632:	f7ff fbcd 	bl	8018dd0 <APP_LCD_Cmd>
    error |= APP_LCD_Cmd(0x10 | ((x>>4) & 0xf));
 8019636:	f3c4 1103 	ubfx	r1, r4, #4, #4
  case MIOS32_LCD_TYPE_GLCD_SSD1306:
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    s32 error = 0;

    // set X position
    error |= APP_LCD_Cmd(0x00 | (x & 0xf));
 801963a:	4606      	mov	r6, r0
    error |= APP_LCD_Cmd(0x10 | ((x>>4) & 0xf));
 801963c:	f041 0010 	orr.w	r0, r1, #16
 8019640:	f7ff fbc6 	bl	8018dd0 <APP_LCD_Cmd>

    // set Y position
    error |= APP_LCD_Cmd(0xb0 | ((y>>3) & 7));
 8019644:	f3c5 03c2 	ubfx	r3, r5, #3, #3
  case MIOS32_LCD_TYPE_GLCD_SSD1306_ROTATED: {
    s32 error = 0;

    // set X position
    error |= APP_LCD_Cmd(0x00 | (x & 0xf));
    error |= APP_LCD_Cmd(0x10 | ((x>>4) & 0xf));
 8019648:	ea40 0406 	orr.w	r4, r0, r6

    // set Y position
    error |= APP_LCD_Cmd(0xb0 | ((y>>3) & 7));
 801964c:	f043 00b0 	orr.w	r0, r3, #176	; 0xb0
 8019650:	f7ff fbbe 	bl	8018dd0 <APP_LCD_Cmd>
 8019654:	4320      	orrs	r0, r4

    return error;
 8019656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_GCursorSet(u16 x, u16 y)
{
  if( lcd_testmode )
    return -1; // direct access disabled in testmode
 8019658:	f04f 30ff 	mov.w	r0, #4294967295
 801965c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    return error;
  } break;
  }

  return -3; // not supported
 801965e:	f06f 0002 	mvn.w	r0, #2
}
 8019662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019664:	200005dd 	.word	0x200005dd
 8019668:	2000313a 	.word	0x2000313a

0801966c <APP_LCD_CursorSet>:
// IN: <column> and <line>
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_CursorSet(u16 column, u16 line)
{
  if( lcd_testmode )
 801966c:	4b0d      	ldr	r3, [pc, #52]	; (80196a4 <APP_LCD_CursorSet+0x38>)
 801966e:	781a      	ldrb	r2, [r3, #0]
 8019670:	2a00      	cmp	r2, #0
 8019672:	d114      	bne.n	801969e <APP_LCD_CursorSet+0x32>
    return -1; // direct access disabled in testmode

  if( mios32_lcd_parameters.lcd_type >= 0x80 ) { // GLCD
 8019674:	4b0c      	ldr	r3, [pc, #48]	; (80196a8 <APP_LCD_CursorSet+0x3c>)
 8019676:	f993 2000 	ldrsb.w	r2, [r3]
 801967a:	2a00      	cmp	r2, #0
 801967c:	da05      	bge.n	801968a <APP_LCD_CursorSet+0x1e>
    // mios32_lcd_x/y set by MIOS32_LCD_CursorSet() function
    return APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
 801967e:	4b0b      	ldr	r3, [pc, #44]	; (80196ac <APP_LCD_CursorSet+0x40>)
 8019680:	490b      	ldr	r1, [pc, #44]	; (80196b0 <APP_LCD_CursorSet+0x44>)
 8019682:	8818      	ldrh	r0, [r3, #0]
 8019684:	8809      	ldrh	r1, [r1, #0]
 8019686:	f7ff bf87 	b.w	8019598 <APP_LCD_GCursorSet>
  } else { // CLCD
    // exit with error if line is not in allowed range
    if( line >= MIOS32_LCD_MAX_MAP_LINES )
 801968a:	2903      	cmp	r1, #3
 801968c:	d807      	bhi.n	801969e <APP_LCD_CursorSet+0x32>
      return -1;

    // -> set cursor address
    return APP_LCD_Cmd(0x80 | (mios32_lcd_cursor_map[line] + column));
 801968e:	4b09      	ldr	r3, [pc, #36]	; (80196b4 <APP_LCD_CursorSet+0x48>)
 8019690:	5c59      	ldrb	r1, [r3, r1]
 8019692:	1808      	adds	r0, r1, r0
 8019694:	f060 027f 	orn	r2, r0, #127	; 0x7f
 8019698:	b2d0      	uxtb	r0, r2
 801969a:	f7ff bb99 	b.w	8018dd0 <APP_LCD_Cmd>
  }

  return -3; // not supported
}
 801969e:	f04f 30ff 	mov.w	r0, #4294967295
 80196a2:	4770      	bx	lr
 80196a4:	200005dd 	.word	0x200005dd
 80196a8:	2000313a 	.word	0x2000313a
 80196ac:	2000314c 	.word	0x2000314c
 80196b0:	20003138 	.word	0x20003138
 80196b4:	20003146 	.word	0x20003146

080196b8 <APP_LCD_BColourSet>:
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_BColourSet(u32 rgb)
{
  return -3; // not supported
}
 80196b8:	f06f 0002 	mvn.w	r0, #2
 80196bc:	4770      	bx	lr

080196be <APP_LCD_FColourSet>:
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_FColourSet(u32 rgb)
{
  return -3; // not supported
}
 80196be:	f06f 0002 	mvn.w	r0, #2
 80196c2:	4770      	bx	lr

080196c4 <APP_LCD_BitmapPrint>:
// Transfers a Bitmap within given boundaries to the LCD
// IN: bitmap
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_BitmapPrint(mios32_lcd_bitmap_t bitmap)
{
 80196c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80196c8:	b085      	sub	sp, #20
 80196ca:	ab04      	add	r3, sp, #16
 80196cc:	e903 0007 	stmdb	r3, {r0, r1, r2}
  if( lcd_testmode )
 80196d0:	4823      	ldr	r0, [pc, #140]	; (8019760 <APP_LCD_BitmapPrint+0x9c>)
 80196d2:	7804      	ldrb	r4, [r0, #0]
 80196d4:	b114      	cbz	r4, 80196dc <APP_LCD_BitmapPrint+0x18>
    return -1; // direct access disabled in testmode
 80196d6:	f04f 30ff 	mov.w	r0, #4294967295
 80196da:	e03d      	b.n	8019758 <APP_LCD_BitmapPrint+0x94>

  if( !MIOS32_LCD_TypeIsGLCD() )
 80196dc:	f7f7 fde8 	bl	80112b0 <MIOS32_LCD_TypeIsGLCD>
 80196e0:	2800      	cmp	r0, #0
 80196e2:	d0f8      	beq.n	80196d6 <APP_LCD_BitmapPrint+0x12>
    return -1; // no GLCD

  // abort if max. width reached
  if( mios32_lcd_x >= mios32_lcd_parameters.width )
 80196e4:	491f      	ldr	r1, [pc, #124]	; (8019764 <APP_LCD_BitmapPrint+0xa0>)
 80196e6:	4a20      	ldr	r2, [pc, #128]	; (8019768 <APP_LCD_BitmapPrint+0xa4>)
 80196e8:	880f      	ldrh	r7, [r1, #0]
 80196ea:	8893      	ldrh	r3, [r2, #4]
 80196ec:	42bb      	cmp	r3, r7
 80196ee:	d92f      	bls.n	8019750 <APP_LCD_BitmapPrint+0x8c>
  // all GLCDs support the same bitmap scrambling
  int line;
  int y_lines = (bitmap.height >> 3);

  u16 initial_x = mios32_lcd_x;
  u16 initial_y = mios32_lcd_y;
 80196f0:	481e      	ldr	r0, [pc, #120]	; (801976c <APP_LCD_BitmapPrint+0xa8>)
  if( mios32_lcd_x >= mios32_lcd_parameters.width )
    return -2;

  // all GLCDs support the same bitmap scrambling
  int line;
  int y_lines = (bitmap.height >> 3);
 80196f2:	f8bd 600a 	ldrh.w	r6, [sp, #10]

  u16 initial_x = mios32_lcd_x;
  u16 initial_y = mios32_lcd_y;
 80196f6:	f8b0 8000 	ldrh.w	r8, [r0]
  if( mios32_lcd_x >= mios32_lcd_parameters.width )
    return -2;

  // all GLCDs support the same bitmap scrambling
  int line;
  int y_lines = (bitmap.height >> 3);
 80196fa:	08f6      	lsrs	r6, r6, #3

  u16 initial_x = mios32_lcd_x;
  u16 initial_y = mios32_lcd_y;
  for(line=0; line<y_lines; ++line) {
 80196fc:	42b4      	cmp	r4, r6
 80196fe:	da1c      	bge.n	801973a <APP_LCD_BitmapPrint+0x76>

    // calculate pointer to bitmap line
    u8 *memory_ptr = bitmap.memory + line * bitmap.line_offset;
 8019700:	f8bd 900c 	ldrh.w	r9, [sp, #12]
 8019704:	9d01      	ldr	r5, [sp, #4]
 8019706:	fb09 5904 	mla	r9, r9, r4, r5

    // set graphical cursor after second line has reached
    if( line > 0 ) {
 801970a:	b14c      	cbz	r4, 8019720 <APP_LCD_BitmapPrint+0x5c>
      mios32_lcd_x = initial_x;
      mios32_lcd_y += 8;
 801970c:	4817      	ldr	r0, [pc, #92]	; (801976c <APP_LCD_BitmapPrint+0xa8>)
    // calculate pointer to bitmap line
    u8 *memory_ptr = bitmap.memory + line * bitmap.line_offset;

    // set graphical cursor after second line has reached
    if( line > 0 ) {
      mios32_lcd_x = initial_x;
 801970e:	4b15      	ldr	r3, [pc, #84]	; (8019764 <APP_LCD_BitmapPrint+0xa0>)
      mios32_lcd_y += 8;
 8019710:	8801      	ldrh	r1, [r0, #0]
    // calculate pointer to bitmap line
    u8 *memory_ptr = bitmap.memory + line * bitmap.line_offset;

    // set graphical cursor after second line has reached
    if( line > 0 ) {
      mios32_lcd_x = initial_x;
 8019712:	801f      	strh	r7, [r3, #0]
      mios32_lcd_y += 8;
 8019714:	3108      	adds	r1, #8
 8019716:	b289      	uxth	r1, r1
 8019718:	8001      	strh	r1, [r0, #0]
      APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
 801971a:	4638      	mov	r0, r7
 801971c:	f7ff ff3c 	bl	8019598 <APP_LCD_GCursorSet>
// Transfers a Bitmap within given boundaries to the LCD
// IN: bitmap
// OUT: returns < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 APP_LCD_BitmapPrint(mios32_lcd_bitmap_t bitmap)
{
 8019720:	2500      	movs	r5, #0
      APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
    }

    // transfer character
    int x;
    for(x=0; x<bitmap.width; ++x)
 8019722:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 8019726:	4295      	cmp	r5, r2
 8019728:	da05      	bge.n	8019736 <APP_LCD_BitmapPrint+0x72>
      APP_LCD_Data(*memory_ptr++);
 801972a:	f819 0005 	ldrb.w	r0, [r9, r5]
 801972e:	f7ff fbe9 	bl	8018f04 <APP_LCD_Data>
      APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
    }

    // transfer character
    int x;
    for(x=0; x<bitmap.width; ++x)
 8019732:	3501      	adds	r5, #1
 8019734:	e7f5      	b.n	8019722 <APP_LCD_BitmapPrint+0x5e>
  int line;
  int y_lines = (bitmap.height >> 3);

  u16 initial_x = mios32_lcd_x;
  u16 initial_y = mios32_lcd_y;
  for(line=0; line<y_lines; ++line) {
 8019736:	3401      	adds	r4, #1
 8019738:	e7e0      	b.n	80196fc <APP_LCD_BitmapPrint+0x38>
    for(x=0; x<bitmap.width; ++x)
      APP_LCD_Data(*memory_ptr++);
  }

  // fix graphical cursor if more than one line has been print
  if( y_lines >= 1 ) {
 801973a:	b166      	cbz	r6, 8019756 <APP_LCD_BitmapPrint+0x92>
    mios32_lcd_y = initial_y;
 801973c:	490b      	ldr	r1, [pc, #44]	; (801976c <APP_LCD_BitmapPrint+0xa8>)
    APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
 801973e:	4a09      	ldr	r2, [pc, #36]	; (8019764 <APP_LCD_BitmapPrint+0xa0>)
      APP_LCD_Data(*memory_ptr++);
  }

  // fix graphical cursor if more than one line has been print
  if( y_lines >= 1 ) {
    mios32_lcd_y = initial_y;
 8019740:	f8a1 8000 	strh.w	r8, [r1]
    APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
 8019744:	8810      	ldrh	r0, [r2, #0]
 8019746:	4641      	mov	r1, r8
 8019748:	f7ff ff26 	bl	8019598 <APP_LCD_GCursorSet>
  }

  return 0; // no error
 801974c:	2000      	movs	r0, #0
 801974e:	e003      	b.n	8019758 <APP_LCD_BitmapPrint+0x94>
  if( !MIOS32_LCD_TypeIsGLCD() )
    return -1; // no GLCD

  // abort if max. width reached
  if( mios32_lcd_x >= mios32_lcd_parameters.width )
    return -2;
 8019750:	f06f 0001 	mvn.w	r0, #1
 8019754:	e000      	b.n	8019758 <APP_LCD_BitmapPrint+0x94>
  if( y_lines >= 1 ) {
    mios32_lcd_y = initial_y;
    APP_LCD_GCursorSet(mios32_lcd_x, mios32_lcd_y);
  }

  return 0; // no error
 8019756:	4630      	mov	r0, r6
}
 8019758:	b005      	add	sp, #20
 801975a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801975e:	bf00      	nop
 8019760:	200005dd 	.word	0x200005dd
 8019764:	2000314c 	.word	0x2000314c
 8019768:	2000313a 	.word	0x2000313a
 801976c:	20003138 	.word	0x20003138

08019770 <Genesis_OPN2Write>:
void Genesis_OPN2Write(u8 board, u8 addrhi, u8 address, u8 data){
    board &= 0x03;
    addrhi &= 0x01;
    //Save chip state
    u8 chan, op, reg;
    if(address <= 0x2F){
 8019770:	2a2f      	cmp	r2, #47	; 0x2f
    for(i=0; i<GENESIS_COUNT; i++){
        Genesis_Reset(i);
    }
}

void Genesis_OPN2Write(u8 board, u8 addrhi, u8 address, u8 data){
 8019772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019774:	4614      	mov	r4, r2
 8019776:	461e      	mov	r6, r3
    board &= 0x03;
 8019778:	f000 0703 	and.w	r7, r0, #3
    addrhi &= 0x01;
 801977c:	f001 0501 	and.w	r5, r1, #1
    //Save chip state
    u8 chan, op, reg;
    if(address <= 0x2F){
 8019780:	d808      	bhi.n	8019794 <Genesis_OPN2Write+0x24>
        if(address >= 0x20 && !addrhi){
 8019782:	2a1f      	cmp	r2, #31
 8019784:	d94f      	bls.n	8019826 <Genesis_OPN2Write+0xb6>
 8019786:	2d00      	cmp	r5, #0
 8019788:	d14d      	bne.n	8019826 <Genesis_OPN2Write+0xb6>
            //OPN2 global register
            reg = OPN2GlobalRegs[address - 0x20];
 801978a:	4849      	ldr	r0, [pc, #292]	; (80198b0 <Genesis_OPN2Write+0x140>)
 801978c:	1881      	adds	r1, r0, r2
 801978e:	f811 1c20 	ldrb.w	r1, [r1, #-32]
 8019792:	e029      	b.n	80197e8 <Genesis_OPN2Write+0x78>
            if(reg < 0xFF){
                genesis[board].opn2.ALL[reg] = data;
            }
        }
    }else if(address <= 0x9F){
 8019794:	2a9f      	cmp	r2, #159	; 0x9f
 8019796:	d81e      	bhi.n	80197d6 <Genesis_OPN2Write+0x66>
        chan = (address & 0x03);
 8019798:	f002 0203 	and.w	r2, r2, #3
        if(chan != 0x03){ //No channel 4 in first half
 801979c:	2a03      	cmp	r2, #3
 801979e:	d042      	beq.n	8019826 <Genesis_OPN2Write+0xb6>
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
 80197a0:	eb02 0045 	add.w	r0, r2, r5, lsl #1
            reg = ((address & 0xF0) >> 4) - 3;
 80197a4:	0923      	lsrs	r3, r4, #4
            op = ((address & 0x80) >> 3) | ((address & 0x40) >> 1); //Ops 1,2,3,4: 0x30, 0x38, 0x34, 0x3C
            genesis[board].opn2.chan[chan].op[op].ALL[reg] = data;
 80197a6:	1941      	adds	r1, r0, r5
    }else if(address <= 0x9F){
        chan = (address & 0x03);
        if(chan != 0x03){ //No channel 4 in first half
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
            reg = ((address & 0xF0) >> 4) - 3;
            op = ((address & 0x80) >> 3) | ((address & 0x40) >> 1); //Ops 1,2,3,4: 0x30, 0x38, 0x34, 0x3C
 80197a8:	f024 007f 	bic.w	r0, r4, #127	; 0x7f
        }
    }else if(address <= 0x9F){
        chan = (address & 0x03);
        if(chan != 0x03){ //No channel 4 in first half
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
            reg = ((address & 0xF0) >> 4) - 3;
 80197ac:	1eda      	subs	r2, r3, #3
            op = ((address & 0x80) >> 3) | ((address & 0x40) >> 1); //Ops 1,2,3,4: 0x30, 0x38, 0x34, 0x3C
 80197ae:	08c0      	lsrs	r0, r0, #3
 80197b0:	f004 0340 	and.w	r3, r4, #64	; 0x40
            genesis[board].opn2.chan[chan].op[op].ALL[reg] = data;
 80197b4:	f04f 0eda 	mov.w	lr, #218	; 0xda
 80197b8:	ea40 0053 	orr.w	r0, r0, r3, lsr #1
 80197bc:	fb0e f307 	mul.w	r3, lr, r7
 80197c0:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80197c4:	2307      	movs	r3, #7
 80197c6:	fb03 1000 	mla	r0, r3, r0, r1
 80197ca:	493a      	ldr	r1, [pc, #232]	; (80198b4 <Genesis_OPN2Write+0x144>)
 80197cc:	180b      	adds	r3, r1, r0
 80197ce:	fa53 f282 	uxtab	r2, r3, r2
 80197d2:	7516      	strb	r6, [r2, #20]
 80197d4:	e027      	b.n	8019826 <Genesis_OPN2Write+0xb6>
        }
    }else if(address <= 0xAE && address >= 0xA8){
 80197d6:	f102 0358 	add.w	r3, r2, #88	; 0x58
 80197da:	b2d8      	uxtb	r0, r3
 80197dc:	2806      	cmp	r0, #6
 80197de:	d80b      	bhi.n	80197f8 <Genesis_OPN2Write+0x88>
        //Channel 3 extra frequency
        reg = OPN2Ch3Regs[address - 0xA8];
 80197e0:	4835      	ldr	r0, [pc, #212]	; (80198b8 <Genesis_OPN2Write+0x148>)
 80197e2:	1883      	adds	r3, r0, r2
 80197e4:	f813 1ca8 	ldrb.w	r1, [r3, #-168]
        if(reg < 0xFF){
 80197e8:	29ff      	cmp	r1, #255	; 0xff
 80197ea:	d01c      	beq.n	8019826 <Genesis_OPN2Write+0xb6>
            genesis[board].opn2.ALL[reg] = data;
 80197ec:	23da      	movs	r3, #218	; 0xda
 80197ee:	fb03 1007 	mla	r0, r3, r7, r1
 80197f2:	4a30      	ldr	r2, [pc, #192]	; (80198b4 <Genesis_OPN2Write+0x144>)
 80197f4:	5416      	strb	r6, [r2, r0]
 80197f6:	e016      	b.n	8019826 <Genesis_OPN2Write+0xb6>
        }
    }else if(address <= 0xB6){
 80197f8:	2ab6      	cmp	r2, #182	; 0xb6
 80197fa:	d814      	bhi.n	8019826 <Genesis_OPN2Write+0xb6>
        chan = (address & 0x03);
 80197fc:	f002 0103 	and.w	r1, r2, #3
        if(chan != 0x03){ //No channel 4 in first half
 8019800:	2903      	cmp	r1, #3
 8019802:	d010      	beq.n	8019826 <Genesis_OPN2Write+0xb6>
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
 8019804:	eb01 0345 	add.w	r3, r1, r5, lsl #1
            reg = ((address & 0x10) >> 3) | ((address & 0x04) >> 2); //Regs 0,1,2,3: A0, A4, B0, B4
            genesis[board].opn2.chan[chan].ALL[reg] = data;
 8019808:	21da      	movs	r1, #218	; 0xda
        }
    }else if(address <= 0xB6){
        chan = (address & 0x03);
        if(chan != 0x03){ //No channel 4 in first half
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
            reg = ((address & 0x10) >> 3) | ((address & 0x04) >> 2); //Regs 0,1,2,3: A0, A4, B0, B4
 801980a:	f004 0010 	and.w	r0, r4, #16
            genesis[board].opn2.chan[chan].ALL[reg] = data;
 801980e:	195b      	adds	r3, r3, r5
 8019810:	4379      	muls	r1, r7
        }
    }else if(address <= 0xB6){
        chan = (address & 0x03);
        if(chan != 0x03){ //No channel 4 in first half
            chan += addrhi + (addrhi << 1); //Add 3 for channels 4, 5, 6
            reg = ((address & 0x10) >> 3) | ((address & 0x04) >> 2); //Regs 0,1,2,3: A0, A4, B0, B4
 8019812:	f3c2 0280 	ubfx	r2, r2, #2, #1
            genesis[board].opn2.chan[chan].ALL[reg] = data;
 8019816:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
 801981a:	eb01 1043 	add.w	r0, r1, r3, lsl #5
 801981e:	4b25      	ldr	r3, [pc, #148]	; (80198b4 <Genesis_OPN2Write+0x144>)
 8019820:	1819      	adds	r1, r3, r0
 8019822:	188a      	adds	r2, r1, r2
 8019824:	7416      	strb	r6, [r2, #16]
        }
    }//else { not a register; }
    //Perform chip write
    MIOS32_IRQ_Disable(); //Turn off interrupts
 8019826:	f7f8 ff21 	bl	801266c <MIOS32_IRQ_Disable>
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
 801982a:	4924      	ldr	r1, [pc, #144]	; (80198bc <Genesis_OPN2Write+0x14c>)
 801982c:	680b      	ldr	r3, [r1, #0]
 801982e:	b298      	uxth	r0, r3
 8019830:	6008      	str	r0, [r1, #0]
    u32 porte = GPIOE->ODR;
 8019832:	694a      	ldr	r2, [r1, #20]
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = address;
    a <<= 2; //Make room for board number
    a |= board;
 8019834:	ea47 0484 	orr.w	r4, r7, r4, lsl #2
    }//else { not a register; }
    //Perform chip write
    MIOS32_IRQ_Disable(); //Turn off interrupts
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
 8019838:	f422 437f 	bic.w	r3, r2, #65280	; 0xff00
 801983c:	f023 00f4 	bic.w	r0, r3, #244	; 0xf4
    u32 a = address;
    a <<= 2; //Make room for board number
    a |= board;
    a <<= 2; //A2 = 0 for OPN2 write, A1 = addrhi
    a |= addrhi;
 8019840:	ea45 0584 	orr.w	r5, r5, r4, lsl #2
    a <<= 4; //Move over into place, A0 = 0 for address write
    porte |= a; //Write to our temp copy
 8019844:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
    GPIOE->ODR = porte; //Write
 8019848:	6148      	str	r0, [r1, #20]
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
 801984a:	680a      	ldr	r2, [r1, #0]
 801984c:	f042 43aa 	orr.w	r3, r2, #1426063360	; 0x55000000
 8019850:	f443 05aa 	orr.w	r5, r3, #5570560	; 0x550000
 8019854:	600d      	str	r5, [r1, #0]
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
 8019856:	491a      	ldr	r1, [pc, #104]	; (80198c0 <Genesis_OPN2Write+0x150>)
 8019858:	694a      	ldr	r2, [r1, #20]
 801985a:	f422 4320 	bic.w	r3, r2, #40960	; 0xa000
 801985e:	614b      	str	r3, [r1, #20]
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
 8019860:	2500      	movs	r5, #0
 8019862:	3501      	adds	r5, #1
 8019864:	2d40      	cmp	r5, #64	; 0x40
 8019866:	d9fc      	bls.n	8019862 <Genesis_OPN2Write+0xf2>
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 8019868:	694a      	ldr	r2, [r1, #20]
    porte &= 0xFFFF00FF; //Get rid of address value
 801986a:	f420 457f 	bic.w	r5, r0, #65280	; 0xff00
    porte |= ((u32)data << 8); //Put in data value
 801986e:	ea45 2606 	orr.w	r6, r5, r6, lsl #8
    porte |= 4; //A0 = 1 for data write
    GPIOE->ODR = porte; //Write
 8019872:	4812      	ldr	r0, [pc, #72]	; (80198bc <Genesis_OPN2Write+0x14c>)
    porte |= a; //Write to our temp copy
    GPIOE->ODR = porte; //Write
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 8019874:	f442 4320 	orr.w	r3, r2, #40960	; 0xa000
    porte &= 0xFFFF00FF; //Get rid of address value
    porte |= ((u32)data << 8); //Put in data value
    porte |= 4; //A0 = 1 for data write
 8019878:	f046 0604 	orr.w	r6, r6, #4
    porte |= a; //Write to our temp copy
    GPIOE->ODR = porte; //Write
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 801987c:	614b      	str	r3, [r1, #20]
    porte &= 0xFFFF00FF; //Get rid of address value
    porte |= ((u32)data << 8); //Put in data value
    porte |= 4; //A0 = 1 for data write
    GPIOE->ODR = porte; //Write
 801987e:	6146      	str	r6, [r0, #20]
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
 8019880:	694a      	ldr	r2, [r1, #20]
 8019882:	f422 4320 	bic.w	r3, r2, #40960	; 0xa000
 8019886:	614b      	str	r3, [r1, #20]
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
 8019888:	2100      	movs	r1, #0
 801988a:	3101      	adds	r1, #1
 801988c:	2940      	cmp	r1, #64	; 0x40
 801988e:	d9fc      	bls.n	801988a <Genesis_OPN2Write+0x11a>
 8019890:	480c      	ldr	r0, [pc, #48]	; (80198c4 <Genesis_OPN2Write+0x154>)
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 8019892:	4b0b      	ldr	r3, [pc, #44]	; (80198c0 <Genesis_OPN2Write+0x150>)
 8019894:	6001      	str	r1, [r0, #0]
 8019896:	695a      	ldr	r2, [r3, #20]
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
 8019898:	f503 6000 	add.w	r0, r3, #2048	; 0x800
    porte |= ((u32)data << 8); //Put in data value
    porte |= 4; //A0 = 1 for data write
    GPIOE->ODR = porte; //Write
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 801989c:	f442 4120 	orr.w	r1, r2, #40960	; 0xa000
 80198a0:	6159      	str	r1, [r3, #20]
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
 80198a2:	6803      	ldr	r3, [r0, #0]
 80198a4:	b29a      	uxth	r2, r3
 80198a6:	6002      	str	r2, [r0, #0]
    MIOS32_IRQ_Enable(); //Turn on interrupts
}
 80198a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    GPIOE->ODR = porte; //Write
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
 80198ac:	f7f8 bef2 	b.w	8012694 <MIOS32_IRQ_Enable>
 80198b0:	0801ae22 	.word	0x0801ae22
 80198b4:	20003f14 	.word	0x20003f14
 80198b8:	0801ae1a 	.word	0x0801ae1a
 80198bc:	40021000 	.word	0x40021000
 80198c0:	40020800 	.word	0x40020800
 80198c4:	20003f10 	.word	0x20003f10

080198c8 <Genesis_PSGWrite>:

void Genesis_PSGWrite(u8 board, u8 data){
    board &= 0x03;
    //Save chip state
    u8 addr, voice;
    if(data & 0x80){
 80198c8:	f011 0f80 	tst.w	r1, #128	; 0x80
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
}

void Genesis_PSGWrite(u8 board, u8 data){
 80198cc:	b570      	push	{r4, r5, r6, lr}
 80198ce:	4b41      	ldr	r3, [pc, #260]	; (80199d4 <Genesis_PSGWrite+0x10c>)
 80198d0:	460c      	mov	r4, r1
    board &= 0x03;
 80198d2:	f000 0503 	and.w	r5, r0, #3
    //Save chip state
    u8 addr, voice;
    if(data & 0x80){
 80198d6:	d035      	beq.n	8019944 <Genesis_PSGWrite+0x7c>
        addr = (data & 0x70) >> 4;
        genesis[board].psg.latchedaddr = addr;
 80198d8:	22da      	movs	r2, #218	; 0xda
 80198da:	fb02 3205 	mla	r2, r2, r5, r3
void Genesis_PSGWrite(u8 board, u8 data){
    board &= 0x03;
    //Save chip state
    u8 addr, voice;
    if(data & 0x80){
        addr = (data & 0x70) >> 4;
 80198de:	f3c1 1002 	ubfx	r0, r1, #4, #3
        genesis[board].psg.latchedaddr = addr;
 80198e2:	32d0      	adds	r2, #208	; 0xd0
void Genesis_PSGWrite(u8 board, u8 data){
    board &= 0x03;
    //Save chip state
    u8 addr, voice;
    if(data & 0x80){
        addr = (data & 0x70) >> 4;
 80198e4:	b2c1      	uxtb	r1, r0
        genesis[board].psg.latchedaddr = addr;
 80198e6:	71d1      	strb	r1, [r2, #7]
        voice = (addr >> 1);
 80198e8:	0849      	lsrs	r1, r1, #1
        if(addr & 1){
 80198ea:	07c0      	lsls	r0, r0, #31
 80198ec:	d510      	bpl.n	8019910 <Genesis_PSGWrite+0x48>
            //Attenuation
            if(voice == 3){
 80198ee:	2903      	cmp	r1, #3
 80198f0:	d103      	bne.n	80198fa <Genesis_PSGWrite+0x32>
                genesis[board].psg.noise.atten = (data & 0x0F);
 80198f2:	7991      	ldrb	r1, [r2, #6]
 80198f4:	f364 1107 	bfi	r1, r4, #4, #4
 80198f8:	e012      	b.n	8019920 <Genesis_PSGWrite+0x58>
            }else{
                genesis[board].psg.square[voice].atten = (data & 0x0F);
 80198fa:	226d      	movs	r2, #109	; 0x6d
 80198fc:	fb02 1005 	mla	r0, r2, r5, r1
 8019900:	3068      	adds	r0, #104	; 0x68
 8019902:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8019906:	7859      	ldrb	r1, [r3, #1]
 8019908:	f364 1107 	bfi	r1, r4, #4, #4
 801990c:	7059      	strb	r1, [r3, #1]
 801990e:	e031      	b.n	8019974 <Genesis_PSGWrite+0xac>
            }
        }else{
            if(voice == 3){
 8019910:	2903      	cmp	r1, #3
 8019912:	d107      	bne.n	8019924 <Genesis_PSGWrite+0x5c>
                //Noise parameters
                genesis[board].psg.noise.ALL = (genesis[board].psg.noise.ALL & 0xF0) | (data & 0x0F);
 8019914:	7993      	ldrb	r3, [r2, #6]
 8019916:	f004 010f 	and.w	r1, r4, #15
 801991a:	f023 000f 	bic.w	r0, r3, #15
 801991e:	4301      	orrs	r1, r0
 8019920:	7191      	strb	r1, [r2, #6]
 8019922:	e027      	b.n	8019974 <Genesis_PSGWrite+0xac>
            }else{
                genesis[board].psg.square[voice].freq = (genesis[board].psg.square[voice].freq & 0xFFF0) | (data & 0x0F);
 8019924:	266d      	movs	r6, #109	; 0x6d
 8019926:	fb06 1105 	mla	r1, r6, r5, r1
 801992a:	3168      	adds	r1, #104	; 0x68
 801992c:	f004 060f 	and.w	r6, r4, #15
 8019930:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8019934:	f402 707c 	and.w	r0, r2, #1008	; 0x3f0
 8019938:	4330      	orrs	r0, r6
 801993a:	f360 0209 	bfi	r2, r0, #0, #10
 801993e:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 8019942:	e017      	b.n	8019974 <Genesis_PSGWrite+0xac>
    }else{
        //TODO does the PSG ignore second byte frequency writes if the first byte
        //was the square's attenuation, not its frequency? I.e. does it latch just
        //the voice number, or the voice and also whether we are writing frequency
        //or attenuation?
        voice = (genesis[board].psg.latchedaddr >> 1);
 8019944:	22da      	movs	r2, #218	; 0xda
 8019946:	fb02 3005 	mla	r0, r2, r5, r3
 801994a:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
 801994e:	084a      	lsrs	r2, r1, #1
        if(voice != 3){
 8019950:	2a03      	cmp	r2, #3
 8019952:	d00f      	beq.n	8019974 <Genesis_PSGWrite+0xac>
            genesis[board].psg.square[voice].freq = (genesis[board].psg.square[voice].freq & 0x000F) | ((u16)(data & 0x3F) << 4);
 8019954:	266d      	movs	r6, #109	; 0x6d
 8019956:	fb06 2205 	mla	r2, r6, r5, r2
 801995a:	3268      	adds	r2, #104	; 0x68
 801995c:	f004 063f 	and.w	r6, r4, #63	; 0x3f
 8019960:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019964:	f001 000f 	and.w	r0, r1, #15
 8019968:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 801996c:	f360 0109 	bfi	r1, r0, #0, #10
 8019970:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
    }
    //Perform chip write
    MIOS32_IRQ_Disable(); //Turn off interrupts
 8019974:	f7f8 fe7a 	bl	801266c <MIOS32_IRQ_Disable>
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
 8019978:	4817      	ldr	r0, [pc, #92]	; (80199d8 <Genesis_PSGWrite+0x110>)
 801997a:	6802      	ldr	r2, [r0, #0]
 801997c:	b293      	uxth	r3, r2
 801997e:	6003      	str	r3, [r0, #0]
    u32 porte = GPIOE->ODR;
 8019980:	6941      	ldr	r1, [r0, #20]
    porte &= 0xFFFF000B; //Mask out the things we will set
 8019982:	f421 427f 	bic.w	r2, r1, #65280	; 0xff00
 8019986:	f022 03f4 	bic.w	r3, r2, #244	; 0xf4
    u32 a = data;
    a <<= 2; //Make room for board number
    a |= board;
    a <<= 6; //Move into place
    a |= 0x20; //A2 = 1 for PSG write, A1 = 0 for PSG not output bits, A0 = -
 801998a:	f043 0120 	orr.w	r1, r3, #32
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = data;
    a <<= 2; //Make room for board number
    a |= board;
 801998e:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
    a <<= 6; //Move into place
    a |= 0x20; //A2 = 1 for PSG write, A1 = 0 for PSG not output bits, A0 = -
    porte |= a; //Write to our temp copy
 8019992:	ea41 1484 	orr.w	r4, r1, r4, lsl #6
    GPIOE->ODR = porte; //Write
 8019996:	6144      	str	r4, [r0, #20]
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
 8019998:	6802      	ldr	r2, [r0, #0]
 801999a:	f042 43aa 	orr.w	r3, r2, #1426063360	; 0x55000000
 801999e:	f443 01aa 	orr.w	r1, r3, #5570560	; 0x550000
 80199a2:	6001      	str	r1, [r0, #0]
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
 80199a4:	480d      	ldr	r0, [pc, #52]	; (80199dc <Genesis_PSGWrite+0x114>)
 80199a6:	6942      	ldr	r2, [r0, #20]
 80199a8:	f422 4320 	bic.w	r3, r2, #40960	; 0xa000
 80199ac:	6143      	str	r3, [r0, #20]
    GENESIS_PSG_WRITEWAIT; //Wait for the glue logic to catch up
 80199ae:	2200      	movs	r2, #0
 80199b0:	3201      	adds	r2, #1
 80199b2:	2a03      	cmp	r2, #3
 80199b4:	d9fc      	bls.n	80199b0 <Genesis_PSGWrite+0xe8>
 80199b6:	490a      	ldr	r1, [pc, #40]	; (80199e0 <Genesis_PSGWrite+0x118>)
 80199b8:	600a      	str	r2, [r1, #0]
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 80199ba:	6943      	ldr	r3, [r0, #20]
 80199bc:	f443 4220 	orr.w	r2, r3, #40960	; 0xa000
 80199c0:	6142      	str	r2, [r0, #20]
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
 80199c2:	4805      	ldr	r0, [pc, #20]	; (80199d8 <Genesis_PSGWrite+0x110>)
 80199c4:	6801      	ldr	r1, [r0, #0]
 80199c6:	b28b      	uxth	r3, r1
 80199c8:	6003      	str	r3, [r0, #0]
    MIOS32_IRQ_Enable(); //Turn on interrupts
}
 80199ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_PSG_WRITEWAIT; //Wait for the glue logic to catch up
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
 80199ce:	f7f8 be61 	b.w	8012694 <MIOS32_IRQ_Enable>
 80199d2:	bf00      	nop
 80199d4:	20003f14 	.word	0x20003f14
 80199d8:	40021000 	.word	0x40021000
 80199dc:	40020800 	.word	0x40020800
 80199e0:	20003f10 	.word	0x20003f10

080199e4 <Genesis_CheckOPN2Busy>:
}

u8 Genesis_CheckOPN2Busy(u8 board){
 80199e4:	b510      	push	{r4, lr}
    board &= 0x03;
    if(genesis[board].opn2.test_readdat){
 80199e6:	22da      	movs	r2, #218	; 0xda
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
}

u8 Genesis_CheckOPN2Busy(u8 board){
    board &= 0x03;
 80199e8:	f000 0403 	and.w	r4, r0, #3
    if(genesis[board].opn2.test_readdat){
 80199ec:	4362      	muls	r2, r4
 80199ee:	4918      	ldr	r1, [pc, #96]	; (8019a50 <Genesis_CheckOPN2Busy+0x6c>)
 80199f0:	5c8b      	ldrb	r3, [r1, r2]
 80199f2:	0658      	lsls	r0, r3, #25
 80199f4:	d508      	bpl.n	8019a08 <Genesis_CheckOPN2Busy+0x24>
        //Switch back to read status mode
        genesis[board].opn2.test_readdat = 0;
 80199f6:	f36f 1386 	bfc	r3, #6, #1
 80199fa:	548b      	strb	r3, [r1, r2]
        Genesis_OPN2Write(board, 0, 0x21, genesis[board].opn2.testreg21);
 80199fc:	4620      	mov	r0, r4
 80199fe:	2100      	movs	r1, #0
 8019a00:	2221      	movs	r2, #33	; 0x21
 8019a02:	b2db      	uxtb	r3, r3
 8019a04:	f7ff feb4 	bl	8019770 <Genesis_OPN2Write>
        //Don't wait for busy
    }
    MIOS32_IRQ_Disable(); //Turn off interrupts
 8019a08:	f7f8 fe30 	bl	801266c <MIOS32_IRQ_Disable>
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
 8019a0c:	4b11      	ldr	r3, [pc, #68]	; (8019a54 <Genesis_CheckOPN2Busy+0x70>)
 8019a0e:	6818      	ldr	r0, [r3, #0]
 8019a10:	b281      	uxth	r1, r0
 8019a12:	6019      	str	r1, [r3, #0]
    u32 porte = GPIOE->ODR;
 8019a14:	695a      	ldr	r2, [r3, #20]
    porte &= 0xFFFF000B; //Mask out the things we will set
 8019a16:	f422 407f 	bic.w	r0, r2, #65280	; 0xff00
 8019a1a:	f020 01f4 	bic.w	r1, r0, #244	; 0xf4
    u32 a = board;
    a <<= 6; //Move into place; A2 = 0 for OPN2 read, A1 = -, A0 = -
    porte |= a; //Write to our temp copy
 8019a1e:	ea41 1484 	orr.w	r4, r1, r4, lsl #6
    GPIOE->ODR = porte; //Write
    GPIOC->ODR &= 0xFFFF9FFF; //Write /CS and /RD low
 8019a22:	490d      	ldr	r1, [pc, #52]	; (8019a58 <Genesis_CheckOPN2Busy+0x74>)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = board;
    a <<= 6; //Move into place; A2 = 0 for OPN2 read, A1 = -, A0 = -
    porte |= a; //Write to our temp copy
    GPIOE->ODR = porte; //Write
 8019a24:	615c      	str	r4, [r3, #20]
    GPIOC->ODR &= 0xFFFF9FFF; //Write /CS and /RD low
 8019a26:	694a      	ldr	r2, [r1, #20]
 8019a28:	f422 40c0 	bic.w	r0, r2, #24576	; 0x6000
 8019a2c:	6148      	str	r0, [r1, #20]
    GENESIS_OPN2_WRITEWAIT; //Wait for 1 OPN2 internal cycle
 8019a2e:	2400      	movs	r4, #0
 8019a30:	3401      	adds	r4, #1
 8019a32:	2c40      	cmp	r4, #64	; 0x40
 8019a34:	d9fc      	bls.n	8019a30 <Genesis_CheckOPN2Busy+0x4c>
 8019a36:	4a09      	ldr	r2, [pc, #36]	; (8019a5c <Genesis_CheckOPN2Busy+0x78>)
 8019a38:	6014      	str	r4, [r2, #0]
    u8 res = ((GPIOE->IDR >> 8) & 0xFF); //Read OPN2 data
 8019a3a:	691c      	ldr	r4, [r3, #16]
    GPIOC->ODR |= 0x00006000; //Write /CS and /RD high
 8019a3c:	694b      	ldr	r3, [r1, #20]
 8019a3e:	f443 40c0 	orr.w	r0, r3, #24576	; 0x6000
 8019a42:	6148      	str	r0, [r1, #20]
    MIOS32_IRQ_Enable(); //Turn on interrupts
 8019a44:	f7f8 fe26 	bl	8012694 <MIOS32_IRQ_Enable>
    return ((res & 0x80) > 0);
}
 8019a48:	f3c4 30c0 	ubfx	r0, r4, #15, #1
 8019a4c:	bd10      	pop	{r4, pc}
 8019a4e:	bf00      	nop
 8019a50:	20003f14 	.word	0x20003f14
 8019a54:	40021000 	.word	0x40021000
 8019a58:	40020800 	.word	0x40020800
 8019a5c:	20003f10 	.word	0x20003f10

08019a60 <Genesis_WriteBoardBits>:
    GPIOC->ODR |= 0x00006000; //Write /CS and /RD high
    MIOS32_IRQ_Enable(); //Turn on interrupts
    return !(genesis[board].board.psg_ready);
}

void Genesis_WriteBoardBits(u8 board){
 8019a60:	b510      	push	{r4, lr}
    board &= 0x03;
 8019a62:	f000 0403 	and.w	r4, r0, #3
    MIOS32_IRQ_Disable(); //Turn off interrupts
 8019a66:	f7f8 fe01 	bl	801266c <MIOS32_IRQ_Disable>
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
 8019a6a:	4b19      	ldr	r3, [pc, #100]	; (8019ad0 <Genesis_WriteBoardBits+0x70>)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = genesis[board].board.writebits;
 8019a6c:	4919      	ldr	r1, [pc, #100]	; (8019ad4 <Genesis_WriteBoardBits+0x74>)
}

void Genesis_WriteBoardBits(u8 board){
    board &= 0x03;
    MIOS32_IRQ_Disable(); //Turn off interrupts
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
 8019a6e:	681a      	ldr	r2, [r3, #0]
 8019a70:	b290      	uxth	r0, r2
 8019a72:	6018      	str	r0, [r3, #0]
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = genesis[board].board.writebits;
 8019a74:	20da      	movs	r0, #218	; 0xda

void Genesis_WriteBoardBits(u8 board){
    board &= 0x03;
    MIOS32_IRQ_Disable(); //Turn off interrupts
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
    u32 porte = GPIOE->ODR;
 8019a76:	695a      	ldr	r2, [r3, #20]
    porte &= 0xFFFF000B; //Mask out the things we will set
    u32 a = genesis[board].board.writebits;
 8019a78:	fb00 1004 	mla	r0, r0, r4, r1
void Genesis_WriteBoardBits(u8 board){
    board &= 0x03;
    MIOS32_IRQ_Disable(); //Turn off interrupts
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
 8019a7c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
    u32 a = genesis[board].board.writebits;
 8019a80:	f890 10d8 	ldrb.w	r1, [r0, #216]	; 0xd8
void Genesis_WriteBoardBits(u8 board){
    board &= 0x03;
    MIOS32_IRQ_Disable(); //Turn off interrupts
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs (in case not already)
    u32 porte = GPIOE->ODR;
    porte &= 0xFFFF000B; //Mask out the things we will set
 8019a84:	f022 00f4 	bic.w	r0, r2, #244	; 0xf4
    u32 a = genesis[board].board.writebits;
    a <<= 2; //Make room for board number
    a |= board;
 8019a88:	ea44 0481 	orr.w	r4, r4, r1, lsl #2
    a <<= 6; //Move into place
    a |= 0x30; //A2 = 1 for PSG write, A1 = 1 for board bits, A0 = -
 8019a8c:	f040 0130 	orr.w	r1, r0, #48	; 0x30
    porte |= a; //Write to our temp copy
 8019a90:	ea41 1484 	orr.w	r4, r1, r4, lsl #6
    GPIOE->ODR = porte; //Write
 8019a94:	615c      	str	r4, [r3, #20]
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
 8019a96:	681a      	ldr	r2, [r3, #0]
 8019a98:	f042 40aa 	orr.w	r0, r2, #1426063360	; 0x55000000
 8019a9c:	f440 01aa 	orr.w	r1, r0, #5570560	; 0x550000
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
 8019aa0:	4a0d      	ldr	r2, [pc, #52]	; (8019ad8 <Genesis_WriteBoardBits+0x78>)
    a |= board;
    a <<= 6; //Move into place
    a |= 0x30; //A2 = 1 for PSG write, A1 = 1 for board bits, A0 = -
    porte |= a; //Write to our temp copy
    GPIOE->ODR = porte; //Write
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
 8019aa2:	6019      	str	r1, [r3, #0]
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
 8019aa4:	6953      	ldr	r3, [r2, #20]
 8019aa6:	f423 4020 	bic.w	r0, r3, #40960	; 0xa000
 8019aaa:	6150      	str	r0, [r2, #20]
    GENESIS_PSG_WRITEWAIT; //Wait for the glue logic to catch up
 8019aac:	2300      	movs	r3, #0
 8019aae:	3301      	adds	r3, #1
 8019ab0:	2b03      	cmp	r3, #3
 8019ab2:	d9fc      	bls.n	8019aae <Genesis_WriteBoardBits+0x4e>
 8019ab4:	4909      	ldr	r1, [pc, #36]	; (8019adc <Genesis_WriteBoardBits+0x7c>)
 8019ab6:	600b      	str	r3, [r1, #0]
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 8019ab8:	6950      	ldr	r0, [r2, #20]
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
 8019aba:	4905      	ldr	r1, [pc, #20]	; (8019ad0 <Genesis_WriteBoardBits+0x70>)
    porte |= a; //Write to our temp copy
    GPIOE->ODR = porte; //Write
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_PSG_WRITEWAIT; //Wait for the glue logic to catch up
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
 8019abc:	f440 4320 	orr.w	r3, r0, #40960	; 0xa000
 8019ac0:	6153      	str	r3, [r2, #20]
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
 8019ac2:	680a      	ldr	r2, [r1, #0]
 8019ac4:	b290      	uxth	r0, r2
 8019ac6:	6008      	str	r0, [r1, #0]
    MIOS32_IRQ_Enable(); //Turn on interrupts
}
 8019ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GPIOE->MODER |= 0x55550000; //Set data pins to outputs
    GPIOC->ODR &= 0xFFFF5FFF; //Write /CS and /WR low
    GENESIS_PSG_WRITEWAIT; //Wait for the glue logic to catch up
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
 8019acc:	f7f8 bde2 	b.w	8012694 <MIOS32_IRQ_Enable>
 8019ad0:	40021000 	.word	0x40021000
 8019ad4:	20003f14 	.word	0x20003f14
 8019ad8:	40020800 	.word	0x40020800
 8019adc:	20003f10 	.word	0x20003f10

08019ae0 <Genesis_Reset>:
}

void Genesis_Reset(u8 board){
 8019ae0:	b570      	push	{r4, r5, r6, lr}
 8019ae2:	21da      	movs	r1, #218	; 0xda
    board &= 0x03;
 8019ae4:	f000 0403 	and.w	r4, r0, #3
    GPIOC->ODR |= 0x0000A000; //Write /CS and /WR high
    GPIOE->MODER &= 0x0000FFFF; //Set data pins to inputs
    MIOS32_IRQ_Enable(); //Turn on interrupts
}

void Genesis_Reset(u8 board){
 8019ae8:	4d41      	ldr	r5, [pc, #260]	; (8019bf0 <Genesis_Reset+0x110>)
 8019aea:	fb14 f001 	smulbb	r0, r4, r1
 8019aee:	1946      	adds	r6, r0, r5
 8019af0:	2300      	movs	r3, #0
    board &= 0x03;
    //Clear internal state
    u8 i;
    for(i=0; i<154; i++){
        genesis[board].ALL[i] = 0;
 8019af2:	2200      	movs	r2, #0
 8019af4:	54f2      	strb	r2, [r6, r3]
 8019af6:	3301      	adds	r3, #1

void Genesis_Reset(u8 board){
    board &= 0x03;
    //Clear internal state
    u8 i;
    for(i=0; i<154; i++){
 8019af8:	2b9a      	cmp	r3, #154	; 0x9a
 8019afa:	d1fa      	bne.n	8019af2 <Genesis_Reset+0x12>
        genesis[board].ALL[i] = 0;
    }
    for(i=0; i<6; i++){
        genesis[board].opn2.chan[i].lfooutreg = 0xE0; //Output bits initialized to 1
 8019afc:	21da      	movs	r1, #218	; 0xda
 8019afe:	fb01 5504 	mla	r5, r1, r4, r5
 8019b02:	26e0      	movs	r6, #224	; 0xe0
    }
    genesis[board].board.test_dir = 1;
 8019b04:	f895 00d8 	ldrb.w	r0, [r5, #216]	; 0xd8
    u8 i;
    for(i=0; i<154; i++){
        genesis[board].ALL[i] = 0;
    }
    for(i=0; i<6; i++){
        genesis[board].opn2.chan[i].lfooutreg = 0xE0; //Output bits initialized to 1
 8019b08:	74ee      	strb	r6, [r5, #19]
    }
    genesis[board].board.test_dir = 1;
    //Do chip reset
    genesis[board].board.reset = 0;
 8019b0a:	f040 0320 	orr.w	r3, r0, #32
 8019b0e:	f362 13c7 	bfi	r3, r2, #7, #1
 8019b12:	f885 30d8 	strb.w	r3, [r5, #216]	; 0xd8
    Genesis_WriteBoardBits(board);
 8019b16:	4620      	mov	r0, r4
    u8 i;
    for(i=0; i<154; i++){
        genesis[board].ALL[i] = 0;
    }
    for(i=0; i<6; i++){
        genesis[board].opn2.chan[i].lfooutreg = 0xE0; //Output bits initialized to 1
 8019b18:	f885 6033 	strb.w	r6, [r5, #51]	; 0x33
 8019b1c:	f885 6053 	strb.w	r6, [r5, #83]	; 0x53
 8019b20:	f885 6073 	strb.w	r6, [r5, #115]	; 0x73
 8019b24:	f885 6093 	strb.w	r6, [r5, #147]	; 0x93
 8019b28:	f885 60b3 	strb.w	r6, [r5, #179]	; 0xb3
    }
    genesis[board].board.test_dir = 1;
    //Do chip reset
    genesis[board].board.reset = 0;
    Genesis_WriteBoardBits(board);
 8019b2c:	f7ff ff98 	bl	8019a60 <Genesis_WriteBoardBits>
    MIOS32_DELAY_Wait_uS(GENESIS_RESETTIMEOUTUS);
 8019b30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019b34:	f7f9 fc8a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    genesis[board].board.reset = 1;
 8019b38:	f895 20d8 	ldrb.w	r2, [r5, #216]	; 0xd8
 8019b3c:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 8019b40:	f885 10d8 	strb.w	r1, [r5, #216]	; 0xd8
    Genesis_WriteBoardBits(board);
 8019b44:	4620      	mov	r0, r4
 8019b46:	f7ff ff8b 	bl	8019a60 <Genesis_WriteBoardBits>
    MIOS32_DELAY_Wait_uS(GENESIS_RESETTIMEOUTUS);
 8019b4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019b4e:	f7f9 fc7d 	bl	801344c <MIOS32_DELAY_Wait_uS>
    //Reset the PSG (turn off all voices and set all frequencies to lowest)
    Genesis_PSGWrite(board, 0b10001111); MIOS32_DELAY_Wait_uS(20);
 8019b52:	218f      	movs	r1, #143	; 0x8f
 8019b54:	4620      	mov	r0, r4
 8019b56:	f7ff feb7 	bl	80198c8 <Genesis_PSGWrite>
 8019b5a:	2014      	movs	r0, #20
 8019b5c:	f7f9 fc76 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b00111111); MIOS32_DELAY_Wait_uS(20);
 8019b60:	213f      	movs	r1, #63	; 0x3f
 8019b62:	4620      	mov	r0, r4
 8019b64:	f7ff feb0 	bl	80198c8 <Genesis_PSGWrite>
 8019b68:	2014      	movs	r0, #20
 8019b6a:	f7f9 fc6f 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b10011111); MIOS32_DELAY_Wait_uS(20);
 8019b6e:	219f      	movs	r1, #159	; 0x9f
 8019b70:	4620      	mov	r0, r4
 8019b72:	f7ff fea9 	bl	80198c8 <Genesis_PSGWrite>
 8019b76:	2014      	movs	r0, #20
 8019b78:	f7f9 fc68 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b10101111); MIOS32_DELAY_Wait_uS(20);
 8019b7c:	21af      	movs	r1, #175	; 0xaf
 8019b7e:	4620      	mov	r0, r4
 8019b80:	f7ff fea2 	bl	80198c8 <Genesis_PSGWrite>
 8019b84:	2014      	movs	r0, #20
 8019b86:	f7f9 fc61 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b00111111); MIOS32_DELAY_Wait_uS(20);
 8019b8a:	213f      	movs	r1, #63	; 0x3f
 8019b8c:	4620      	mov	r0, r4
 8019b8e:	f7ff fe9b 	bl	80198c8 <Genesis_PSGWrite>
 8019b92:	2014      	movs	r0, #20
 8019b94:	f7f9 fc5a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b10111111); MIOS32_DELAY_Wait_uS(20);
 8019b98:	21bf      	movs	r1, #191	; 0xbf
 8019b9a:	4620      	mov	r0, r4
 8019b9c:	f7ff fe94 	bl	80198c8 <Genesis_PSGWrite>
 8019ba0:	2014      	movs	r0, #20
 8019ba2:	f7f9 fc53 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b11001111); MIOS32_DELAY_Wait_uS(20);
 8019ba6:	4620      	mov	r0, r4
 8019ba8:	21cf      	movs	r1, #207	; 0xcf
 8019baa:	f7ff fe8d 	bl	80198c8 <Genesis_PSGWrite>
 8019bae:	2014      	movs	r0, #20
 8019bb0:	f7f9 fc4c 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b00111111); MIOS32_DELAY_Wait_uS(20);
 8019bb4:	213f      	movs	r1, #63	; 0x3f
 8019bb6:	4620      	mov	r0, r4
 8019bb8:	f7ff fe86 	bl	80198c8 <Genesis_PSGWrite>
 8019bbc:	2014      	movs	r0, #20
 8019bbe:	f7f9 fc45 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b11011111); MIOS32_DELAY_Wait_uS(20);
 8019bc2:	21df      	movs	r1, #223	; 0xdf
 8019bc4:	4620      	mov	r0, r4
 8019bc6:	f7ff fe7f 	bl	80198c8 <Genesis_PSGWrite>
 8019bca:	2014      	movs	r0, #20
 8019bcc:	f7f9 fc3e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b11100000); MIOS32_DELAY_Wait_uS(20);
 8019bd0:	4631      	mov	r1, r6
 8019bd2:	4620      	mov	r0, r4
 8019bd4:	f7ff fe78 	bl	80198c8 <Genesis_PSGWrite>
 8019bd8:	2014      	movs	r0, #20
 8019bda:	f7f9 fc37 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_PSGWrite(board, 0b11111111); MIOS32_DELAY_Wait_uS(20);
 8019bde:	4620      	mov	r0, r4
 8019be0:	21ff      	movs	r1, #255	; 0xff
 8019be2:	f7ff fe71 	bl	80198c8 <Genesis_PSGWrite>
 8019be6:	2014      	movs	r0, #20
}
 8019be8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Genesis_PSGWrite(board, 0b10111111); MIOS32_DELAY_Wait_uS(20);
    Genesis_PSGWrite(board, 0b11001111); MIOS32_DELAY_Wait_uS(20);
    Genesis_PSGWrite(board, 0b00111111); MIOS32_DELAY_Wait_uS(20);
    Genesis_PSGWrite(board, 0b11011111); MIOS32_DELAY_Wait_uS(20);
    Genesis_PSGWrite(board, 0b11100000); MIOS32_DELAY_Wait_uS(20);
    Genesis_PSGWrite(board, 0b11111111); MIOS32_DELAY_Wait_uS(20);
 8019bec:	f7f9 bc2e 	b.w	801344c <MIOS32_DELAY_Wait_uS>
 8019bf0:	20003f14 	.word	0x20003f14

08019bf4 <Genesis_Init>:
    A4                  J10B:D15        PE7
    Registers MODER, OSPEEDR, and PUPDR have two bits per I/O pin
    Register OTYPER has one (lower 16 bits only)
    */
    //Port E
    GPIOE->MODER &= 0x000000CF;     //Set 15 downto 4 & 2 to inputs
 8019bf4:	4b1a      	ldr	r3, [pc, #104]	; (8019c60 <Genesis_Init+0x6c>)
 8019bf6:	681a      	ldr	r2, [r3, #0]
 8019bf8:	f002 00cf 	and.w	r0, r2, #207	; 0xcf
 8019bfc:	6018      	str	r0, [r3, #0]
    GPIOE->MODER |= 0x00005510;     //Set 7 downto 4 & 2 to outputs (don't care about initial state)
 8019bfe:	6819      	ldr	r1, [r3, #0]
 8019c00:	f441 42aa 	orr.w	r2, r1, #21760	; 0x5500
 8019c04:	f042 0010 	orr.w	r0, r2, #16
 8019c08:	6018      	str	r0, [r3, #0]
    GPIOE->OTYPER &= 0xFFFF000B;    //Set all to push-pull (D7:0 will be when outputs)
 8019c0a:	6859      	ldr	r1, [r3, #4]
 8019c0c:	f421 427f 	bic.w	r2, r1, #65280	; 0xff00
 8019c10:	f022 00f4 	bic.w	r0, r2, #244	; 0xf4
 8019c14:	6058      	str	r0, [r3, #4]
    GPIOE->OSPEEDR |= 0xFFFFFF30;   //50 MHz GPIO speed (max)
 8019c16:	6899      	ldr	r1, [r3, #8]
 8019c18:	f061 02cf 	orn	r2, r1, #207	; 0xcf
 8019c1c:	609a      	str	r2, [r3, #8]
    GPIOE->PUPDR &= 0x000000CF;     //Turn off all pull-ups
 8019c1e:	68d8      	ldr	r0, [r3, #12]
 8019c20:	f000 01cf 	and.w	r1, r0, #207	; 0xcf
 8019c24:	60d9      	str	r1, [r3, #12]
    //Port C
    GPIOC->ODR |= 0x0000E000;       //Set /CS, /RD, /WR all to 1
 8019c26:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8019c2a:	695a      	ldr	r2, [r3, #20]
 8019c2c:	f442 4060 	orr.w	r0, r2, #57344	; 0xe000
 8019c30:	6158      	str	r0, [r3, #20]
    GPIOC->MODER &= 0x03FFFFFF;     //Set 15 downto 13 to inputs
 8019c32:	6819      	ldr	r1, [r3, #0]
 8019c34:	f021 427c 	bic.w	r2, r1, #4227858432	; 0xfc000000
 8019c38:	601a      	str	r2, [r3, #0]
    GPIOC->MODER |= 0x54000000;     //Set 15 downto 13 to outputs
 8019c3a:	6818      	ldr	r0, [r3, #0]
 8019c3c:	f040 41a8 	orr.w	r1, r0, #1409286144	; 0x54000000
 8019c40:	6019      	str	r1, [r3, #0]
    GPIOC->OTYPER &= 0xFFFF1FFF;    //Set all to push-pull
 8019c42:	685a      	ldr	r2, [r3, #4]
 8019c44:	f422 4060 	bic.w	r0, r2, #57344	; 0xe000
 8019c48:	6058      	str	r0, [r3, #4]
    GPIOC->OSPEEDR |= 0xFC000000;   //GOTTA GO FAST
 8019c4a:	6899      	ldr	r1, [r3, #8]
 8019c4c:	f041 427c 	orr.w	r2, r1, #4227858432	; 0xfc000000
 8019c50:	609a      	str	r2, [r3, #8]
    GPIOC->PUPDR &= 0x03FFFFFF;     //Turn off all pull-ups
 8019c52:	68d8      	ldr	r0, [r3, #12]
 8019c54:	f020 417c 	bic.w	r1, r0, #4227858432	; 0xfc000000
    //Reset all (also resets internal chip state)
    u8 i;
    for(i=0; i<GENESIS_COUNT; i++){
        Genesis_Reset(i);
 8019c58:	2000      	movs	r0, #0
    GPIOC->ODR |= 0x0000E000;       //Set /CS, /RD, /WR all to 1
    GPIOC->MODER &= 0x03FFFFFF;     //Set 15 downto 13 to inputs
    GPIOC->MODER |= 0x54000000;     //Set 15 downto 13 to outputs
    GPIOC->OTYPER &= 0xFFFF1FFF;    //Set all to push-pull
    GPIOC->OSPEEDR |= 0xFC000000;   //GOTTA GO FAST
    GPIOC->PUPDR &= 0x03FFFFFF;     //Turn off all pull-ups
 8019c5a:	60d9      	str	r1, [r3, #12]
    //Reset all (also resets internal chip state)
    u8 i;
    for(i=0; i<GENESIS_COUNT; i++){
        Genesis_Reset(i);
 8019c5c:	f7ff bf40 	b.w	8019ae0 <Genesis_Reset>
 8019c60:	40021000 	.word	0x40021000

08019c64 <APP_Init>:
// It's delcared as "extern C" so that the MIOS32 programming model can
// access this function - you can safely write your own functions in C++
// In other words: there is no need to add "extern C" to your own functions!
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_Init(void)
{
 8019c64:	b508      	push	{r3, lr}
  // initialize all LEDs
  MIOS32_BOARD_LED_Init(0xffffffff);
 8019c66:	f04f 30ff 	mov.w	r0, #4294967295
 8019c6a:	f7f9 f9ad 	bl	8012fc8 <MIOS32_BOARD_LED_Init>
  
  //Initialize MBHP_Genesis module
  Genesis_Init();
}
 8019c6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  // initialize all LEDs
  MIOS32_BOARD_LED_Init(0xffffffff);
  
  //Initialize MBHP_Genesis module
  Genesis_Init();
 8019c72:	f7ff bfbf 	b.w	8019bf4 <Genesis_Init>
	...

08019c78 <APP_Background>:
    Genesis_PSGWrite(0, 0b10000000); while(Genesis_CheckPSGBusy(0));
    Genesis_PSGWrite(0, 0b00000001); while(Genesis_CheckPSGBusy(0));
    MIOS32_DELAY_Wait_uS(0xFF00);
    */
    //OPN2 piano test patch
    Genesis_OPN2Write(0, 0, 0x22, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019c78:	2000      	movs	r0, #0

/////////////////////////////////////////////////////////////////////////////
// This task is running endless in background
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_Background(void)
{
 8019c7a:	b510      	push	{r4, lr}
    Genesis_PSGWrite(0, 0b10000000); while(Genesis_CheckPSGBusy(0));
    Genesis_PSGWrite(0, 0b00000001); while(Genesis_CheckPSGBusy(0));
    MIOS32_DELAY_Wait_uS(0xFF00);
    */
    //OPN2 piano test patch
    Genesis_OPN2Write(0, 0, 0x22, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019c7c:	4601      	mov	r1, r0
 8019c7e:	2222      	movs	r2, #34	; 0x22
 8019c80:	4603      	mov	r3, r0
 8019c82:	f7ff fd75 	bl	8019770 <Genesis_OPN2Write>
 8019c86:	2000      	movs	r0, #0
 8019c88:	f7ff feac 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019c8c:	4601      	mov	r1, r0
 8019c8e:	2800      	cmp	r0, #0
 8019c90:	d1f9      	bne.n	8019c86 <APP_Background+0xe>
    Genesis_OPN2Write(0, 0, 0x27, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019c92:	2227      	movs	r2, #39	; 0x27
 8019c94:	4603      	mov	r3, r0
 8019c96:	f7ff fd6b 	bl	8019770 <Genesis_OPN2Write>
 8019c9a:	2000      	movs	r0, #0
 8019c9c:	f7ff fea2 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ca0:	4601      	mov	r1, r0
 8019ca2:	2800      	cmp	r0, #0
 8019ca4:	d1f9      	bne.n	8019c9a <APP_Background+0x22>
    Genesis_OPN2Write(0, 0, 0x2B, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019ca6:	222b      	movs	r2, #43	; 0x2b
 8019ca8:	4603      	mov	r3, r0
 8019caa:	f7ff fd61 	bl	8019770 <Genesis_OPN2Write>
 8019cae:	2000      	movs	r0, #0
 8019cb0:	f7ff fe98 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019cb4:	2800      	cmp	r0, #0
 8019cb6:	d1fa      	bne.n	8019cae <APP_Background+0x36>
 8019cb8:	4604      	mov	r4, r0
    for(u8 ah=0; ah<2; ah++){
        Genesis_OPN2Write(0, ah, 0x30, 0x71); while(Genesis_CheckOPN2Busy(0));
 8019cba:	2000      	movs	r0, #0
 8019cbc:	4621      	mov	r1, r4
 8019cbe:	2230      	movs	r2, #48	; 0x30
 8019cc0:	2371      	movs	r3, #113	; 0x71
 8019cc2:	f7ff fd55 	bl	8019770 <Genesis_OPN2Write>
 8019cc6:	2000      	movs	r0, #0
 8019cc8:	f7ff fe8c 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ccc:	2800      	cmp	r0, #0
 8019cce:	d1fa      	bne.n	8019cc6 <APP_Background+0x4e>
        Genesis_OPN2Write(0, ah, 0x34, 0x0D); while(Genesis_CheckOPN2Busy(0));
 8019cd0:	4621      	mov	r1, r4
 8019cd2:	2234      	movs	r2, #52	; 0x34
 8019cd4:	230d      	movs	r3, #13
 8019cd6:	f7ff fd4b 	bl	8019770 <Genesis_OPN2Write>
 8019cda:	2000      	movs	r0, #0
 8019cdc:	f7ff fe82 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ce0:	2800      	cmp	r0, #0
 8019ce2:	d1fa      	bne.n	8019cda <APP_Background+0x62>
        Genesis_OPN2Write(0, ah, 0x38, 0x33); while(Genesis_CheckOPN2Busy(0));
 8019ce4:	4621      	mov	r1, r4
 8019ce6:	2238      	movs	r2, #56	; 0x38
 8019ce8:	2333      	movs	r3, #51	; 0x33
 8019cea:	f7ff fd41 	bl	8019770 <Genesis_OPN2Write>
 8019cee:	2000      	movs	r0, #0
 8019cf0:	f7ff fe78 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019cf4:	2800      	cmp	r0, #0
 8019cf6:	d1fa      	bne.n	8019cee <APP_Background+0x76>
        Genesis_OPN2Write(0, ah, 0x3C, 0x01); while(Genesis_CheckOPN2Busy(0));
 8019cf8:	4621      	mov	r1, r4
 8019cfa:	223c      	movs	r2, #60	; 0x3c
 8019cfc:	2301      	movs	r3, #1
 8019cfe:	f7ff fd37 	bl	8019770 <Genesis_OPN2Write>
 8019d02:	2000      	movs	r0, #0
 8019d04:	f7ff fe6e 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d08:	2800      	cmp	r0, #0
 8019d0a:	d1fa      	bne.n	8019d02 <APP_Background+0x8a>
        Genesis_OPN2Write(0, ah, 0x40, 0x23); while(Genesis_CheckOPN2Busy(0));
 8019d0c:	4621      	mov	r1, r4
 8019d0e:	2240      	movs	r2, #64	; 0x40
 8019d10:	2323      	movs	r3, #35	; 0x23
 8019d12:	f7ff fd2d 	bl	8019770 <Genesis_OPN2Write>
 8019d16:	2000      	movs	r0, #0
 8019d18:	f7ff fe64 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d1c:	2800      	cmp	r0, #0
 8019d1e:	d1fa      	bne.n	8019d16 <APP_Background+0x9e>
        Genesis_OPN2Write(0, ah, 0x44, 0x2D); while(Genesis_CheckOPN2Busy(0));
 8019d20:	4621      	mov	r1, r4
 8019d22:	2244      	movs	r2, #68	; 0x44
 8019d24:	232d      	movs	r3, #45	; 0x2d
 8019d26:	f7ff fd23 	bl	8019770 <Genesis_OPN2Write>
 8019d2a:	2000      	movs	r0, #0
 8019d2c:	f7ff fe5a 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d30:	2800      	cmp	r0, #0
 8019d32:	d1fa      	bne.n	8019d2a <APP_Background+0xb2>
        Genesis_OPN2Write(0, ah, 0x48, 0x26); while(Genesis_CheckOPN2Busy(0));
 8019d34:	4621      	mov	r1, r4
 8019d36:	2248      	movs	r2, #72	; 0x48
 8019d38:	2326      	movs	r3, #38	; 0x26
 8019d3a:	f7ff fd19 	bl	8019770 <Genesis_OPN2Write>
 8019d3e:	2000      	movs	r0, #0
 8019d40:	f7ff fe50 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d44:	4603      	mov	r3, r0
 8019d46:	2800      	cmp	r0, #0
 8019d48:	d1f9      	bne.n	8019d3e <APP_Background+0xc6>
        Genesis_OPN2Write(0, ah, 0x4C, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019d4a:	4621      	mov	r1, r4
 8019d4c:	224c      	movs	r2, #76	; 0x4c
 8019d4e:	f7ff fd0f 	bl	8019770 <Genesis_OPN2Write>
 8019d52:	2000      	movs	r0, #0
 8019d54:	f7ff fe46 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d58:	2800      	cmp	r0, #0
 8019d5a:	d1fa      	bne.n	8019d52 <APP_Background+0xda>
        Genesis_OPN2Write(0, ah, 0x50, 0x5F); while(Genesis_CheckOPN2Busy(0));
 8019d5c:	4621      	mov	r1, r4
 8019d5e:	2250      	movs	r2, #80	; 0x50
 8019d60:	235f      	movs	r3, #95	; 0x5f
 8019d62:	f7ff fd05 	bl	8019770 <Genesis_OPN2Write>
 8019d66:	2000      	movs	r0, #0
 8019d68:	f7ff fe3c 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d6c:	2800      	cmp	r0, #0
 8019d6e:	d1fa      	bne.n	8019d66 <APP_Background+0xee>
        Genesis_OPN2Write(0, ah, 0x54, 0x99); while(Genesis_CheckOPN2Busy(0));
 8019d70:	4621      	mov	r1, r4
 8019d72:	2254      	movs	r2, #84	; 0x54
 8019d74:	2399      	movs	r3, #153	; 0x99
 8019d76:	f7ff fcfb 	bl	8019770 <Genesis_OPN2Write>
 8019d7a:	2000      	movs	r0, #0
 8019d7c:	f7ff fe32 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d80:	2800      	cmp	r0, #0
 8019d82:	d1fa      	bne.n	8019d7a <APP_Background+0x102>
        Genesis_OPN2Write(0, ah, 0x58, 0x5F); while(Genesis_CheckOPN2Busy(0));
 8019d84:	4621      	mov	r1, r4
 8019d86:	2258      	movs	r2, #88	; 0x58
 8019d88:	235f      	movs	r3, #95	; 0x5f
 8019d8a:	f7ff fcf1 	bl	8019770 <Genesis_OPN2Write>
 8019d8e:	2000      	movs	r0, #0
 8019d90:	f7ff fe28 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019d94:	2800      	cmp	r0, #0
 8019d96:	d1fa      	bne.n	8019d8e <APP_Background+0x116>
        Genesis_OPN2Write(0, ah, 0x5C, 0x94); while(Genesis_CheckOPN2Busy(0));
 8019d98:	4621      	mov	r1, r4
 8019d9a:	225c      	movs	r2, #92	; 0x5c
 8019d9c:	2394      	movs	r3, #148	; 0x94
 8019d9e:	f7ff fce7 	bl	8019770 <Genesis_OPN2Write>
 8019da2:	2000      	movs	r0, #0
 8019da4:	f7ff fe1e 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019da8:	2800      	cmp	r0, #0
 8019daa:	d1fa      	bne.n	8019da2 <APP_Background+0x12a>
        Genesis_OPN2Write(0, ah, 0x60, 0x05); while(Genesis_CheckOPN2Busy(0));
 8019dac:	4621      	mov	r1, r4
 8019dae:	2260      	movs	r2, #96	; 0x60
 8019db0:	2305      	movs	r3, #5
 8019db2:	f7ff fcdd 	bl	8019770 <Genesis_OPN2Write>
 8019db6:	2000      	movs	r0, #0
 8019db8:	f7ff fe14 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019dbc:	2800      	cmp	r0, #0
 8019dbe:	d1fa      	bne.n	8019db6 <APP_Background+0x13e>
        Genesis_OPN2Write(0, ah, 0x64, 0x05); while(Genesis_CheckOPN2Busy(0));
 8019dc0:	4621      	mov	r1, r4
 8019dc2:	2264      	movs	r2, #100	; 0x64
 8019dc4:	2305      	movs	r3, #5
 8019dc6:	f7ff fcd3 	bl	8019770 <Genesis_OPN2Write>
 8019dca:	2000      	movs	r0, #0
 8019dcc:	f7ff fe0a 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019dd0:	2800      	cmp	r0, #0
 8019dd2:	d1fa      	bne.n	8019dca <APP_Background+0x152>
        Genesis_OPN2Write(0, ah, 0x68, 0x05); while(Genesis_CheckOPN2Busy(0));
 8019dd4:	4621      	mov	r1, r4
 8019dd6:	2268      	movs	r2, #104	; 0x68
 8019dd8:	2305      	movs	r3, #5
 8019dda:	f7ff fcc9 	bl	8019770 <Genesis_OPN2Write>
 8019dde:	2000      	movs	r0, #0
 8019de0:	f7ff fe00 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019de4:	2800      	cmp	r0, #0
 8019de6:	d1fa      	bne.n	8019dde <APP_Background+0x166>
        Genesis_OPN2Write(0, ah, 0x6C, 0x07); while(Genesis_CheckOPN2Busy(0));
 8019de8:	4621      	mov	r1, r4
 8019dea:	226c      	movs	r2, #108	; 0x6c
 8019dec:	2307      	movs	r3, #7
 8019dee:	f7ff fcbf 	bl	8019770 <Genesis_OPN2Write>
 8019df2:	2000      	movs	r0, #0
 8019df4:	f7ff fdf6 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019df8:	2800      	cmp	r0, #0
 8019dfa:	d1fa      	bne.n	8019df2 <APP_Background+0x17a>
        Genesis_OPN2Write(0, ah, 0x70, 0x02); while(Genesis_CheckOPN2Busy(0));
 8019dfc:	4621      	mov	r1, r4
 8019dfe:	2270      	movs	r2, #112	; 0x70
 8019e00:	2302      	movs	r3, #2
 8019e02:	f7ff fcb5 	bl	8019770 <Genesis_OPN2Write>
 8019e06:	2000      	movs	r0, #0
 8019e08:	f7ff fdec 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e0c:	2800      	cmp	r0, #0
 8019e0e:	d1fa      	bne.n	8019e06 <APP_Background+0x18e>
        Genesis_OPN2Write(0, ah, 0x74, 0x02); while(Genesis_CheckOPN2Busy(0));
 8019e10:	4621      	mov	r1, r4
 8019e12:	2274      	movs	r2, #116	; 0x74
 8019e14:	2302      	movs	r3, #2
 8019e16:	f7ff fcab 	bl	8019770 <Genesis_OPN2Write>
 8019e1a:	2000      	movs	r0, #0
 8019e1c:	f7ff fde2 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e20:	2800      	cmp	r0, #0
 8019e22:	d1fa      	bne.n	8019e1a <APP_Background+0x1a2>
        Genesis_OPN2Write(0, ah, 0x78, 0x02); while(Genesis_CheckOPN2Busy(0));
 8019e24:	4621      	mov	r1, r4
 8019e26:	2278      	movs	r2, #120	; 0x78
 8019e28:	2302      	movs	r3, #2
 8019e2a:	f7ff fca1 	bl	8019770 <Genesis_OPN2Write>
 8019e2e:	2000      	movs	r0, #0
 8019e30:	f7ff fdd8 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e34:	2800      	cmp	r0, #0
 8019e36:	d1fa      	bne.n	8019e2e <APP_Background+0x1b6>
        Genesis_OPN2Write(0, ah, 0x7C, 0x02); while(Genesis_CheckOPN2Busy(0));
 8019e38:	4621      	mov	r1, r4
 8019e3a:	227c      	movs	r2, #124	; 0x7c
 8019e3c:	2302      	movs	r3, #2
 8019e3e:	f7ff fc97 	bl	8019770 <Genesis_OPN2Write>
 8019e42:	2000      	movs	r0, #0
 8019e44:	f7ff fdce 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e48:	2800      	cmp	r0, #0
 8019e4a:	d1fa      	bne.n	8019e42 <APP_Background+0x1ca>
        Genesis_OPN2Write(0, ah, 0x80, 0x11); while(Genesis_CheckOPN2Busy(0));
 8019e4c:	4621      	mov	r1, r4
 8019e4e:	2280      	movs	r2, #128	; 0x80
 8019e50:	2311      	movs	r3, #17
 8019e52:	f7ff fc8d 	bl	8019770 <Genesis_OPN2Write>
 8019e56:	2000      	movs	r0, #0
 8019e58:	f7ff fdc4 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e5c:	2800      	cmp	r0, #0
 8019e5e:	d1fa      	bne.n	8019e56 <APP_Background+0x1de>
        Genesis_OPN2Write(0, ah, 0x84, 0x11); while(Genesis_CheckOPN2Busy(0));
 8019e60:	4621      	mov	r1, r4
 8019e62:	2284      	movs	r2, #132	; 0x84
 8019e64:	2311      	movs	r3, #17
 8019e66:	f7ff fc83 	bl	8019770 <Genesis_OPN2Write>
 8019e6a:	2000      	movs	r0, #0
 8019e6c:	f7ff fdba 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e70:	2800      	cmp	r0, #0
 8019e72:	d1fa      	bne.n	8019e6a <APP_Background+0x1f2>
        Genesis_OPN2Write(0, ah, 0x88, 0x11); while(Genesis_CheckOPN2Busy(0));
 8019e74:	4621      	mov	r1, r4
 8019e76:	2288      	movs	r2, #136	; 0x88
 8019e78:	2311      	movs	r3, #17
 8019e7a:	f7ff fc79 	bl	8019770 <Genesis_OPN2Write>
 8019e7e:	2000      	movs	r0, #0
 8019e80:	f7ff fdb0 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e84:	2800      	cmp	r0, #0
 8019e86:	d1fa      	bne.n	8019e7e <APP_Background+0x206>
        Genesis_OPN2Write(0, ah, 0x8C, 0xA6); while(Genesis_CheckOPN2Busy(0));
 8019e88:	4621      	mov	r1, r4
 8019e8a:	228c      	movs	r2, #140	; 0x8c
 8019e8c:	23a6      	movs	r3, #166	; 0xa6
 8019e8e:	f7ff fc6f 	bl	8019770 <Genesis_OPN2Write>
 8019e92:	2000      	movs	r0, #0
 8019e94:	f7ff fda6 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019e98:	4603      	mov	r3, r0
 8019e9a:	2800      	cmp	r0, #0
 8019e9c:	d1f9      	bne.n	8019e92 <APP_Background+0x21a>
        Genesis_OPN2Write(0, ah, 0x90, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019e9e:	4621      	mov	r1, r4
 8019ea0:	2290      	movs	r2, #144	; 0x90
 8019ea2:	f7ff fc65 	bl	8019770 <Genesis_OPN2Write>
 8019ea6:	2000      	movs	r0, #0
 8019ea8:	f7ff fd9c 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019eac:	4603      	mov	r3, r0
 8019eae:	2800      	cmp	r0, #0
 8019eb0:	d1f9      	bne.n	8019ea6 <APP_Background+0x22e>
        Genesis_OPN2Write(0, ah, 0x94, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019eb2:	4621      	mov	r1, r4
 8019eb4:	2294      	movs	r2, #148	; 0x94
 8019eb6:	f7ff fc5b 	bl	8019770 <Genesis_OPN2Write>
 8019eba:	2000      	movs	r0, #0
 8019ebc:	f7ff fd92 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ec0:	4603      	mov	r3, r0
 8019ec2:	2800      	cmp	r0, #0
 8019ec4:	d1f9      	bne.n	8019eba <APP_Background+0x242>
        Genesis_OPN2Write(0, ah, 0x98, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019ec6:	4621      	mov	r1, r4
 8019ec8:	2298      	movs	r2, #152	; 0x98
 8019eca:	f7ff fc51 	bl	8019770 <Genesis_OPN2Write>
 8019ece:	2000      	movs	r0, #0
 8019ed0:	f7ff fd88 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ed4:	4603      	mov	r3, r0
 8019ed6:	2800      	cmp	r0, #0
 8019ed8:	d1f9      	bne.n	8019ece <APP_Background+0x256>
        Genesis_OPN2Write(0, ah, 0x9C, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019eda:	4621      	mov	r1, r4
 8019edc:	229c      	movs	r2, #156	; 0x9c
 8019ede:	f7ff fc47 	bl	8019770 <Genesis_OPN2Write>
 8019ee2:	2000      	movs	r0, #0
 8019ee4:	f7ff fd7e 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ee8:	2800      	cmp	r0, #0
 8019eea:	d1fa      	bne.n	8019ee2 <APP_Background+0x26a>
        Genesis_OPN2Write(0, ah, 0xB0, 0x32); while(Genesis_CheckOPN2Busy(0));
 8019eec:	4621      	mov	r1, r4
 8019eee:	22b0      	movs	r2, #176	; 0xb0
 8019ef0:	2332      	movs	r3, #50	; 0x32
 8019ef2:	f7ff fc3d 	bl	8019770 <Genesis_OPN2Write>
 8019ef6:	2000      	movs	r0, #0
 8019ef8:	f7ff fd74 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019efc:	2800      	cmp	r0, #0
 8019efe:	d1fa      	bne.n	8019ef6 <APP_Background+0x27e>
        Genesis_OPN2Write(0, ah, 0xB4, 0xC0); while(Genesis_CheckOPN2Busy(0));
 8019f00:	4621      	mov	r1, r4
 8019f02:	22b4      	movs	r2, #180	; 0xb4
 8019f04:	23c0      	movs	r3, #192	; 0xc0
 8019f06:	f7ff fc33 	bl	8019770 <Genesis_OPN2Write>
 8019f0a:	2000      	movs	r0, #0
 8019f0c:	f7ff fd6a 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f10:	4601      	mov	r1, r0
 8019f12:	2800      	cmp	r0, #0
 8019f14:	d1f9      	bne.n	8019f0a <APP_Background+0x292>
    */
    //OPN2 piano test patch
    Genesis_OPN2Write(0, 0, 0x22, 0x00); while(Genesis_CheckOPN2Busy(0));
    Genesis_OPN2Write(0, 0, 0x27, 0x00); while(Genesis_CheckOPN2Busy(0));
    Genesis_OPN2Write(0, 0, 0x2B, 0x00); while(Genesis_CheckOPN2Busy(0));
    for(u8 ah=0; ah<2; ah++){
 8019f16:	3401      	adds	r4, #1
 8019f18:	b2e4      	uxtb	r4, r4
 8019f1a:	2c02      	cmp	r4, #2
 8019f1c:	f47f aecd 	bne.w	8019cba <APP_Background+0x42>
        Genesis_OPN2Write(0, ah, 0x98, 0x00); while(Genesis_CheckOPN2Busy(0));
        Genesis_OPN2Write(0, ah, 0x9C, 0x00); while(Genesis_CheckOPN2Busy(0));
        Genesis_OPN2Write(0, ah, 0xB0, 0x32); while(Genesis_CheckOPN2Busy(0));
        Genesis_OPN2Write(0, ah, 0xB4, 0xC0); while(Genesis_CheckOPN2Busy(0));
    }
    Genesis_OPN2Write(0, 0, 0xA4, 0x22); while(Genesis_CheckOPN2Busy(0));
 8019f20:	22a4      	movs	r2, #164	; 0xa4
 8019f22:	2322      	movs	r3, #34	; 0x22
 8019f24:	f7ff fc24 	bl	8019770 <Genesis_OPN2Write>
 8019f28:	2000      	movs	r0, #0
 8019f2a:	f7ff fd5b 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f2e:	4601      	mov	r1, r0
 8019f30:	2800      	cmp	r0, #0
 8019f32:	d1f9      	bne.n	8019f28 <APP_Background+0x2b0>
    Genesis_OPN2Write(0, 0, 0xA0, 0x69); while(Genesis_CheckOPN2Busy(0));
 8019f34:	22a0      	movs	r2, #160	; 0xa0
 8019f36:	2369      	movs	r3, #105	; 0x69
 8019f38:	f7ff fc1a 	bl	8019770 <Genesis_OPN2Write>
 8019f3c:	2000      	movs	r0, #0
 8019f3e:	f7ff fd51 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f42:	4601      	mov	r1, r0
 8019f44:	2800      	cmp	r0, #0
 8019f46:	d1f9      	bne.n	8019f3c <APP_Background+0x2c4>
    Genesis_OPN2Write(0, 0, 0x28, 0xF0); while(Genesis_CheckOPN2Busy(0));
 8019f48:	2228      	movs	r2, #40	; 0x28
 8019f4a:	23f0      	movs	r3, #240	; 0xf0
 8019f4c:	f7ff fc10 	bl	8019770 <Genesis_OPN2Write>
 8019f50:	2000      	movs	r0, #0
 8019f52:	f7ff fd47 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f56:	2800      	cmp	r0, #0
 8019f58:	d1fa      	bne.n	8019f50 <APP_Background+0x2d8>
    Genesis_OPN2Write(0, 1, 0xA4, 0x2B); while(Genesis_CheckOPN2Busy(0));
 8019f5a:	2101      	movs	r1, #1
 8019f5c:	22a4      	movs	r2, #164	; 0xa4
 8019f5e:	232b      	movs	r3, #43	; 0x2b
 8019f60:	f7ff fc06 	bl	8019770 <Genesis_OPN2Write>
 8019f64:	2000      	movs	r0, #0
 8019f66:	f7ff fd3d 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f6a:	2800      	cmp	r0, #0
 8019f6c:	d1fa      	bne.n	8019f64 <APP_Background+0x2ec>
    Genesis_OPN2Write(0, 1, 0xA0, 0x47); while(Genesis_CheckOPN2Busy(0));
 8019f6e:	2101      	movs	r1, #1
 8019f70:	22a0      	movs	r2, #160	; 0xa0
 8019f72:	2347      	movs	r3, #71	; 0x47
 8019f74:	f7ff fbfc 	bl	8019770 <Genesis_OPN2Write>
 8019f78:	2000      	movs	r0, #0
 8019f7a:	f7ff fd33 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f7e:	4601      	mov	r1, r0
 8019f80:	2800      	cmp	r0, #0
 8019f82:	d1f9      	bne.n	8019f78 <APP_Background+0x300>
    Genesis_OPN2Write(0, 0, 0x28, 0xF4); while(Genesis_CheckOPN2Busy(0));
 8019f84:	2228      	movs	r2, #40	; 0x28
 8019f86:	23f4      	movs	r3, #244	; 0xf4
 8019f88:	f7ff fbf2 	bl	8019770 <Genesis_OPN2Write>
 8019f8c:	2000      	movs	r0, #0
 8019f8e:	f7ff fd29 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019f92:	4604      	mov	r4, r0
 8019f94:	2800      	cmp	r0, #0
 8019f96:	d1f9      	bne.n	8019f8c <APP_Background+0x314>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019f98:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019f9c:	f7f9 fa56 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fa0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fa4:	f7f9 fa52 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fa8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fac:	f7f9 fa4e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fb0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fb4:	f7f9 fa4a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fb8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fbc:	f7f9 fa46 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fc0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fc4:	f7f9 fa42 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fc8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fcc:	f7f9 fa3e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fd0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fd4:	f7f9 fa3a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fd8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fdc:	f7f9 fa36 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 8019fe0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8019fe4:	f7f9 fa32 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_OPN2Write(0, 0, 0x28, 0x00); while(Genesis_CheckOPN2Busy(0));
 8019fe8:	4620      	mov	r0, r4
 8019fea:	4621      	mov	r1, r4
 8019fec:	2228      	movs	r2, #40	; 0x28
 8019fee:	4623      	mov	r3, r4
 8019ff0:	f7ff fbbe 	bl	8019770 <Genesis_OPN2Write>
 8019ff4:	2000      	movs	r0, #0
 8019ff6:	f7ff fcf5 	bl	80199e4 <Genesis_CheckOPN2Busy>
 8019ffa:	4601      	mov	r1, r0
 8019ffc:	2800      	cmp	r0, #0
 8019ffe:	d1f9      	bne.n	8019ff4 <APP_Background+0x37c>
    Genesis_OPN2Write(0, 0, 0x28, 0x04); while(Genesis_CheckOPN2Busy(0));
 801a000:	2228      	movs	r2, #40	; 0x28
 801a002:	2304      	movs	r3, #4
 801a004:	f7ff fbb4 	bl	8019770 <Genesis_OPN2Write>
 801a008:	2000      	movs	r0, #0
 801a00a:	f7ff fceb 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a00e:	4604      	mov	r4, r0
 801a010:	2800      	cmp	r0, #0
 801a012:	d1f9      	bne.n	801a008 <APP_Background+0x390>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a014:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a018:	f7f9 fa18 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a01c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a020:	f7f9 fa14 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a024:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a028:	f7f9 fa10 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a02c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a030:	f7f9 fa0c 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a034:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a038:	f7f9 fa08 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a03c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a040:	f7f9 fa04 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a044:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a048:	f7f9 fa00 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a04c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a050:	f7f9 f9fc 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a054:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a058:	f7f9 f9f8 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a05c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a060:	f7f9 f9f4 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_OPN2Write(0, 0, 0xA4, 0x12); while(Genesis_CheckOPN2Busy(0));
 801a064:	4620      	mov	r0, r4
 801a066:	4621      	mov	r1, r4
 801a068:	22a4      	movs	r2, #164	; 0xa4
 801a06a:	2312      	movs	r3, #18
 801a06c:	f7ff fb80 	bl	8019770 <Genesis_OPN2Write>
 801a070:	2000      	movs	r0, #0
 801a072:	f7ff fcb7 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a076:	4601      	mov	r1, r0
 801a078:	2800      	cmp	r0, #0
 801a07a:	d1f9      	bne.n	801a070 <APP_Background+0x3f8>
    Genesis_OPN2Write(0, 0, 0xA0, 0x69); while(Genesis_CheckOPN2Busy(0));
 801a07c:	22a0      	movs	r2, #160	; 0xa0
 801a07e:	2369      	movs	r3, #105	; 0x69
 801a080:	f7ff fb76 	bl	8019770 <Genesis_OPN2Write>
 801a084:	2000      	movs	r0, #0
 801a086:	f7ff fcad 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a08a:	4601      	mov	r1, r0
 801a08c:	2800      	cmp	r0, #0
 801a08e:	d1f9      	bne.n	801a084 <APP_Background+0x40c>
    Genesis_OPN2Write(0, 0, 0x28, 0xF0); while(Genesis_CheckOPN2Busy(0));
 801a090:	2228      	movs	r2, #40	; 0x28
 801a092:	23f0      	movs	r3, #240	; 0xf0
 801a094:	f7ff fb6c 	bl	8019770 <Genesis_OPN2Write>
 801a098:	2000      	movs	r0, #0
 801a09a:	f7ff fca3 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a09e:	2800      	cmp	r0, #0
 801a0a0:	d1fa      	bne.n	801a098 <APP_Background+0x420>
    Genesis_OPN2Write(0, 1, 0xA4, 0x1B); while(Genesis_CheckOPN2Busy(0));
 801a0a2:	2101      	movs	r1, #1
 801a0a4:	22a4      	movs	r2, #164	; 0xa4
 801a0a6:	231b      	movs	r3, #27
 801a0a8:	f7ff fb62 	bl	8019770 <Genesis_OPN2Write>
 801a0ac:	2000      	movs	r0, #0
 801a0ae:	f7ff fc99 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a0b2:	2800      	cmp	r0, #0
 801a0b4:	d1fa      	bne.n	801a0ac <APP_Background+0x434>
    Genesis_OPN2Write(0, 1, 0xA0, 0x47); while(Genesis_CheckOPN2Busy(0));
 801a0b6:	2101      	movs	r1, #1
 801a0b8:	22a0      	movs	r2, #160	; 0xa0
 801a0ba:	2347      	movs	r3, #71	; 0x47
 801a0bc:	f7ff fb58 	bl	8019770 <Genesis_OPN2Write>
 801a0c0:	2000      	movs	r0, #0
 801a0c2:	f7ff fc8f 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a0c6:	4601      	mov	r1, r0
 801a0c8:	2800      	cmp	r0, #0
 801a0ca:	d1f9      	bne.n	801a0c0 <APP_Background+0x448>
    Genesis_OPN2Write(0, 0, 0x28, 0xF4); while(Genesis_CheckOPN2Busy(0));
 801a0cc:	2228      	movs	r2, #40	; 0x28
 801a0ce:	23f4      	movs	r3, #244	; 0xf4
 801a0d0:	f7ff fb4e 	bl	8019770 <Genesis_OPN2Write>
 801a0d4:	2000      	movs	r0, #0
 801a0d6:	f7ff fc85 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a0da:	4604      	mov	r4, r0
 801a0dc:	2800      	cmp	r0, #0
 801a0de:	d1f9      	bne.n	801a0d4 <APP_Background+0x45c>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a0e0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a0e4:	f7f9 f9b2 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a0e8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a0ec:	f7f9 f9ae 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a0f0:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a0f4:	f7f9 f9aa 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a0f8:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a0fc:	f7f9 f9a6 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a100:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a104:	f7f9 f9a2 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a108:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a10c:	f7f9 f99e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a110:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a114:	f7f9 f99a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a118:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a11c:	f7f9 f996 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a120:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a124:	f7f9 f992 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a128:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a12c:	f7f9 f98e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_OPN2Write(0, 0, 0x28, 0x00); while(Genesis_CheckOPN2Busy(0));
 801a130:	4620      	mov	r0, r4
 801a132:	4621      	mov	r1, r4
 801a134:	2228      	movs	r2, #40	; 0x28
 801a136:	4623      	mov	r3, r4
 801a138:	f7ff fb1a 	bl	8019770 <Genesis_OPN2Write>
 801a13c:	2000      	movs	r0, #0
 801a13e:	f7ff fc51 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a142:	4601      	mov	r1, r0
 801a144:	2800      	cmp	r0, #0
 801a146:	d1f9      	bne.n	801a13c <APP_Background+0x4c4>
    Genesis_OPN2Write(0, 0, 0x28, 0x04); while(Genesis_CheckOPN2Busy(0));
 801a148:	2228      	movs	r2, #40	; 0x28
 801a14a:	2304      	movs	r3, #4
 801a14c:	f7ff fb10 	bl	8019770 <Genesis_OPN2Write>
 801a150:	2000      	movs	r0, #0
 801a152:	f7ff fc47 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a156:	4604      	mov	r4, r0
 801a158:	2800      	cmp	r0, #0
 801a15a:	d1f9      	bne.n	801a150 <APP_Background+0x4d8>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a15c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a160:	f7f9 f974 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a164:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a168:	f7f9 f970 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a16c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a170:	f7f9 f96c 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a174:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a178:	f7f9 f968 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a17c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a180:	f7f9 f964 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a184:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a188:	f7f9 f960 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a18c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a190:	f7f9 f95c 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a194:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a198:	f7f9 f958 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a19c:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a1a0:	f7f9 f954 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a1a4:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a1a8:	f7f9 f950 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_OPN2Write(0, 0, 0xA4, 0x02); while(Genesis_CheckOPN2Busy(0));
 801a1ac:	4620      	mov	r0, r4
 801a1ae:	4621      	mov	r1, r4
 801a1b0:	22a4      	movs	r2, #164	; 0xa4
 801a1b2:	2302      	movs	r3, #2
 801a1b4:	f7ff fadc 	bl	8019770 <Genesis_OPN2Write>
 801a1b8:	2000      	movs	r0, #0
 801a1ba:	f7ff fc13 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a1be:	4601      	mov	r1, r0
 801a1c0:	2800      	cmp	r0, #0
 801a1c2:	d1f9      	bne.n	801a1b8 <APP_Background+0x540>
    Genesis_OPN2Write(0, 0, 0xA0, 0x69); while(Genesis_CheckOPN2Busy(0));
 801a1c4:	22a0      	movs	r2, #160	; 0xa0
 801a1c6:	2369      	movs	r3, #105	; 0x69
 801a1c8:	f7ff fad2 	bl	8019770 <Genesis_OPN2Write>
 801a1cc:	2000      	movs	r0, #0
 801a1ce:	f7ff fc09 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a1d2:	4601      	mov	r1, r0
 801a1d4:	2800      	cmp	r0, #0
 801a1d6:	d1f9      	bne.n	801a1cc <APP_Background+0x554>
    Genesis_OPN2Write(0, 0, 0x28, 0xF0); while(Genesis_CheckOPN2Busy(0));
 801a1d8:	2228      	movs	r2, #40	; 0x28
 801a1da:	23f0      	movs	r3, #240	; 0xf0
 801a1dc:	f7ff fac8 	bl	8019770 <Genesis_OPN2Write>
 801a1e0:	2000      	movs	r0, #0
 801a1e2:	f7ff fbff 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a1e6:	2800      	cmp	r0, #0
 801a1e8:	d1fa      	bne.n	801a1e0 <APP_Background+0x568>
    Genesis_OPN2Write(0, 1, 0xA4, 0x0B); while(Genesis_CheckOPN2Busy(0));
 801a1ea:	2101      	movs	r1, #1
 801a1ec:	22a4      	movs	r2, #164	; 0xa4
 801a1ee:	230b      	movs	r3, #11
 801a1f0:	f7ff fabe 	bl	8019770 <Genesis_OPN2Write>
 801a1f4:	2000      	movs	r0, #0
 801a1f6:	f7ff fbf5 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a1fa:	2800      	cmp	r0, #0
 801a1fc:	d1fa      	bne.n	801a1f4 <APP_Background+0x57c>
    Genesis_OPN2Write(0, 1, 0xA0, 0x47); while(Genesis_CheckOPN2Busy(0));
 801a1fe:	2101      	movs	r1, #1
 801a200:	22a0      	movs	r2, #160	; 0xa0
 801a202:	2347      	movs	r3, #71	; 0x47
 801a204:	f7ff fab4 	bl	8019770 <Genesis_OPN2Write>
 801a208:	2000      	movs	r0, #0
 801a20a:	f7ff fbeb 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a20e:	4601      	mov	r1, r0
 801a210:	2800      	cmp	r0, #0
 801a212:	d1f9      	bne.n	801a208 <APP_Background+0x590>
    Genesis_OPN2Write(0, 0, 0x28, 0xF4); while(Genesis_CheckOPN2Busy(0));
 801a214:	2228      	movs	r2, #40	; 0x28
 801a216:	23f4      	movs	r3, #244	; 0xf4
 801a218:	f7ff faaa 	bl	8019770 <Genesis_OPN2Write>
 801a21c:	2000      	movs	r0, #0
 801a21e:	f7ff fbe1 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a222:	4604      	mov	r4, r0
 801a224:	2800      	cmp	r0, #0
 801a226:	d1f9      	bne.n	801a21c <APP_Background+0x5a4>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a228:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a22c:	f7f9 f90e 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a230:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a234:	f7f9 f90a 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a238:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a23c:	f7f9 f906 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a240:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a244:	f7f9 f902 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a248:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a24c:	f7f9 f8fe 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a250:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a254:	f7f9 f8fa 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a258:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a25c:	f7f9 f8f6 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a260:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a264:	f7f9 f8f2 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a268:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a26c:	f7f9 f8ee 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a270:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a274:	f7f9 f8ea 	bl	801344c <MIOS32_DELAY_Wait_uS>
    Genesis_OPN2Write(0, 0, 0x28, 0x00); while(Genesis_CheckOPN2Busy(0));
 801a278:	4620      	mov	r0, r4
 801a27a:	4621      	mov	r1, r4
 801a27c:	2228      	movs	r2, #40	; 0x28
 801a27e:	4623      	mov	r3, r4
 801a280:	f7ff fa76 	bl	8019770 <Genesis_OPN2Write>
 801a284:	2000      	movs	r0, #0
 801a286:	f7ff fbad 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a28a:	4601      	mov	r1, r0
 801a28c:	2800      	cmp	r0, #0
 801a28e:	d1f9      	bne.n	801a284 <APP_Background+0x60c>
    Genesis_OPN2Write(0, 0, 0x28, 0x04); while(Genesis_CheckOPN2Busy(0));
 801a290:	2228      	movs	r2, #40	; 0x28
 801a292:	2304      	movs	r3, #4
 801a294:	f7ff fa6c 	bl	8019770 <Genesis_OPN2Write>
 801a298:	2000      	movs	r0, #0
 801a29a:	f7ff fba3 	bl	80199e4 <Genesis_CheckOPN2Busy>
 801a29e:	2800      	cmp	r0, #0
 801a2a0:	d1fa      	bne.n	801a298 <APP_Background+0x620>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2a2:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2a6:	f7f9 f8d1 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2aa:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2ae:	f7f9 f8cd 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2b2:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2b6:	f7f9 f8c9 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2ba:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2be:	f7f9 f8c5 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2c2:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2c6:	f7f9 f8c1 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2ca:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2ce:	f7f9 f8bd 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2d2:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2d6:	f7f9 f8b9 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2da:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2de:	f7f9 f8b5 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
    
    //Flash LEDs
    MIOS32_BOARD_LED_Set(0xF, (count & 0xF));
 801a2e2:	4c09      	ldr	r4, [pc, #36]	; (801a308 <APP_Background+0x690>)
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2e4:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2e8:	f7f9 f8b0 	bl	801344c <MIOS32_DELAY_Wait_uS>
    MIOS32_DELAY_Wait_uS(0xFF00);
 801a2ec:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 801a2f0:	f7f9 f8ac 	bl	801344c <MIOS32_DELAY_Wait_uS>
    
    //Flash LEDs
    MIOS32_BOARD_LED_Set(0xF, (count & 0xF));
 801a2f4:	7821      	ldrb	r1, [r4, #0]
 801a2f6:	200f      	movs	r0, #15
 801a2f8:	4001      	ands	r1, r0
 801a2fa:	f7f8 fe91 	bl	8013020 <MIOS32_BOARD_LED_Set>
    ++count;
 801a2fe:	7823      	ldrb	r3, [r4, #0]
 801a300:	1c58      	adds	r0, r3, #1
 801a302:	7020      	strb	r0, [r4, #0]
 801a304:	bd10      	pop	{r4, pc}
 801a306:	bf00      	nop
 801a308:	200005e9 	.word	0x200005e9

0801a30c <APP_Tick>:
// more than 300 uS to ensure the responsiveness of buttons, encoders, pots.
// Alternatively you could create a dedicated task for application specific
// jobs as explained in $MIOS32_PATH/apps/tutorials/006_rtos_tasks
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_Tick(void)
{
 801a30c:	4770      	bx	lr

0801a30e <APP_MIDI_Tick>:
// This hook is called each mS from the MIDI task which checks for incoming
// MIDI events. You could add more MIDI related jobs here, but they shouldn't
// consume more than 300 uS to ensure the responsiveness of incoming MIDI.
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_MIDI_Tick(void)
{
 801a30e:	4770      	bx	lr

0801a310 <APP_MIDI_NotifyPackage>:

/////////////////////////////////////////////////////////////////////////////
// This hook is called when a MIDI package has been received
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_MIDI_NotifyPackage(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 801a310:	4770      	bx	lr

0801a312 <APP_SRIO_ServicePrepare>:

/////////////////////////////////////////////////////////////////////////////
// This hook is called before the shift register chain is scanned
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_SRIO_ServicePrepare(void)
{
 801a312:	4770      	bx	lr

0801a314 <APP_SRIO_ServiceFinish>:

/////////////////////////////////////////////////////////////////////////////
// This hook is called after the shift register chain has been scanned
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_SRIO_ServiceFinish(void)
{
 801a314:	4770      	bx	lr

0801a316 <APP_DIN_NotifyToggle>:
/////////////////////////////////////////////////////////////////////////////
// This hook is called when a button has been toggled
// pin_value is 1 when button released, and 0 when button pressed
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_DIN_NotifyToggle(u32 pin, u32 pin_value)
{
 801a316:	4770      	bx	lr

0801a318 <APP_ENC_NotifyChange>:
// This hook is called when an encoder has been moved
// incrementer is positive when encoder has been turned clockwise, else
// it is negative
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_ENC_NotifyChange(u32 encoder, s32 incrementer)
{
 801a318:	4770      	bx	lr

0801a31a <APP_AIN_NotifyChange>:

/////////////////////////////////////////////////////////////////////////////
// This hook is called when a pot has been moved
/////////////////////////////////////////////////////////////////////////////
extern "C" void APP_AIN_NotifyChange(u32 pin, u32 pin_value)
{
 801a31a:	4770      	bx	lr

0801a31c <__aeabi_llsr>:
 801a31c:	40d0      	lsrs	r0, r2
 801a31e:	1c0b      	adds	r3, r1, #0
 801a320:	40d1      	lsrs	r1, r2
 801a322:	469c      	mov	ip, r3
 801a324:	3a20      	subs	r2, #32
 801a326:	40d3      	lsrs	r3, r2
 801a328:	4318      	orrs	r0, r3
 801a32a:	4252      	negs	r2, r2
 801a32c:	4663      	mov	r3, ip
 801a32e:	4093      	lsls	r3, r2
 801a330:	4318      	orrs	r0, r3
 801a332:	4770      	bx	lr

0801a334 <__aeabi_llsl>:
 801a334:	4091      	lsls	r1, r2
 801a336:	1c03      	adds	r3, r0, #0
 801a338:	4090      	lsls	r0, r2
 801a33a:	469c      	mov	ip, r3
 801a33c:	3a20      	subs	r2, #32
 801a33e:	4093      	lsls	r3, r2
 801a340:	4319      	orrs	r1, r3
 801a342:	4252      	negs	r2, r2
 801a344:	4663      	mov	r3, ip
 801a346:	40d3      	lsrs	r3, r2
 801a348:	4319      	orrs	r1, r3
 801a34a:	4770      	bx	lr

0801a34c <__libc_init_array>:
 801a34c:	b538      	push	{r3, r4, r5, lr}
 801a34e:	4d0e      	ldr	r5, [pc, #56]	; (801a388 <__libc_init_array+0x3c>)
 801a350:	4b0e      	ldr	r3, [pc, #56]	; (801a38c <__libc_init_array+0x40>)
 801a352:	1ae8      	subs	r0, r5, r3
 801a354:	1085      	asrs	r5, r0, #2
 801a356:	2400      	movs	r4, #0
 801a358:	42ac      	cmp	r4, r5
 801a35a:	d005      	beq.n	801a368 <__libc_init_array+0x1c>
 801a35c:	490b      	ldr	r1, [pc, #44]	; (801a38c <__libc_init_array+0x40>)
 801a35e:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 801a362:	4790      	blx	r2
 801a364:	3401      	adds	r4, #1
 801a366:	e7f7      	b.n	801a358 <__libc_init_array+0xc>
 801a368:	f7f6 fc8a 	bl	8010c80 <_init>
 801a36c:	4908      	ldr	r1, [pc, #32]	; (801a390 <__libc_init_array+0x44>)
 801a36e:	4a09      	ldr	r2, [pc, #36]	; (801a394 <__libc_init_array+0x48>)
 801a370:	1a54      	subs	r4, r2, r1
 801a372:	10a5      	asrs	r5, r4, #2
 801a374:	2400      	movs	r4, #0
 801a376:	42ac      	cmp	r4, r5
 801a378:	d005      	beq.n	801a386 <__libc_init_array+0x3a>
 801a37a:	4b05      	ldr	r3, [pc, #20]	; (801a390 <__libc_init_array+0x44>)
 801a37c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a380:	4780      	blx	r0
 801a382:	3401      	adds	r4, #1
 801a384:	e7f7      	b.n	801a376 <__libc_init_array+0x2a>
 801a386:	bd38      	pop	{r3, r4, r5, pc}
 801a388:	0801ae34 	.word	0x0801ae34
 801a38c:	0801ae34 	.word	0x0801ae34
 801a390:	0801ae34 	.word	0x0801ae34
 801a394:	0801ae34 	.word	0x0801ae34

0801a398 <memcpy>:
 801a398:	b510      	push	{r4, lr}
 801a39a:	2300      	movs	r3, #0
 801a39c:	4293      	cmp	r3, r2
 801a39e:	d003      	beq.n	801a3a8 <memcpy+0x10>
 801a3a0:	5ccc      	ldrb	r4, [r1, r3]
 801a3a2:	54c4      	strb	r4, [r0, r3]
 801a3a4:	3301      	adds	r3, #1
 801a3a6:	e7f9      	b.n	801a39c <memcpy+0x4>
 801a3a8:	bd10      	pop	{r4, pc}

0801a3aa <memset>:
 801a3aa:	1882      	adds	r2, r0, r2
 801a3ac:	4603      	mov	r3, r0
 801a3ae:	4293      	cmp	r3, r2
 801a3b0:	d002      	beq.n	801a3b8 <memset+0xe>
 801a3b2:	f803 1b01 	strb.w	r1, [r3], #1
 801a3b6:	e7fa      	b.n	801a3ae <memset+0x4>
 801a3b8:	4770      	bx	lr

0801a3ba <strlen>:
 801a3ba:	4603      	mov	r3, r0
 801a3bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a3c0:	2a00      	cmp	r2, #0
 801a3c2:	d1fb      	bne.n	801a3bc <strlen+0x2>
 801a3c4:	1a18      	subs	r0, r3, r0
 801a3c6:	3801      	subs	r0, #1
 801a3c8:	4770      	bx	lr

0801a3ca <strncpy>:
 801a3ca:	b530      	push	{r4, r5, lr}
 801a3cc:	3901      	subs	r1, #1
 801a3ce:	4603      	mov	r3, r0
 801a3d0:	461c      	mov	r4, r3
 801a3d2:	b13a      	cbz	r2, 801a3e4 <strncpy+0x1a>
 801a3d4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 801a3d8:	f803 5b01 	strb.w	r5, [r3], #1
 801a3dc:	3a01      	subs	r2, #1
 801a3de:	461c      	mov	r4, r3
 801a3e0:	2d00      	cmp	r5, #0
 801a3e2:	d1f5      	bne.n	801a3d0 <strncpy+0x6>
 801a3e4:	1899      	adds	r1, r3, r2
 801a3e6:	428c      	cmp	r4, r1
 801a3e8:	d003      	beq.n	801a3f2 <strncpy+0x28>
 801a3ea:	2200      	movs	r2, #0
 801a3ec:	f804 2b01 	strb.w	r2, [r4], #1
 801a3f0:	e7f9      	b.n	801a3e6 <strncpy+0x1c>
 801a3f2:	bd30      	pop	{r4, r5, pc}
