INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.srcs/sources_1/new/FSM_Deuce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Deuce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.srcs/sim_1/new/FSM_Deuce_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Deuce_testbench
