DECL|AAR_ADDRPTR_ADDRPTR_Msk|macro|AAR_ADDRPTR_ADDRPTR_Msk
DECL|AAR_ADDRPTR_ADDRPTR_Pos|macro|AAR_ADDRPTR_ADDRPTR_Pos
DECL|AAR_ENABLE_ENABLE_Disabled|macro|AAR_ENABLE_ENABLE_Disabled
DECL|AAR_ENABLE_ENABLE_Enabled|macro|AAR_ENABLE_ENABLE_Enabled
DECL|AAR_ENABLE_ENABLE_Msk|macro|AAR_ENABLE_ENABLE_Msk
DECL|AAR_ENABLE_ENABLE_Pos|macro|AAR_ENABLE_ENABLE_Pos
DECL|AAR_INTENCLR_END_Clear|macro|AAR_INTENCLR_END_Clear
DECL|AAR_INTENCLR_END_Disabled|macro|AAR_INTENCLR_END_Disabled
DECL|AAR_INTENCLR_END_Enabled|macro|AAR_INTENCLR_END_Enabled
DECL|AAR_INTENCLR_END_Msk|macro|AAR_INTENCLR_END_Msk
DECL|AAR_INTENCLR_END_Pos|macro|AAR_INTENCLR_END_Pos
DECL|AAR_INTENCLR_NOTRESOLVED_Clear|macro|AAR_INTENCLR_NOTRESOLVED_Clear
DECL|AAR_INTENCLR_NOTRESOLVED_Disabled|macro|AAR_INTENCLR_NOTRESOLVED_Disabled
DECL|AAR_INTENCLR_NOTRESOLVED_Enabled|macro|AAR_INTENCLR_NOTRESOLVED_Enabled
DECL|AAR_INTENCLR_NOTRESOLVED_Msk|macro|AAR_INTENCLR_NOTRESOLVED_Msk
DECL|AAR_INTENCLR_NOTRESOLVED_Pos|macro|AAR_INTENCLR_NOTRESOLVED_Pos
DECL|AAR_INTENCLR_RESOLVED_Clear|macro|AAR_INTENCLR_RESOLVED_Clear
DECL|AAR_INTENCLR_RESOLVED_Disabled|macro|AAR_INTENCLR_RESOLVED_Disabled
DECL|AAR_INTENCLR_RESOLVED_Enabled|macro|AAR_INTENCLR_RESOLVED_Enabled
DECL|AAR_INTENCLR_RESOLVED_Msk|macro|AAR_INTENCLR_RESOLVED_Msk
DECL|AAR_INTENCLR_RESOLVED_Pos|macro|AAR_INTENCLR_RESOLVED_Pos
DECL|AAR_INTENSET_END_Disabled|macro|AAR_INTENSET_END_Disabled
DECL|AAR_INTENSET_END_Enabled|macro|AAR_INTENSET_END_Enabled
DECL|AAR_INTENSET_END_Msk|macro|AAR_INTENSET_END_Msk
DECL|AAR_INTENSET_END_Pos|macro|AAR_INTENSET_END_Pos
DECL|AAR_INTENSET_END_Set|macro|AAR_INTENSET_END_Set
DECL|AAR_INTENSET_NOTRESOLVED_Disabled|macro|AAR_INTENSET_NOTRESOLVED_Disabled
DECL|AAR_INTENSET_NOTRESOLVED_Enabled|macro|AAR_INTENSET_NOTRESOLVED_Enabled
DECL|AAR_INTENSET_NOTRESOLVED_Msk|macro|AAR_INTENSET_NOTRESOLVED_Msk
DECL|AAR_INTENSET_NOTRESOLVED_Pos|macro|AAR_INTENSET_NOTRESOLVED_Pos
DECL|AAR_INTENSET_NOTRESOLVED_Set|macro|AAR_INTENSET_NOTRESOLVED_Set
DECL|AAR_INTENSET_RESOLVED_Disabled|macro|AAR_INTENSET_RESOLVED_Disabled
DECL|AAR_INTENSET_RESOLVED_Enabled|macro|AAR_INTENSET_RESOLVED_Enabled
DECL|AAR_INTENSET_RESOLVED_Msk|macro|AAR_INTENSET_RESOLVED_Msk
DECL|AAR_INTENSET_RESOLVED_Pos|macro|AAR_INTENSET_RESOLVED_Pos
DECL|AAR_INTENSET_RESOLVED_Set|macro|AAR_INTENSET_RESOLVED_Set
DECL|AAR_IRKPTR_IRKPTR_Msk|macro|AAR_IRKPTR_IRKPTR_Msk
DECL|AAR_IRKPTR_IRKPTR_Pos|macro|AAR_IRKPTR_IRKPTR_Pos
DECL|AAR_NIRK_NIRK_Msk|macro|AAR_NIRK_NIRK_Msk
DECL|AAR_NIRK_NIRK_Pos|macro|AAR_NIRK_NIRK_Pos
DECL|AAR_SCRATCHPTR_SCRATCHPTR_Msk|macro|AAR_SCRATCHPTR_SCRATCHPTR_Msk
DECL|AAR_SCRATCHPTR_SCRATCHPTR_Pos|macro|AAR_SCRATCHPTR_SCRATCHPTR_Pos
DECL|AAR_STATUS_STATUS_Msk|macro|AAR_STATUS_STATUS_Msk
DECL|AAR_STATUS_STATUS_Pos|macro|AAR_STATUS_STATUS_Pos
DECL|ACL_ACL_ADDR_ADDR_Msk|macro|ACL_ACL_ADDR_ADDR_Msk
DECL|ACL_ACL_ADDR_ADDR_Pos|macro|ACL_ACL_ADDR_ADDR_Pos
DECL|ACL_ACL_PERM_READ_Disable|macro|ACL_ACL_PERM_READ_Disable
DECL|ACL_ACL_PERM_READ_Enable|macro|ACL_ACL_PERM_READ_Enable
DECL|ACL_ACL_PERM_READ_Msk|macro|ACL_ACL_PERM_READ_Msk
DECL|ACL_ACL_PERM_READ_Pos|macro|ACL_ACL_PERM_READ_Pos
DECL|ACL_ACL_PERM_WRITE_Disable|macro|ACL_ACL_PERM_WRITE_Disable
DECL|ACL_ACL_PERM_WRITE_Enable|macro|ACL_ACL_PERM_WRITE_Enable
DECL|ACL_ACL_PERM_WRITE_Msk|macro|ACL_ACL_PERM_WRITE_Msk
DECL|ACL_ACL_PERM_WRITE_Pos|macro|ACL_ACL_PERM_WRITE_Pos
DECL|ACL_ACL_SIZE_SIZE_Msk|macro|ACL_ACL_SIZE_SIZE_Msk
DECL|ACL_ACL_SIZE_SIZE_Pos|macro|ACL_ACL_SIZE_SIZE_Pos
DECL|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Disabled|macro|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Disabled
DECL|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Enabled|macro|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Enabled
DECL|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Msk|macro|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Msk
DECL|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Pos|macro|ACL_DISABLEINDEBUG_DISABLEINDEBUG_Pos
DECL|CCM_CNFPTR_CNFPTR_Msk|macro|CCM_CNFPTR_CNFPTR_Msk
DECL|CCM_CNFPTR_CNFPTR_Pos|macro|CCM_CNFPTR_CNFPTR_Pos
DECL|CCM_ENABLE_ENABLE_Disabled|macro|CCM_ENABLE_ENABLE_Disabled
DECL|CCM_ENABLE_ENABLE_Enabled|macro|CCM_ENABLE_ENABLE_Enabled
DECL|CCM_ENABLE_ENABLE_Msk|macro|CCM_ENABLE_ENABLE_Msk
DECL|CCM_ENABLE_ENABLE_Pos|macro|CCM_ENABLE_ENABLE_Pos
DECL|CCM_INPTR_INPTR_Msk|macro|CCM_INPTR_INPTR_Msk
DECL|CCM_INPTR_INPTR_Pos|macro|CCM_INPTR_INPTR_Pos
DECL|CCM_INTENCLR_ENDCRYPT_Clear|macro|CCM_INTENCLR_ENDCRYPT_Clear
DECL|CCM_INTENCLR_ENDCRYPT_Disabled|macro|CCM_INTENCLR_ENDCRYPT_Disabled
DECL|CCM_INTENCLR_ENDCRYPT_Enabled|macro|CCM_INTENCLR_ENDCRYPT_Enabled
DECL|CCM_INTENCLR_ENDCRYPT_Msk|macro|CCM_INTENCLR_ENDCRYPT_Msk
DECL|CCM_INTENCLR_ENDCRYPT_Pos|macro|CCM_INTENCLR_ENDCRYPT_Pos
DECL|CCM_INTENCLR_ENDKSGEN_Clear|macro|CCM_INTENCLR_ENDKSGEN_Clear
DECL|CCM_INTENCLR_ENDKSGEN_Disabled|macro|CCM_INTENCLR_ENDKSGEN_Disabled
DECL|CCM_INTENCLR_ENDKSGEN_Enabled|macro|CCM_INTENCLR_ENDKSGEN_Enabled
DECL|CCM_INTENCLR_ENDKSGEN_Msk|macro|CCM_INTENCLR_ENDKSGEN_Msk
DECL|CCM_INTENCLR_ENDKSGEN_Pos|macro|CCM_INTENCLR_ENDKSGEN_Pos
DECL|CCM_INTENCLR_ERROR_Clear|macro|CCM_INTENCLR_ERROR_Clear
DECL|CCM_INTENCLR_ERROR_Disabled|macro|CCM_INTENCLR_ERROR_Disabled
DECL|CCM_INTENCLR_ERROR_Enabled|macro|CCM_INTENCLR_ERROR_Enabled
DECL|CCM_INTENCLR_ERROR_Msk|macro|CCM_INTENCLR_ERROR_Msk
DECL|CCM_INTENCLR_ERROR_Pos|macro|CCM_INTENCLR_ERROR_Pos
DECL|CCM_INTENSET_ENDCRYPT_Disabled|macro|CCM_INTENSET_ENDCRYPT_Disabled
DECL|CCM_INTENSET_ENDCRYPT_Enabled|macro|CCM_INTENSET_ENDCRYPT_Enabled
DECL|CCM_INTENSET_ENDCRYPT_Msk|macro|CCM_INTENSET_ENDCRYPT_Msk
DECL|CCM_INTENSET_ENDCRYPT_Pos|macro|CCM_INTENSET_ENDCRYPT_Pos
DECL|CCM_INTENSET_ENDCRYPT_Set|macro|CCM_INTENSET_ENDCRYPT_Set
DECL|CCM_INTENSET_ENDKSGEN_Disabled|macro|CCM_INTENSET_ENDKSGEN_Disabled
DECL|CCM_INTENSET_ENDKSGEN_Enabled|macro|CCM_INTENSET_ENDKSGEN_Enabled
DECL|CCM_INTENSET_ENDKSGEN_Msk|macro|CCM_INTENSET_ENDKSGEN_Msk
DECL|CCM_INTENSET_ENDKSGEN_Pos|macro|CCM_INTENSET_ENDKSGEN_Pos
DECL|CCM_INTENSET_ENDKSGEN_Set|macro|CCM_INTENSET_ENDKSGEN_Set
DECL|CCM_INTENSET_ERROR_Disabled|macro|CCM_INTENSET_ERROR_Disabled
DECL|CCM_INTENSET_ERROR_Enabled|macro|CCM_INTENSET_ERROR_Enabled
DECL|CCM_INTENSET_ERROR_Msk|macro|CCM_INTENSET_ERROR_Msk
DECL|CCM_INTENSET_ERROR_Pos|macro|CCM_INTENSET_ERROR_Pos
DECL|CCM_INTENSET_ERROR_Set|macro|CCM_INTENSET_ERROR_Set
DECL|CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk|macro|CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk
DECL|CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos|macro|CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos
DECL|CCM_MICSTATUS_MICSTATUS_CheckFailed|macro|CCM_MICSTATUS_MICSTATUS_CheckFailed
DECL|CCM_MICSTATUS_MICSTATUS_CheckPassed|macro|CCM_MICSTATUS_MICSTATUS_CheckPassed
DECL|CCM_MICSTATUS_MICSTATUS_Msk|macro|CCM_MICSTATUS_MICSTATUS_Msk
DECL|CCM_MICSTATUS_MICSTATUS_Pos|macro|CCM_MICSTATUS_MICSTATUS_Pos
DECL|CCM_MODE_DATARATE_125Kbps|macro|CCM_MODE_DATARATE_125Kbps
DECL|CCM_MODE_DATARATE_1Mbit|macro|CCM_MODE_DATARATE_1Mbit
DECL|CCM_MODE_DATARATE_2Mbit|macro|CCM_MODE_DATARATE_2Mbit
DECL|CCM_MODE_DATARATE_500Kbps|macro|CCM_MODE_DATARATE_500Kbps
DECL|CCM_MODE_DATARATE_Msk|macro|CCM_MODE_DATARATE_Msk
DECL|CCM_MODE_DATARATE_Pos|macro|CCM_MODE_DATARATE_Pos
DECL|CCM_MODE_LENGTH_Default|macro|CCM_MODE_LENGTH_Default
DECL|CCM_MODE_LENGTH_Extended|macro|CCM_MODE_LENGTH_Extended
DECL|CCM_MODE_LENGTH_Msk|macro|CCM_MODE_LENGTH_Msk
DECL|CCM_MODE_LENGTH_Pos|macro|CCM_MODE_LENGTH_Pos
DECL|CCM_MODE_MODE_Decryption|macro|CCM_MODE_MODE_Decryption
DECL|CCM_MODE_MODE_Encryption|macro|CCM_MODE_MODE_Encryption
DECL|CCM_MODE_MODE_Msk|macro|CCM_MODE_MODE_Msk
DECL|CCM_MODE_MODE_Pos|macro|CCM_MODE_MODE_Pos
DECL|CCM_OUTPTR_OUTPTR_Msk|macro|CCM_OUTPTR_OUTPTR_Msk
DECL|CCM_OUTPTR_OUTPTR_Pos|macro|CCM_OUTPTR_OUTPTR_Pos
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_Msk|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_Msk
DECL|CCM_RATEOVERRIDE_RATEOVERRIDE_Pos|macro|CCM_RATEOVERRIDE_RATEOVERRIDE_Pos
DECL|CCM_SCRATCHPTR_SCRATCHPTR_Msk|macro|CCM_SCRATCHPTR_SCRATCHPTR_Msk
DECL|CCM_SCRATCHPTR_SCRATCHPTR_Pos|macro|CCM_SCRATCHPTR_SCRATCHPTR_Pos
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Disabled|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Disabled
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Enabled|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Enabled
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Msk|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Msk
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Pos|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Pos
DECL|CLOCK_CTIV_CTIV_Msk|macro|CLOCK_CTIV_CTIV_Msk
DECL|CLOCK_CTIV_CTIV_Pos|macro|CLOCK_CTIV_CTIV_Pos
DECL|CLOCK_HFCLKRUN_STATUS_Msk|macro|CLOCK_HFCLKRUN_STATUS_Msk
DECL|CLOCK_HFCLKRUN_STATUS_NotTriggered|macro|CLOCK_HFCLKRUN_STATUS_NotTriggered
DECL|CLOCK_HFCLKRUN_STATUS_Pos|macro|CLOCK_HFCLKRUN_STATUS_Pos
DECL|CLOCK_HFCLKRUN_STATUS_Triggered|macro|CLOCK_HFCLKRUN_STATUS_Triggered
DECL|CLOCK_HFCLKSTAT_SRC_Msk|macro|CLOCK_HFCLKSTAT_SRC_Msk
DECL|CLOCK_HFCLKSTAT_SRC_Pos|macro|CLOCK_HFCLKSTAT_SRC_Pos
DECL|CLOCK_HFCLKSTAT_SRC_RC|macro|CLOCK_HFCLKSTAT_SRC_RC
DECL|CLOCK_HFCLKSTAT_SRC_Xtal|macro|CLOCK_HFCLKSTAT_SRC_Xtal
DECL|CLOCK_HFCLKSTAT_STATE_Msk|macro|CLOCK_HFCLKSTAT_STATE_Msk
DECL|CLOCK_HFCLKSTAT_STATE_NotRunning|macro|CLOCK_HFCLKSTAT_STATE_NotRunning
DECL|CLOCK_HFCLKSTAT_STATE_Pos|macro|CLOCK_HFCLKSTAT_STATE_Pos
DECL|CLOCK_HFCLKSTAT_STATE_Running|macro|CLOCK_HFCLKSTAT_STATE_Running
DECL|CLOCK_INTENCLR_CTTO_Clear|macro|CLOCK_INTENCLR_CTTO_Clear
DECL|CLOCK_INTENCLR_CTTO_Disabled|macro|CLOCK_INTENCLR_CTTO_Disabled
DECL|CLOCK_INTENCLR_CTTO_Enabled|macro|CLOCK_INTENCLR_CTTO_Enabled
DECL|CLOCK_INTENCLR_CTTO_Msk|macro|CLOCK_INTENCLR_CTTO_Msk
DECL|CLOCK_INTENCLR_CTTO_Pos|macro|CLOCK_INTENCLR_CTTO_Pos
DECL|CLOCK_INTENCLR_DONE_Clear|macro|CLOCK_INTENCLR_DONE_Clear
DECL|CLOCK_INTENCLR_DONE_Disabled|macro|CLOCK_INTENCLR_DONE_Disabled
DECL|CLOCK_INTENCLR_DONE_Enabled|macro|CLOCK_INTENCLR_DONE_Enabled
DECL|CLOCK_INTENCLR_DONE_Msk|macro|CLOCK_INTENCLR_DONE_Msk
DECL|CLOCK_INTENCLR_DONE_Pos|macro|CLOCK_INTENCLR_DONE_Pos
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Clear|macro|CLOCK_INTENCLR_HFCLKSTARTED_Clear
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Disabled|macro|CLOCK_INTENCLR_HFCLKSTARTED_Disabled
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Enabled|macro|CLOCK_INTENCLR_HFCLKSTARTED_Enabled
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Msk|macro|CLOCK_INTENCLR_HFCLKSTARTED_Msk
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Pos|macro|CLOCK_INTENCLR_HFCLKSTARTED_Pos
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Clear|macro|CLOCK_INTENCLR_LFCLKSTARTED_Clear
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Disabled|macro|CLOCK_INTENCLR_LFCLKSTARTED_Disabled
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Enabled|macro|CLOCK_INTENCLR_LFCLKSTARTED_Enabled
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Msk|macro|CLOCK_INTENCLR_LFCLKSTARTED_Msk
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Pos|macro|CLOCK_INTENCLR_LFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_CTTO_Disabled|macro|CLOCK_INTENSET_CTTO_Disabled
DECL|CLOCK_INTENSET_CTTO_Enabled|macro|CLOCK_INTENSET_CTTO_Enabled
DECL|CLOCK_INTENSET_CTTO_Msk|macro|CLOCK_INTENSET_CTTO_Msk
DECL|CLOCK_INTENSET_CTTO_Pos|macro|CLOCK_INTENSET_CTTO_Pos
DECL|CLOCK_INTENSET_CTTO_Set|macro|CLOCK_INTENSET_CTTO_Set
DECL|CLOCK_INTENSET_DONE_Disabled|macro|CLOCK_INTENSET_DONE_Disabled
DECL|CLOCK_INTENSET_DONE_Enabled|macro|CLOCK_INTENSET_DONE_Enabled
DECL|CLOCK_INTENSET_DONE_Msk|macro|CLOCK_INTENSET_DONE_Msk
DECL|CLOCK_INTENSET_DONE_Pos|macro|CLOCK_INTENSET_DONE_Pos
DECL|CLOCK_INTENSET_DONE_Set|macro|CLOCK_INTENSET_DONE_Set
DECL|CLOCK_INTENSET_HFCLKSTARTED_Disabled|macro|CLOCK_INTENSET_HFCLKSTARTED_Disabled
DECL|CLOCK_INTENSET_HFCLKSTARTED_Enabled|macro|CLOCK_INTENSET_HFCLKSTARTED_Enabled
DECL|CLOCK_INTENSET_HFCLKSTARTED_Msk|macro|CLOCK_INTENSET_HFCLKSTARTED_Msk
DECL|CLOCK_INTENSET_HFCLKSTARTED_Pos|macro|CLOCK_INTENSET_HFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_HFCLKSTARTED_Set|macro|CLOCK_INTENSET_HFCLKSTARTED_Set
DECL|CLOCK_INTENSET_LFCLKSTARTED_Disabled|macro|CLOCK_INTENSET_LFCLKSTARTED_Disabled
DECL|CLOCK_INTENSET_LFCLKSTARTED_Enabled|macro|CLOCK_INTENSET_LFCLKSTARTED_Enabled
DECL|CLOCK_INTENSET_LFCLKSTARTED_Msk|macro|CLOCK_INTENSET_LFCLKSTARTED_Msk
DECL|CLOCK_INTENSET_LFCLKSTARTED_Pos|macro|CLOCK_INTENSET_LFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_LFCLKSTARTED_Set|macro|CLOCK_INTENSET_LFCLKSTARTED_Set
DECL|CLOCK_LFCLKRUN_STATUS_Msk|macro|CLOCK_LFCLKRUN_STATUS_Msk
DECL|CLOCK_LFCLKRUN_STATUS_NotTriggered|macro|CLOCK_LFCLKRUN_STATUS_NotTriggered
DECL|CLOCK_LFCLKRUN_STATUS_Pos|macro|CLOCK_LFCLKRUN_STATUS_Pos
DECL|CLOCK_LFCLKRUN_STATUS_Triggered|macro|CLOCK_LFCLKRUN_STATUS_Triggered
DECL|CLOCK_LFCLKSRCCOPY_SRC_LFULP|macro|CLOCK_LFCLKSRCCOPY_SRC_LFULP
DECL|CLOCK_LFCLKSRCCOPY_SRC_Msk|macro|CLOCK_LFCLKSRCCOPY_SRC_Msk
DECL|CLOCK_LFCLKSRCCOPY_SRC_Pos|macro|CLOCK_LFCLKSRCCOPY_SRC_Pos
DECL|CLOCK_LFCLKSRCCOPY_SRC_RC|macro|CLOCK_LFCLKSRCCOPY_SRC_RC
DECL|CLOCK_LFCLKSRCCOPY_SRC_Synth|macro|CLOCK_LFCLKSRCCOPY_SRC_Synth
DECL|CLOCK_LFCLKSRCCOPY_SRC_Xtal|macro|CLOCK_LFCLKSRCCOPY_SRC_Xtal
DECL|CLOCK_LFCLKSRC_BYPASS_Disabled|macro|CLOCK_LFCLKSRC_BYPASS_Disabled
DECL|CLOCK_LFCLKSRC_BYPASS_Enabled|macro|CLOCK_LFCLKSRC_BYPASS_Enabled
DECL|CLOCK_LFCLKSRC_BYPASS_Msk|macro|CLOCK_LFCLKSRC_BYPASS_Msk
DECL|CLOCK_LFCLKSRC_BYPASS_Pos|macro|CLOCK_LFCLKSRC_BYPASS_Pos
DECL|CLOCK_LFCLKSRC_EXTERNAL_Disabled|macro|CLOCK_LFCLKSRC_EXTERNAL_Disabled
DECL|CLOCK_LFCLKSRC_EXTERNAL_Enabled|macro|CLOCK_LFCLKSRC_EXTERNAL_Enabled
DECL|CLOCK_LFCLKSRC_EXTERNAL_Msk|macro|CLOCK_LFCLKSRC_EXTERNAL_Msk
DECL|CLOCK_LFCLKSRC_EXTERNAL_Pos|macro|CLOCK_LFCLKSRC_EXTERNAL_Pos
DECL|CLOCK_LFCLKSRC_SRC_LFULP|macro|CLOCK_LFCLKSRC_SRC_LFULP
DECL|CLOCK_LFCLKSRC_SRC_Msk|macro|CLOCK_LFCLKSRC_SRC_Msk
DECL|CLOCK_LFCLKSRC_SRC_Pos|macro|CLOCK_LFCLKSRC_SRC_Pos
DECL|CLOCK_LFCLKSRC_SRC_RC|macro|CLOCK_LFCLKSRC_SRC_RC
DECL|CLOCK_LFCLKSRC_SRC_Synth|macro|CLOCK_LFCLKSRC_SRC_Synth
DECL|CLOCK_LFCLKSRC_SRC_Xtal|macro|CLOCK_LFCLKSRC_SRC_Xtal
DECL|CLOCK_LFCLKSTAT_SRC_LFULP|macro|CLOCK_LFCLKSTAT_SRC_LFULP
DECL|CLOCK_LFCLKSTAT_SRC_Msk|macro|CLOCK_LFCLKSTAT_SRC_Msk
DECL|CLOCK_LFCLKSTAT_SRC_Pos|macro|CLOCK_LFCLKSTAT_SRC_Pos
DECL|CLOCK_LFCLKSTAT_SRC_RC|macro|CLOCK_LFCLKSTAT_SRC_RC
DECL|CLOCK_LFCLKSTAT_SRC_Synth|macro|CLOCK_LFCLKSTAT_SRC_Synth
DECL|CLOCK_LFCLKSTAT_SRC_Xtal|macro|CLOCK_LFCLKSTAT_SRC_Xtal
DECL|CLOCK_LFCLKSTAT_STATE_Msk|macro|CLOCK_LFCLKSTAT_STATE_Msk
DECL|CLOCK_LFCLKSTAT_STATE_NotRunning|macro|CLOCK_LFCLKSTAT_STATE_NotRunning
DECL|CLOCK_LFCLKSTAT_STATE_Pos|macro|CLOCK_LFCLKSTAT_STATE_Pos
DECL|CLOCK_LFCLKSTAT_STATE_Running|macro|CLOCK_LFCLKSTAT_STATE_Running
DECL|CLOCK_TRACECONFIG_TRACEMUX_GPIO|macro|CLOCK_TRACECONFIG_TRACEMUX_GPIO
DECL|CLOCK_TRACECONFIG_TRACEMUX_Msk|macro|CLOCK_TRACECONFIG_TRACEMUX_Msk
DECL|CLOCK_TRACECONFIG_TRACEMUX_Parallel|macro|CLOCK_TRACECONFIG_TRACEMUX_Parallel
DECL|CLOCK_TRACECONFIG_TRACEMUX_Pos|macro|CLOCK_TRACECONFIG_TRACEMUX_Pos
DECL|CLOCK_TRACECONFIG_TRACEMUX_Serial|macro|CLOCK_TRACECONFIG_TRACEMUX_Serial
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk
DECL|CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos|macro|CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos
DECL|COMP_ENABLE_ENABLE_Disabled|macro|COMP_ENABLE_ENABLE_Disabled
DECL|COMP_ENABLE_ENABLE_Enabled|macro|COMP_ENABLE_ENABLE_Enabled
DECL|COMP_ENABLE_ENABLE_Msk|macro|COMP_ENABLE_ENABLE_Msk
DECL|COMP_ENABLE_ENABLE_Pos|macro|COMP_ENABLE_ENABLE_Pos
DECL|COMP_EXTREFSEL_EXTREFSEL_AnalogReference0|macro|COMP_EXTREFSEL_EXTREFSEL_AnalogReference0
DECL|COMP_EXTREFSEL_EXTREFSEL_AnalogReference1|macro|COMP_EXTREFSEL_EXTREFSEL_AnalogReference1
DECL|COMP_EXTREFSEL_EXTREFSEL_Msk|macro|COMP_EXTREFSEL_EXTREFSEL_Msk
DECL|COMP_EXTREFSEL_EXTREFSEL_Pos|macro|COMP_EXTREFSEL_EXTREFSEL_Pos
DECL|COMP_HYST_HYST_Hyst50mV|macro|COMP_HYST_HYST_Hyst50mV
DECL|COMP_HYST_HYST_Msk|macro|COMP_HYST_HYST_Msk
DECL|COMP_HYST_HYST_NoHyst|macro|COMP_HYST_HYST_NoHyst
DECL|COMP_HYST_HYST_Pos|macro|COMP_HYST_HYST_Pos
DECL|COMP_INTENCLR_CROSS_Clear|macro|COMP_INTENCLR_CROSS_Clear
DECL|COMP_INTENCLR_CROSS_Disabled|macro|COMP_INTENCLR_CROSS_Disabled
DECL|COMP_INTENCLR_CROSS_Enabled|macro|COMP_INTENCLR_CROSS_Enabled
DECL|COMP_INTENCLR_CROSS_Msk|macro|COMP_INTENCLR_CROSS_Msk
DECL|COMP_INTENCLR_CROSS_Pos|macro|COMP_INTENCLR_CROSS_Pos
DECL|COMP_INTENCLR_DOWN_Clear|macro|COMP_INTENCLR_DOWN_Clear
DECL|COMP_INTENCLR_DOWN_Disabled|macro|COMP_INTENCLR_DOWN_Disabled
DECL|COMP_INTENCLR_DOWN_Enabled|macro|COMP_INTENCLR_DOWN_Enabled
DECL|COMP_INTENCLR_DOWN_Msk|macro|COMP_INTENCLR_DOWN_Msk
DECL|COMP_INTENCLR_DOWN_Pos|macro|COMP_INTENCLR_DOWN_Pos
DECL|COMP_INTENCLR_READY_Clear|macro|COMP_INTENCLR_READY_Clear
DECL|COMP_INTENCLR_READY_Disabled|macro|COMP_INTENCLR_READY_Disabled
DECL|COMP_INTENCLR_READY_Enabled|macro|COMP_INTENCLR_READY_Enabled
DECL|COMP_INTENCLR_READY_Msk|macro|COMP_INTENCLR_READY_Msk
DECL|COMP_INTENCLR_READY_Pos|macro|COMP_INTENCLR_READY_Pos
DECL|COMP_INTENCLR_UP_Clear|macro|COMP_INTENCLR_UP_Clear
DECL|COMP_INTENCLR_UP_Disabled|macro|COMP_INTENCLR_UP_Disabled
DECL|COMP_INTENCLR_UP_Enabled|macro|COMP_INTENCLR_UP_Enabled
DECL|COMP_INTENCLR_UP_Msk|macro|COMP_INTENCLR_UP_Msk
DECL|COMP_INTENCLR_UP_Pos|macro|COMP_INTENCLR_UP_Pos
DECL|COMP_INTENSET_CROSS_Disabled|macro|COMP_INTENSET_CROSS_Disabled
DECL|COMP_INTENSET_CROSS_Enabled|macro|COMP_INTENSET_CROSS_Enabled
DECL|COMP_INTENSET_CROSS_Msk|macro|COMP_INTENSET_CROSS_Msk
DECL|COMP_INTENSET_CROSS_Pos|macro|COMP_INTENSET_CROSS_Pos
DECL|COMP_INTENSET_CROSS_Set|macro|COMP_INTENSET_CROSS_Set
DECL|COMP_INTENSET_DOWN_Disabled|macro|COMP_INTENSET_DOWN_Disabled
DECL|COMP_INTENSET_DOWN_Enabled|macro|COMP_INTENSET_DOWN_Enabled
DECL|COMP_INTENSET_DOWN_Msk|macro|COMP_INTENSET_DOWN_Msk
DECL|COMP_INTENSET_DOWN_Pos|macro|COMP_INTENSET_DOWN_Pos
DECL|COMP_INTENSET_DOWN_Set|macro|COMP_INTENSET_DOWN_Set
DECL|COMP_INTENSET_READY_Disabled|macro|COMP_INTENSET_READY_Disabled
DECL|COMP_INTENSET_READY_Enabled|macro|COMP_INTENSET_READY_Enabled
DECL|COMP_INTENSET_READY_Msk|macro|COMP_INTENSET_READY_Msk
DECL|COMP_INTENSET_READY_Pos|macro|COMP_INTENSET_READY_Pos
DECL|COMP_INTENSET_READY_Set|macro|COMP_INTENSET_READY_Set
DECL|COMP_INTENSET_UP_Disabled|macro|COMP_INTENSET_UP_Disabled
DECL|COMP_INTENSET_UP_Enabled|macro|COMP_INTENSET_UP_Enabled
DECL|COMP_INTENSET_UP_Msk|macro|COMP_INTENSET_UP_Msk
DECL|COMP_INTENSET_UP_Pos|macro|COMP_INTENSET_UP_Pos
DECL|COMP_INTENSET_UP_Set|macro|COMP_INTENSET_UP_Set
DECL|COMP_INTEN_CROSS_Disabled|macro|COMP_INTEN_CROSS_Disabled
DECL|COMP_INTEN_CROSS_Enabled|macro|COMP_INTEN_CROSS_Enabled
DECL|COMP_INTEN_CROSS_Msk|macro|COMP_INTEN_CROSS_Msk
DECL|COMP_INTEN_CROSS_Pos|macro|COMP_INTEN_CROSS_Pos
DECL|COMP_INTEN_DOWN_Disabled|macro|COMP_INTEN_DOWN_Disabled
DECL|COMP_INTEN_DOWN_Enabled|macro|COMP_INTEN_DOWN_Enabled
DECL|COMP_INTEN_DOWN_Msk|macro|COMP_INTEN_DOWN_Msk
DECL|COMP_INTEN_DOWN_Pos|macro|COMP_INTEN_DOWN_Pos
DECL|COMP_INTEN_READY_Disabled|macro|COMP_INTEN_READY_Disabled
DECL|COMP_INTEN_READY_Enabled|macro|COMP_INTEN_READY_Enabled
DECL|COMP_INTEN_READY_Msk|macro|COMP_INTEN_READY_Msk
DECL|COMP_INTEN_READY_Pos|macro|COMP_INTEN_READY_Pos
DECL|COMP_INTEN_UP_Disabled|macro|COMP_INTEN_UP_Disabled
DECL|COMP_INTEN_UP_Enabled|macro|COMP_INTEN_UP_Enabled
DECL|COMP_INTEN_UP_Msk|macro|COMP_INTEN_UP_Msk
DECL|COMP_INTEN_UP_Pos|macro|COMP_INTEN_UP_Pos
DECL|COMP_ISOURCE_ISOURCE_Ien10mA|macro|COMP_ISOURCE_ISOURCE_Ien10mA
DECL|COMP_ISOURCE_ISOURCE_Ien2mA5|macro|COMP_ISOURCE_ISOURCE_Ien2mA5
DECL|COMP_ISOURCE_ISOURCE_Ien5mA|macro|COMP_ISOURCE_ISOURCE_Ien5mA
DECL|COMP_ISOURCE_ISOURCE_Msk|macro|COMP_ISOURCE_ISOURCE_Msk
DECL|COMP_ISOURCE_ISOURCE_Off|macro|COMP_ISOURCE_ISOURCE_Off
DECL|COMP_ISOURCE_ISOURCE_Pos|macro|COMP_ISOURCE_ISOURCE_Pos
DECL|COMP_MODE_MAIN_Diff|macro|COMP_MODE_MAIN_Diff
DECL|COMP_MODE_MAIN_Msk|macro|COMP_MODE_MAIN_Msk
DECL|COMP_MODE_MAIN_Pos|macro|COMP_MODE_MAIN_Pos
DECL|COMP_MODE_MAIN_SE|macro|COMP_MODE_MAIN_SE
DECL|COMP_MODE_SP_High|macro|COMP_MODE_SP_High
DECL|COMP_MODE_SP_Low|macro|COMP_MODE_SP_Low
DECL|COMP_MODE_SP_Msk|macro|COMP_MODE_SP_Msk
DECL|COMP_MODE_SP_Normal|macro|COMP_MODE_SP_Normal
DECL|COMP_MODE_SP_Pos|macro|COMP_MODE_SP_Pos
DECL|COMP_PSEL_PSEL_AnalogInput0|macro|COMP_PSEL_PSEL_AnalogInput0
DECL|COMP_PSEL_PSEL_AnalogInput1|macro|COMP_PSEL_PSEL_AnalogInput1
DECL|COMP_PSEL_PSEL_AnalogInput2|macro|COMP_PSEL_PSEL_AnalogInput2
DECL|COMP_PSEL_PSEL_AnalogInput3|macro|COMP_PSEL_PSEL_AnalogInput3
DECL|COMP_PSEL_PSEL_AnalogInput4|macro|COMP_PSEL_PSEL_AnalogInput4
DECL|COMP_PSEL_PSEL_AnalogInput5|macro|COMP_PSEL_PSEL_AnalogInput5
DECL|COMP_PSEL_PSEL_AnalogInput6|macro|COMP_PSEL_PSEL_AnalogInput6
DECL|COMP_PSEL_PSEL_AnalogInput7|macro|COMP_PSEL_PSEL_AnalogInput7
DECL|COMP_PSEL_PSEL_Msk|macro|COMP_PSEL_PSEL_Msk
DECL|COMP_PSEL_PSEL_Pos|macro|COMP_PSEL_PSEL_Pos
DECL|COMP_REFSEL_REFSEL_ARef|macro|COMP_REFSEL_REFSEL_ARef
DECL|COMP_REFSEL_REFSEL_Int1V2|macro|COMP_REFSEL_REFSEL_Int1V2
DECL|COMP_REFSEL_REFSEL_Int1V8|macro|COMP_REFSEL_REFSEL_Int1V8
DECL|COMP_REFSEL_REFSEL_Int2V4|macro|COMP_REFSEL_REFSEL_Int2V4
DECL|COMP_REFSEL_REFSEL_Msk|macro|COMP_REFSEL_REFSEL_Msk
DECL|COMP_REFSEL_REFSEL_Pos|macro|COMP_REFSEL_REFSEL_Pos
DECL|COMP_REFSEL_REFSEL_VDD|macro|COMP_REFSEL_REFSEL_VDD
DECL|COMP_RESULT_RESULT_Above|macro|COMP_RESULT_RESULT_Above
DECL|COMP_RESULT_RESULT_Below|macro|COMP_RESULT_RESULT_Below
DECL|COMP_RESULT_RESULT_Msk|macro|COMP_RESULT_RESULT_Msk
DECL|COMP_RESULT_RESULT_Pos|macro|COMP_RESULT_RESULT_Pos
DECL|COMP_SHORTS_CROSS_STOP_Disabled|macro|COMP_SHORTS_CROSS_STOP_Disabled
DECL|COMP_SHORTS_CROSS_STOP_Enabled|macro|COMP_SHORTS_CROSS_STOP_Enabled
DECL|COMP_SHORTS_CROSS_STOP_Msk|macro|COMP_SHORTS_CROSS_STOP_Msk
DECL|COMP_SHORTS_CROSS_STOP_Pos|macro|COMP_SHORTS_CROSS_STOP_Pos
DECL|COMP_SHORTS_DOWN_STOP_Disabled|macro|COMP_SHORTS_DOWN_STOP_Disabled
DECL|COMP_SHORTS_DOWN_STOP_Enabled|macro|COMP_SHORTS_DOWN_STOP_Enabled
DECL|COMP_SHORTS_DOWN_STOP_Msk|macro|COMP_SHORTS_DOWN_STOP_Msk
DECL|COMP_SHORTS_DOWN_STOP_Pos|macro|COMP_SHORTS_DOWN_STOP_Pos
DECL|COMP_SHORTS_READY_SAMPLE_Disabled|macro|COMP_SHORTS_READY_SAMPLE_Disabled
DECL|COMP_SHORTS_READY_SAMPLE_Enabled|macro|COMP_SHORTS_READY_SAMPLE_Enabled
DECL|COMP_SHORTS_READY_SAMPLE_Msk|macro|COMP_SHORTS_READY_SAMPLE_Msk
DECL|COMP_SHORTS_READY_SAMPLE_Pos|macro|COMP_SHORTS_READY_SAMPLE_Pos
DECL|COMP_SHORTS_READY_STOP_Disabled|macro|COMP_SHORTS_READY_STOP_Disabled
DECL|COMP_SHORTS_READY_STOP_Enabled|macro|COMP_SHORTS_READY_STOP_Enabled
DECL|COMP_SHORTS_READY_STOP_Msk|macro|COMP_SHORTS_READY_STOP_Msk
DECL|COMP_SHORTS_READY_STOP_Pos|macro|COMP_SHORTS_READY_STOP_Pos
DECL|COMP_SHORTS_UP_STOP_Disabled|macro|COMP_SHORTS_UP_STOP_Disabled
DECL|COMP_SHORTS_UP_STOP_Enabled|macro|COMP_SHORTS_UP_STOP_Enabled
DECL|COMP_SHORTS_UP_STOP_Msk|macro|COMP_SHORTS_UP_STOP_Msk
DECL|COMP_SHORTS_UP_STOP_Pos|macro|COMP_SHORTS_UP_STOP_Pos
DECL|COMP_TH_THDOWN_Msk|macro|COMP_TH_THDOWN_Msk
DECL|COMP_TH_THDOWN_Pos|macro|COMP_TH_THDOWN_Pos
DECL|COMP_TH_THUP_Msk|macro|COMP_TH_THUP_Msk
DECL|COMP_TH_THUP_Pos|macro|COMP_TH_THUP_Pos
DECL|CRYPTOCELL_ENABLE_ENABLE_Disabled|macro|CRYPTOCELL_ENABLE_ENABLE_Disabled
DECL|CRYPTOCELL_ENABLE_ENABLE_Enabled|macro|CRYPTOCELL_ENABLE_ENABLE_Enabled
DECL|CRYPTOCELL_ENABLE_ENABLE_Msk|macro|CRYPTOCELL_ENABLE_ENABLE_Msk
DECL|CRYPTOCELL_ENABLE_ENABLE_Pos|macro|CRYPTOCELL_ENABLE_ENABLE_Pos
DECL|ECB_ECBDATAPTR_ECBDATAPTR_Msk|macro|ECB_ECBDATAPTR_ECBDATAPTR_Msk
DECL|ECB_ECBDATAPTR_ECBDATAPTR_Pos|macro|ECB_ECBDATAPTR_ECBDATAPTR_Pos
DECL|ECB_INTENCLR_ENDECB_Clear|macro|ECB_INTENCLR_ENDECB_Clear
DECL|ECB_INTENCLR_ENDECB_Disabled|macro|ECB_INTENCLR_ENDECB_Disabled
DECL|ECB_INTENCLR_ENDECB_Enabled|macro|ECB_INTENCLR_ENDECB_Enabled
DECL|ECB_INTENCLR_ENDECB_Msk|macro|ECB_INTENCLR_ENDECB_Msk
DECL|ECB_INTENCLR_ENDECB_Pos|macro|ECB_INTENCLR_ENDECB_Pos
DECL|ECB_INTENCLR_ERRORECB_Clear|macro|ECB_INTENCLR_ERRORECB_Clear
DECL|ECB_INTENCLR_ERRORECB_Disabled|macro|ECB_INTENCLR_ERRORECB_Disabled
DECL|ECB_INTENCLR_ERRORECB_Enabled|macro|ECB_INTENCLR_ERRORECB_Enabled
DECL|ECB_INTENCLR_ERRORECB_Msk|macro|ECB_INTENCLR_ERRORECB_Msk
DECL|ECB_INTENCLR_ERRORECB_Pos|macro|ECB_INTENCLR_ERRORECB_Pos
DECL|ECB_INTENSET_ENDECB_Disabled|macro|ECB_INTENSET_ENDECB_Disabled
DECL|ECB_INTENSET_ENDECB_Enabled|macro|ECB_INTENSET_ENDECB_Enabled
DECL|ECB_INTENSET_ENDECB_Msk|macro|ECB_INTENSET_ENDECB_Msk
DECL|ECB_INTENSET_ENDECB_Pos|macro|ECB_INTENSET_ENDECB_Pos
DECL|ECB_INTENSET_ENDECB_Set|macro|ECB_INTENSET_ENDECB_Set
DECL|ECB_INTENSET_ERRORECB_Disabled|macro|ECB_INTENSET_ERRORECB_Disabled
DECL|ECB_INTENSET_ERRORECB_Enabled|macro|ECB_INTENSET_ERRORECB_Enabled
DECL|ECB_INTENSET_ERRORECB_Msk|macro|ECB_INTENSET_ERRORECB_Msk
DECL|ECB_INTENSET_ERRORECB_Pos|macro|ECB_INTENSET_ERRORECB_Pos
DECL|ECB_INTENSET_ERRORECB_Set|macro|ECB_INTENSET_ERRORECB_Set
DECL|EGU_INTENCLR_TRIGGERED0_Clear|macro|EGU_INTENCLR_TRIGGERED0_Clear
DECL|EGU_INTENCLR_TRIGGERED0_Disabled|macro|EGU_INTENCLR_TRIGGERED0_Disabled
DECL|EGU_INTENCLR_TRIGGERED0_Enabled|macro|EGU_INTENCLR_TRIGGERED0_Enabled
DECL|EGU_INTENCLR_TRIGGERED0_Msk|macro|EGU_INTENCLR_TRIGGERED0_Msk
DECL|EGU_INTENCLR_TRIGGERED0_Pos|macro|EGU_INTENCLR_TRIGGERED0_Pos
DECL|EGU_INTENCLR_TRIGGERED10_Clear|macro|EGU_INTENCLR_TRIGGERED10_Clear
DECL|EGU_INTENCLR_TRIGGERED10_Disabled|macro|EGU_INTENCLR_TRIGGERED10_Disabled
DECL|EGU_INTENCLR_TRIGGERED10_Enabled|macro|EGU_INTENCLR_TRIGGERED10_Enabled
DECL|EGU_INTENCLR_TRIGGERED10_Msk|macro|EGU_INTENCLR_TRIGGERED10_Msk
DECL|EGU_INTENCLR_TRIGGERED10_Pos|macro|EGU_INTENCLR_TRIGGERED10_Pos
DECL|EGU_INTENCLR_TRIGGERED11_Clear|macro|EGU_INTENCLR_TRIGGERED11_Clear
DECL|EGU_INTENCLR_TRIGGERED11_Disabled|macro|EGU_INTENCLR_TRIGGERED11_Disabled
DECL|EGU_INTENCLR_TRIGGERED11_Enabled|macro|EGU_INTENCLR_TRIGGERED11_Enabled
DECL|EGU_INTENCLR_TRIGGERED11_Msk|macro|EGU_INTENCLR_TRIGGERED11_Msk
DECL|EGU_INTENCLR_TRIGGERED11_Pos|macro|EGU_INTENCLR_TRIGGERED11_Pos
DECL|EGU_INTENCLR_TRIGGERED12_Clear|macro|EGU_INTENCLR_TRIGGERED12_Clear
DECL|EGU_INTENCLR_TRIGGERED12_Disabled|macro|EGU_INTENCLR_TRIGGERED12_Disabled
DECL|EGU_INTENCLR_TRIGGERED12_Enabled|macro|EGU_INTENCLR_TRIGGERED12_Enabled
DECL|EGU_INTENCLR_TRIGGERED12_Msk|macro|EGU_INTENCLR_TRIGGERED12_Msk
DECL|EGU_INTENCLR_TRIGGERED12_Pos|macro|EGU_INTENCLR_TRIGGERED12_Pos
DECL|EGU_INTENCLR_TRIGGERED13_Clear|macro|EGU_INTENCLR_TRIGGERED13_Clear
DECL|EGU_INTENCLR_TRIGGERED13_Disabled|macro|EGU_INTENCLR_TRIGGERED13_Disabled
DECL|EGU_INTENCLR_TRIGGERED13_Enabled|macro|EGU_INTENCLR_TRIGGERED13_Enabled
DECL|EGU_INTENCLR_TRIGGERED13_Msk|macro|EGU_INTENCLR_TRIGGERED13_Msk
DECL|EGU_INTENCLR_TRIGGERED13_Pos|macro|EGU_INTENCLR_TRIGGERED13_Pos
DECL|EGU_INTENCLR_TRIGGERED14_Clear|macro|EGU_INTENCLR_TRIGGERED14_Clear
DECL|EGU_INTENCLR_TRIGGERED14_Disabled|macro|EGU_INTENCLR_TRIGGERED14_Disabled
DECL|EGU_INTENCLR_TRIGGERED14_Enabled|macro|EGU_INTENCLR_TRIGGERED14_Enabled
DECL|EGU_INTENCLR_TRIGGERED14_Msk|macro|EGU_INTENCLR_TRIGGERED14_Msk
DECL|EGU_INTENCLR_TRIGGERED14_Pos|macro|EGU_INTENCLR_TRIGGERED14_Pos
DECL|EGU_INTENCLR_TRIGGERED15_Clear|macro|EGU_INTENCLR_TRIGGERED15_Clear
DECL|EGU_INTENCLR_TRIGGERED15_Disabled|macro|EGU_INTENCLR_TRIGGERED15_Disabled
DECL|EGU_INTENCLR_TRIGGERED15_Enabled|macro|EGU_INTENCLR_TRIGGERED15_Enabled
DECL|EGU_INTENCLR_TRIGGERED15_Msk|macro|EGU_INTENCLR_TRIGGERED15_Msk
DECL|EGU_INTENCLR_TRIGGERED15_Pos|macro|EGU_INTENCLR_TRIGGERED15_Pos
DECL|EGU_INTENCLR_TRIGGERED1_Clear|macro|EGU_INTENCLR_TRIGGERED1_Clear
DECL|EGU_INTENCLR_TRIGGERED1_Disabled|macro|EGU_INTENCLR_TRIGGERED1_Disabled
DECL|EGU_INTENCLR_TRIGGERED1_Enabled|macro|EGU_INTENCLR_TRIGGERED1_Enabled
DECL|EGU_INTENCLR_TRIGGERED1_Msk|macro|EGU_INTENCLR_TRIGGERED1_Msk
DECL|EGU_INTENCLR_TRIGGERED1_Pos|macro|EGU_INTENCLR_TRIGGERED1_Pos
DECL|EGU_INTENCLR_TRIGGERED2_Clear|macro|EGU_INTENCLR_TRIGGERED2_Clear
DECL|EGU_INTENCLR_TRIGGERED2_Disabled|macro|EGU_INTENCLR_TRIGGERED2_Disabled
DECL|EGU_INTENCLR_TRIGGERED2_Enabled|macro|EGU_INTENCLR_TRIGGERED2_Enabled
DECL|EGU_INTENCLR_TRIGGERED2_Msk|macro|EGU_INTENCLR_TRIGGERED2_Msk
DECL|EGU_INTENCLR_TRIGGERED2_Pos|macro|EGU_INTENCLR_TRIGGERED2_Pos
DECL|EGU_INTENCLR_TRIGGERED3_Clear|macro|EGU_INTENCLR_TRIGGERED3_Clear
DECL|EGU_INTENCLR_TRIGGERED3_Disabled|macro|EGU_INTENCLR_TRIGGERED3_Disabled
DECL|EGU_INTENCLR_TRIGGERED3_Enabled|macro|EGU_INTENCLR_TRIGGERED3_Enabled
DECL|EGU_INTENCLR_TRIGGERED3_Msk|macro|EGU_INTENCLR_TRIGGERED3_Msk
DECL|EGU_INTENCLR_TRIGGERED3_Pos|macro|EGU_INTENCLR_TRIGGERED3_Pos
DECL|EGU_INTENCLR_TRIGGERED4_Clear|macro|EGU_INTENCLR_TRIGGERED4_Clear
DECL|EGU_INTENCLR_TRIGGERED4_Disabled|macro|EGU_INTENCLR_TRIGGERED4_Disabled
DECL|EGU_INTENCLR_TRIGGERED4_Enabled|macro|EGU_INTENCLR_TRIGGERED4_Enabled
DECL|EGU_INTENCLR_TRIGGERED4_Msk|macro|EGU_INTENCLR_TRIGGERED4_Msk
DECL|EGU_INTENCLR_TRIGGERED4_Pos|macro|EGU_INTENCLR_TRIGGERED4_Pos
DECL|EGU_INTENCLR_TRIGGERED5_Clear|macro|EGU_INTENCLR_TRIGGERED5_Clear
DECL|EGU_INTENCLR_TRIGGERED5_Disabled|macro|EGU_INTENCLR_TRIGGERED5_Disabled
DECL|EGU_INTENCLR_TRIGGERED5_Enabled|macro|EGU_INTENCLR_TRIGGERED5_Enabled
DECL|EGU_INTENCLR_TRIGGERED5_Msk|macro|EGU_INTENCLR_TRIGGERED5_Msk
DECL|EGU_INTENCLR_TRIGGERED5_Pos|macro|EGU_INTENCLR_TRIGGERED5_Pos
DECL|EGU_INTENCLR_TRIGGERED6_Clear|macro|EGU_INTENCLR_TRIGGERED6_Clear
DECL|EGU_INTENCLR_TRIGGERED6_Disabled|macro|EGU_INTENCLR_TRIGGERED6_Disabled
DECL|EGU_INTENCLR_TRIGGERED6_Enabled|macro|EGU_INTENCLR_TRIGGERED6_Enabled
DECL|EGU_INTENCLR_TRIGGERED6_Msk|macro|EGU_INTENCLR_TRIGGERED6_Msk
DECL|EGU_INTENCLR_TRIGGERED6_Pos|macro|EGU_INTENCLR_TRIGGERED6_Pos
DECL|EGU_INTENCLR_TRIGGERED7_Clear|macro|EGU_INTENCLR_TRIGGERED7_Clear
DECL|EGU_INTENCLR_TRIGGERED7_Disabled|macro|EGU_INTENCLR_TRIGGERED7_Disabled
DECL|EGU_INTENCLR_TRIGGERED7_Enabled|macro|EGU_INTENCLR_TRIGGERED7_Enabled
DECL|EGU_INTENCLR_TRIGGERED7_Msk|macro|EGU_INTENCLR_TRIGGERED7_Msk
DECL|EGU_INTENCLR_TRIGGERED7_Pos|macro|EGU_INTENCLR_TRIGGERED7_Pos
DECL|EGU_INTENCLR_TRIGGERED8_Clear|macro|EGU_INTENCLR_TRIGGERED8_Clear
DECL|EGU_INTENCLR_TRIGGERED8_Disabled|macro|EGU_INTENCLR_TRIGGERED8_Disabled
DECL|EGU_INTENCLR_TRIGGERED8_Enabled|macro|EGU_INTENCLR_TRIGGERED8_Enabled
DECL|EGU_INTENCLR_TRIGGERED8_Msk|macro|EGU_INTENCLR_TRIGGERED8_Msk
DECL|EGU_INTENCLR_TRIGGERED8_Pos|macro|EGU_INTENCLR_TRIGGERED8_Pos
DECL|EGU_INTENCLR_TRIGGERED9_Clear|macro|EGU_INTENCLR_TRIGGERED9_Clear
DECL|EGU_INTENCLR_TRIGGERED9_Disabled|macro|EGU_INTENCLR_TRIGGERED9_Disabled
DECL|EGU_INTENCLR_TRIGGERED9_Enabled|macro|EGU_INTENCLR_TRIGGERED9_Enabled
DECL|EGU_INTENCLR_TRIGGERED9_Msk|macro|EGU_INTENCLR_TRIGGERED9_Msk
DECL|EGU_INTENCLR_TRIGGERED9_Pos|macro|EGU_INTENCLR_TRIGGERED9_Pos
DECL|EGU_INTENSET_TRIGGERED0_Disabled|macro|EGU_INTENSET_TRIGGERED0_Disabled
DECL|EGU_INTENSET_TRIGGERED0_Enabled|macro|EGU_INTENSET_TRIGGERED0_Enabled
DECL|EGU_INTENSET_TRIGGERED0_Msk|macro|EGU_INTENSET_TRIGGERED0_Msk
DECL|EGU_INTENSET_TRIGGERED0_Pos|macro|EGU_INTENSET_TRIGGERED0_Pos
DECL|EGU_INTENSET_TRIGGERED0_Set|macro|EGU_INTENSET_TRIGGERED0_Set
DECL|EGU_INTENSET_TRIGGERED10_Disabled|macro|EGU_INTENSET_TRIGGERED10_Disabled
DECL|EGU_INTENSET_TRIGGERED10_Enabled|macro|EGU_INTENSET_TRIGGERED10_Enabled
DECL|EGU_INTENSET_TRIGGERED10_Msk|macro|EGU_INTENSET_TRIGGERED10_Msk
DECL|EGU_INTENSET_TRIGGERED10_Pos|macro|EGU_INTENSET_TRIGGERED10_Pos
DECL|EGU_INTENSET_TRIGGERED10_Set|macro|EGU_INTENSET_TRIGGERED10_Set
DECL|EGU_INTENSET_TRIGGERED11_Disabled|macro|EGU_INTENSET_TRIGGERED11_Disabled
DECL|EGU_INTENSET_TRIGGERED11_Enabled|macro|EGU_INTENSET_TRIGGERED11_Enabled
DECL|EGU_INTENSET_TRIGGERED11_Msk|macro|EGU_INTENSET_TRIGGERED11_Msk
DECL|EGU_INTENSET_TRIGGERED11_Pos|macro|EGU_INTENSET_TRIGGERED11_Pos
DECL|EGU_INTENSET_TRIGGERED11_Set|macro|EGU_INTENSET_TRIGGERED11_Set
DECL|EGU_INTENSET_TRIGGERED12_Disabled|macro|EGU_INTENSET_TRIGGERED12_Disabled
DECL|EGU_INTENSET_TRIGGERED12_Enabled|macro|EGU_INTENSET_TRIGGERED12_Enabled
DECL|EGU_INTENSET_TRIGGERED12_Msk|macro|EGU_INTENSET_TRIGGERED12_Msk
DECL|EGU_INTENSET_TRIGGERED12_Pos|macro|EGU_INTENSET_TRIGGERED12_Pos
DECL|EGU_INTENSET_TRIGGERED12_Set|macro|EGU_INTENSET_TRIGGERED12_Set
DECL|EGU_INTENSET_TRIGGERED13_Disabled|macro|EGU_INTENSET_TRIGGERED13_Disabled
DECL|EGU_INTENSET_TRIGGERED13_Enabled|macro|EGU_INTENSET_TRIGGERED13_Enabled
DECL|EGU_INTENSET_TRIGGERED13_Msk|macro|EGU_INTENSET_TRIGGERED13_Msk
DECL|EGU_INTENSET_TRIGGERED13_Pos|macro|EGU_INTENSET_TRIGGERED13_Pos
DECL|EGU_INTENSET_TRIGGERED13_Set|macro|EGU_INTENSET_TRIGGERED13_Set
DECL|EGU_INTENSET_TRIGGERED14_Disabled|macro|EGU_INTENSET_TRIGGERED14_Disabled
DECL|EGU_INTENSET_TRIGGERED14_Enabled|macro|EGU_INTENSET_TRIGGERED14_Enabled
DECL|EGU_INTENSET_TRIGGERED14_Msk|macro|EGU_INTENSET_TRIGGERED14_Msk
DECL|EGU_INTENSET_TRIGGERED14_Pos|macro|EGU_INTENSET_TRIGGERED14_Pos
DECL|EGU_INTENSET_TRIGGERED14_Set|macro|EGU_INTENSET_TRIGGERED14_Set
DECL|EGU_INTENSET_TRIGGERED15_Disabled|macro|EGU_INTENSET_TRIGGERED15_Disabled
DECL|EGU_INTENSET_TRIGGERED15_Enabled|macro|EGU_INTENSET_TRIGGERED15_Enabled
DECL|EGU_INTENSET_TRIGGERED15_Msk|macro|EGU_INTENSET_TRIGGERED15_Msk
DECL|EGU_INTENSET_TRIGGERED15_Pos|macro|EGU_INTENSET_TRIGGERED15_Pos
DECL|EGU_INTENSET_TRIGGERED15_Set|macro|EGU_INTENSET_TRIGGERED15_Set
DECL|EGU_INTENSET_TRIGGERED1_Disabled|macro|EGU_INTENSET_TRIGGERED1_Disabled
DECL|EGU_INTENSET_TRIGGERED1_Enabled|macro|EGU_INTENSET_TRIGGERED1_Enabled
DECL|EGU_INTENSET_TRIGGERED1_Msk|macro|EGU_INTENSET_TRIGGERED1_Msk
DECL|EGU_INTENSET_TRIGGERED1_Pos|macro|EGU_INTENSET_TRIGGERED1_Pos
DECL|EGU_INTENSET_TRIGGERED1_Set|macro|EGU_INTENSET_TRIGGERED1_Set
DECL|EGU_INTENSET_TRIGGERED2_Disabled|macro|EGU_INTENSET_TRIGGERED2_Disabled
DECL|EGU_INTENSET_TRIGGERED2_Enabled|macro|EGU_INTENSET_TRIGGERED2_Enabled
DECL|EGU_INTENSET_TRIGGERED2_Msk|macro|EGU_INTENSET_TRIGGERED2_Msk
DECL|EGU_INTENSET_TRIGGERED2_Pos|macro|EGU_INTENSET_TRIGGERED2_Pos
DECL|EGU_INTENSET_TRIGGERED2_Set|macro|EGU_INTENSET_TRIGGERED2_Set
DECL|EGU_INTENSET_TRIGGERED3_Disabled|macro|EGU_INTENSET_TRIGGERED3_Disabled
DECL|EGU_INTENSET_TRIGGERED3_Enabled|macro|EGU_INTENSET_TRIGGERED3_Enabled
DECL|EGU_INTENSET_TRIGGERED3_Msk|macro|EGU_INTENSET_TRIGGERED3_Msk
DECL|EGU_INTENSET_TRIGGERED3_Pos|macro|EGU_INTENSET_TRIGGERED3_Pos
DECL|EGU_INTENSET_TRIGGERED3_Set|macro|EGU_INTENSET_TRIGGERED3_Set
DECL|EGU_INTENSET_TRIGGERED4_Disabled|macro|EGU_INTENSET_TRIGGERED4_Disabled
DECL|EGU_INTENSET_TRIGGERED4_Enabled|macro|EGU_INTENSET_TRIGGERED4_Enabled
DECL|EGU_INTENSET_TRIGGERED4_Msk|macro|EGU_INTENSET_TRIGGERED4_Msk
DECL|EGU_INTENSET_TRIGGERED4_Pos|macro|EGU_INTENSET_TRIGGERED4_Pos
DECL|EGU_INTENSET_TRIGGERED4_Set|macro|EGU_INTENSET_TRIGGERED4_Set
DECL|EGU_INTENSET_TRIGGERED5_Disabled|macro|EGU_INTENSET_TRIGGERED5_Disabled
DECL|EGU_INTENSET_TRIGGERED5_Enabled|macro|EGU_INTENSET_TRIGGERED5_Enabled
DECL|EGU_INTENSET_TRIGGERED5_Msk|macro|EGU_INTENSET_TRIGGERED5_Msk
DECL|EGU_INTENSET_TRIGGERED5_Pos|macro|EGU_INTENSET_TRIGGERED5_Pos
DECL|EGU_INTENSET_TRIGGERED5_Set|macro|EGU_INTENSET_TRIGGERED5_Set
DECL|EGU_INTENSET_TRIGGERED6_Disabled|macro|EGU_INTENSET_TRIGGERED6_Disabled
DECL|EGU_INTENSET_TRIGGERED6_Enabled|macro|EGU_INTENSET_TRIGGERED6_Enabled
DECL|EGU_INTENSET_TRIGGERED6_Msk|macro|EGU_INTENSET_TRIGGERED6_Msk
DECL|EGU_INTENSET_TRIGGERED6_Pos|macro|EGU_INTENSET_TRIGGERED6_Pos
DECL|EGU_INTENSET_TRIGGERED6_Set|macro|EGU_INTENSET_TRIGGERED6_Set
DECL|EGU_INTENSET_TRIGGERED7_Disabled|macro|EGU_INTENSET_TRIGGERED7_Disabled
DECL|EGU_INTENSET_TRIGGERED7_Enabled|macro|EGU_INTENSET_TRIGGERED7_Enabled
DECL|EGU_INTENSET_TRIGGERED7_Msk|macro|EGU_INTENSET_TRIGGERED7_Msk
DECL|EGU_INTENSET_TRIGGERED7_Pos|macro|EGU_INTENSET_TRIGGERED7_Pos
DECL|EGU_INTENSET_TRIGGERED7_Set|macro|EGU_INTENSET_TRIGGERED7_Set
DECL|EGU_INTENSET_TRIGGERED8_Disabled|macro|EGU_INTENSET_TRIGGERED8_Disabled
DECL|EGU_INTENSET_TRIGGERED8_Enabled|macro|EGU_INTENSET_TRIGGERED8_Enabled
DECL|EGU_INTENSET_TRIGGERED8_Msk|macro|EGU_INTENSET_TRIGGERED8_Msk
DECL|EGU_INTENSET_TRIGGERED8_Pos|macro|EGU_INTENSET_TRIGGERED8_Pos
DECL|EGU_INTENSET_TRIGGERED8_Set|macro|EGU_INTENSET_TRIGGERED8_Set
DECL|EGU_INTENSET_TRIGGERED9_Disabled|macro|EGU_INTENSET_TRIGGERED9_Disabled
DECL|EGU_INTENSET_TRIGGERED9_Enabled|macro|EGU_INTENSET_TRIGGERED9_Enabled
DECL|EGU_INTENSET_TRIGGERED9_Msk|macro|EGU_INTENSET_TRIGGERED9_Msk
DECL|EGU_INTENSET_TRIGGERED9_Pos|macro|EGU_INTENSET_TRIGGERED9_Pos
DECL|EGU_INTENSET_TRIGGERED9_Set|macro|EGU_INTENSET_TRIGGERED9_Set
DECL|EGU_INTEN_TRIGGERED0_Disabled|macro|EGU_INTEN_TRIGGERED0_Disabled
DECL|EGU_INTEN_TRIGGERED0_Enabled|macro|EGU_INTEN_TRIGGERED0_Enabled
DECL|EGU_INTEN_TRIGGERED0_Msk|macro|EGU_INTEN_TRIGGERED0_Msk
DECL|EGU_INTEN_TRIGGERED0_Pos|macro|EGU_INTEN_TRIGGERED0_Pos
DECL|EGU_INTEN_TRIGGERED10_Disabled|macro|EGU_INTEN_TRIGGERED10_Disabled
DECL|EGU_INTEN_TRIGGERED10_Enabled|macro|EGU_INTEN_TRIGGERED10_Enabled
DECL|EGU_INTEN_TRIGGERED10_Msk|macro|EGU_INTEN_TRIGGERED10_Msk
DECL|EGU_INTEN_TRIGGERED10_Pos|macro|EGU_INTEN_TRIGGERED10_Pos
DECL|EGU_INTEN_TRIGGERED11_Disabled|macro|EGU_INTEN_TRIGGERED11_Disabled
DECL|EGU_INTEN_TRIGGERED11_Enabled|macro|EGU_INTEN_TRIGGERED11_Enabled
DECL|EGU_INTEN_TRIGGERED11_Msk|macro|EGU_INTEN_TRIGGERED11_Msk
DECL|EGU_INTEN_TRIGGERED11_Pos|macro|EGU_INTEN_TRIGGERED11_Pos
DECL|EGU_INTEN_TRIGGERED12_Disabled|macro|EGU_INTEN_TRIGGERED12_Disabled
DECL|EGU_INTEN_TRIGGERED12_Enabled|macro|EGU_INTEN_TRIGGERED12_Enabled
DECL|EGU_INTEN_TRIGGERED12_Msk|macro|EGU_INTEN_TRIGGERED12_Msk
DECL|EGU_INTEN_TRIGGERED12_Pos|macro|EGU_INTEN_TRIGGERED12_Pos
DECL|EGU_INTEN_TRIGGERED13_Disabled|macro|EGU_INTEN_TRIGGERED13_Disabled
DECL|EGU_INTEN_TRIGGERED13_Enabled|macro|EGU_INTEN_TRIGGERED13_Enabled
DECL|EGU_INTEN_TRIGGERED13_Msk|macro|EGU_INTEN_TRIGGERED13_Msk
DECL|EGU_INTEN_TRIGGERED13_Pos|macro|EGU_INTEN_TRIGGERED13_Pos
DECL|EGU_INTEN_TRIGGERED14_Disabled|macro|EGU_INTEN_TRIGGERED14_Disabled
DECL|EGU_INTEN_TRIGGERED14_Enabled|macro|EGU_INTEN_TRIGGERED14_Enabled
DECL|EGU_INTEN_TRIGGERED14_Msk|macro|EGU_INTEN_TRIGGERED14_Msk
DECL|EGU_INTEN_TRIGGERED14_Pos|macro|EGU_INTEN_TRIGGERED14_Pos
DECL|EGU_INTEN_TRIGGERED15_Disabled|macro|EGU_INTEN_TRIGGERED15_Disabled
DECL|EGU_INTEN_TRIGGERED15_Enabled|macro|EGU_INTEN_TRIGGERED15_Enabled
DECL|EGU_INTEN_TRIGGERED15_Msk|macro|EGU_INTEN_TRIGGERED15_Msk
DECL|EGU_INTEN_TRIGGERED15_Pos|macro|EGU_INTEN_TRIGGERED15_Pos
DECL|EGU_INTEN_TRIGGERED1_Disabled|macro|EGU_INTEN_TRIGGERED1_Disabled
DECL|EGU_INTEN_TRIGGERED1_Enabled|macro|EGU_INTEN_TRIGGERED1_Enabled
DECL|EGU_INTEN_TRIGGERED1_Msk|macro|EGU_INTEN_TRIGGERED1_Msk
DECL|EGU_INTEN_TRIGGERED1_Pos|macro|EGU_INTEN_TRIGGERED1_Pos
DECL|EGU_INTEN_TRIGGERED2_Disabled|macro|EGU_INTEN_TRIGGERED2_Disabled
DECL|EGU_INTEN_TRIGGERED2_Enabled|macro|EGU_INTEN_TRIGGERED2_Enabled
DECL|EGU_INTEN_TRIGGERED2_Msk|macro|EGU_INTEN_TRIGGERED2_Msk
DECL|EGU_INTEN_TRIGGERED2_Pos|macro|EGU_INTEN_TRIGGERED2_Pos
DECL|EGU_INTEN_TRIGGERED3_Disabled|macro|EGU_INTEN_TRIGGERED3_Disabled
DECL|EGU_INTEN_TRIGGERED3_Enabled|macro|EGU_INTEN_TRIGGERED3_Enabled
DECL|EGU_INTEN_TRIGGERED3_Msk|macro|EGU_INTEN_TRIGGERED3_Msk
DECL|EGU_INTEN_TRIGGERED3_Pos|macro|EGU_INTEN_TRIGGERED3_Pos
DECL|EGU_INTEN_TRIGGERED4_Disabled|macro|EGU_INTEN_TRIGGERED4_Disabled
DECL|EGU_INTEN_TRIGGERED4_Enabled|macro|EGU_INTEN_TRIGGERED4_Enabled
DECL|EGU_INTEN_TRIGGERED4_Msk|macro|EGU_INTEN_TRIGGERED4_Msk
DECL|EGU_INTEN_TRIGGERED4_Pos|macro|EGU_INTEN_TRIGGERED4_Pos
DECL|EGU_INTEN_TRIGGERED5_Disabled|macro|EGU_INTEN_TRIGGERED5_Disabled
DECL|EGU_INTEN_TRIGGERED5_Enabled|macro|EGU_INTEN_TRIGGERED5_Enabled
DECL|EGU_INTEN_TRIGGERED5_Msk|macro|EGU_INTEN_TRIGGERED5_Msk
DECL|EGU_INTEN_TRIGGERED5_Pos|macro|EGU_INTEN_TRIGGERED5_Pos
DECL|EGU_INTEN_TRIGGERED6_Disabled|macro|EGU_INTEN_TRIGGERED6_Disabled
DECL|EGU_INTEN_TRIGGERED6_Enabled|macro|EGU_INTEN_TRIGGERED6_Enabled
DECL|EGU_INTEN_TRIGGERED6_Msk|macro|EGU_INTEN_TRIGGERED6_Msk
DECL|EGU_INTEN_TRIGGERED6_Pos|macro|EGU_INTEN_TRIGGERED6_Pos
DECL|EGU_INTEN_TRIGGERED7_Disabled|macro|EGU_INTEN_TRIGGERED7_Disabled
DECL|EGU_INTEN_TRIGGERED7_Enabled|macro|EGU_INTEN_TRIGGERED7_Enabled
DECL|EGU_INTEN_TRIGGERED7_Msk|macro|EGU_INTEN_TRIGGERED7_Msk
DECL|EGU_INTEN_TRIGGERED7_Pos|macro|EGU_INTEN_TRIGGERED7_Pos
DECL|EGU_INTEN_TRIGGERED8_Disabled|macro|EGU_INTEN_TRIGGERED8_Disabled
DECL|EGU_INTEN_TRIGGERED8_Enabled|macro|EGU_INTEN_TRIGGERED8_Enabled
DECL|EGU_INTEN_TRIGGERED8_Msk|macro|EGU_INTEN_TRIGGERED8_Msk
DECL|EGU_INTEN_TRIGGERED8_Pos|macro|EGU_INTEN_TRIGGERED8_Pos
DECL|EGU_INTEN_TRIGGERED9_Disabled|macro|EGU_INTEN_TRIGGERED9_Disabled
DECL|EGU_INTEN_TRIGGERED9_Enabled|macro|EGU_INTEN_TRIGGERED9_Enabled
DECL|EGU_INTEN_TRIGGERED9_Msk|macro|EGU_INTEN_TRIGGERED9_Msk
DECL|EGU_INTEN_TRIGGERED9_Pos|macro|EGU_INTEN_TRIGGERED9_Pos
DECL|FICR_CODEPAGESIZE_CODEPAGESIZE_Msk|macro|FICR_CODEPAGESIZE_CODEPAGESIZE_Msk
DECL|FICR_CODEPAGESIZE_CODEPAGESIZE_Pos|macro|FICR_CODEPAGESIZE_CODEPAGESIZE_Pos
DECL|FICR_CODESIZE_CODESIZE_Msk|macro|FICR_CODESIZE_CODESIZE_Msk
DECL|FICR_CODESIZE_CODESIZE_Pos|macro|FICR_CODESIZE_CODESIZE_Pos
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random
DECL|FICR_DEVICEADDR_DEVICEADDR_Msk|macro|FICR_DEVICEADDR_DEVICEADDR_Msk
DECL|FICR_DEVICEADDR_DEVICEADDR_Pos|macro|FICR_DEVICEADDR_DEVICEADDR_Pos
DECL|FICR_DEVICEID_DEVICEID_Msk|macro|FICR_DEVICEID_DEVICEID_Msk
DECL|FICR_DEVICEID_DEVICEID_Pos|macro|FICR_DEVICEID_DEVICEID_Pos
DECL|FICR_ER_ER_Msk|macro|FICR_ER_ER_Msk
DECL|FICR_ER_ER_Pos|macro|FICR_ER_ER_Pos
DECL|FICR_INFO_FLASH_FLASH_K1024|macro|FICR_INFO_FLASH_FLASH_K1024
DECL|FICR_INFO_FLASH_FLASH_K128|macro|FICR_INFO_FLASH_FLASH_K128
DECL|FICR_INFO_FLASH_FLASH_K2048|macro|FICR_INFO_FLASH_FLASH_K2048
DECL|FICR_INFO_FLASH_FLASH_K256|macro|FICR_INFO_FLASH_FLASH_K256
DECL|FICR_INFO_FLASH_FLASH_K512|macro|FICR_INFO_FLASH_FLASH_K512
DECL|FICR_INFO_FLASH_FLASH_Msk|macro|FICR_INFO_FLASH_FLASH_Msk
DECL|FICR_INFO_FLASH_FLASH_Pos|macro|FICR_INFO_FLASH_FLASH_Pos
DECL|FICR_INFO_FLASH_FLASH_Unspecified|macro|FICR_INFO_FLASH_FLASH_Unspecified
DECL|FICR_INFO_PACKAGE_PACKAGE_Msk|macro|FICR_INFO_PACKAGE_PACKAGE_Msk
DECL|FICR_INFO_PACKAGE_PACKAGE_Pos|macro|FICR_INFO_PACKAGE_PACKAGE_Pos
DECL|FICR_INFO_PACKAGE_PACKAGE_QI|macro|FICR_INFO_PACKAGE_PACKAGE_QI
DECL|FICR_INFO_PACKAGE_PACKAGE_Unspecified|macro|FICR_INFO_PACKAGE_PACKAGE_Unspecified
DECL|FICR_INFO_PART_PART_Msk|macro|FICR_INFO_PART_PART_Msk
DECL|FICR_INFO_PART_PART_N52840|macro|FICR_INFO_PART_PART_N52840
DECL|FICR_INFO_PART_PART_Pos|macro|FICR_INFO_PART_PART_Pos
DECL|FICR_INFO_PART_PART_Unspecified|macro|FICR_INFO_PART_PART_Unspecified
DECL|FICR_INFO_RAM_RAM_K128|macro|FICR_INFO_RAM_RAM_K128
DECL|FICR_INFO_RAM_RAM_K16|macro|FICR_INFO_RAM_RAM_K16
DECL|FICR_INFO_RAM_RAM_K256|macro|FICR_INFO_RAM_RAM_K256
DECL|FICR_INFO_RAM_RAM_K32|macro|FICR_INFO_RAM_RAM_K32
DECL|FICR_INFO_RAM_RAM_K64|macro|FICR_INFO_RAM_RAM_K64
DECL|FICR_INFO_RAM_RAM_Msk|macro|FICR_INFO_RAM_RAM_Msk
DECL|FICR_INFO_RAM_RAM_Pos|macro|FICR_INFO_RAM_RAM_Pos
DECL|FICR_INFO_RAM_RAM_Unspecified|macro|FICR_INFO_RAM_RAM_Unspecified
DECL|FICR_INFO_VARIANT_VARIANT_AAAA|macro|FICR_INFO_VARIANT_VARIANT_AAAA
DECL|FICR_INFO_VARIANT_VARIANT_AAAB|macro|FICR_INFO_VARIANT_VARIANT_AAAB
DECL|FICR_INFO_VARIANT_VARIANT_AAB0|macro|FICR_INFO_VARIANT_VARIANT_AAB0
DECL|FICR_INFO_VARIANT_VARIANT_AABA|macro|FICR_INFO_VARIANT_VARIANT_AABA
DECL|FICR_INFO_VARIANT_VARIANT_AABB|macro|FICR_INFO_VARIANT_VARIANT_AABB
DECL|FICR_INFO_VARIANT_VARIANT_ABBA|macro|FICR_INFO_VARIANT_VARIANT_ABBA
DECL|FICR_INFO_VARIANT_VARIANT_Msk|macro|FICR_INFO_VARIANT_VARIANT_Msk
DECL|FICR_INFO_VARIANT_VARIANT_Pos|macro|FICR_INFO_VARIANT_VARIANT_Pos
DECL|FICR_INFO_VARIANT_VARIANT_Unspecified|macro|FICR_INFO_VARIANT_VARIANT_Unspecified
DECL|FICR_IR_IR_Msk|macro|FICR_IR_IR_Msk
DECL|FICR_IR_IR_Pos|macro|FICR_IR_IR_Pos
DECL|FICR_NFC_TAGHEADER0_MFGID_Msk|macro|FICR_NFC_TAGHEADER0_MFGID_Msk
DECL|FICR_NFC_TAGHEADER0_MFGID_Pos|macro|FICR_NFC_TAGHEADER0_MFGID_Pos
DECL|FICR_NFC_TAGHEADER0_UD1_Msk|macro|FICR_NFC_TAGHEADER0_UD1_Msk
DECL|FICR_NFC_TAGHEADER0_UD1_Pos|macro|FICR_NFC_TAGHEADER0_UD1_Pos
DECL|FICR_NFC_TAGHEADER0_UD2_Msk|macro|FICR_NFC_TAGHEADER0_UD2_Msk
DECL|FICR_NFC_TAGHEADER0_UD2_Pos|macro|FICR_NFC_TAGHEADER0_UD2_Pos
DECL|FICR_NFC_TAGHEADER0_UD3_Msk|macro|FICR_NFC_TAGHEADER0_UD3_Msk
DECL|FICR_NFC_TAGHEADER0_UD3_Pos|macro|FICR_NFC_TAGHEADER0_UD3_Pos
DECL|FICR_NFC_TAGHEADER1_UD4_Msk|macro|FICR_NFC_TAGHEADER1_UD4_Msk
DECL|FICR_NFC_TAGHEADER1_UD4_Pos|macro|FICR_NFC_TAGHEADER1_UD4_Pos
DECL|FICR_NFC_TAGHEADER1_UD5_Msk|macro|FICR_NFC_TAGHEADER1_UD5_Msk
DECL|FICR_NFC_TAGHEADER1_UD5_Pos|macro|FICR_NFC_TAGHEADER1_UD5_Pos
DECL|FICR_NFC_TAGHEADER1_UD6_Msk|macro|FICR_NFC_TAGHEADER1_UD6_Msk
DECL|FICR_NFC_TAGHEADER1_UD6_Pos|macro|FICR_NFC_TAGHEADER1_UD6_Pos
DECL|FICR_NFC_TAGHEADER1_UD7_Msk|macro|FICR_NFC_TAGHEADER1_UD7_Msk
DECL|FICR_NFC_TAGHEADER1_UD7_Pos|macro|FICR_NFC_TAGHEADER1_UD7_Pos
DECL|FICR_NFC_TAGHEADER2_UD10_Msk|macro|FICR_NFC_TAGHEADER2_UD10_Msk
DECL|FICR_NFC_TAGHEADER2_UD10_Pos|macro|FICR_NFC_TAGHEADER2_UD10_Pos
DECL|FICR_NFC_TAGHEADER2_UD11_Msk|macro|FICR_NFC_TAGHEADER2_UD11_Msk
DECL|FICR_NFC_TAGHEADER2_UD11_Pos|macro|FICR_NFC_TAGHEADER2_UD11_Pos
DECL|FICR_NFC_TAGHEADER2_UD8_Msk|macro|FICR_NFC_TAGHEADER2_UD8_Msk
DECL|FICR_NFC_TAGHEADER2_UD8_Pos|macro|FICR_NFC_TAGHEADER2_UD8_Pos
DECL|FICR_NFC_TAGHEADER2_UD9_Msk|macro|FICR_NFC_TAGHEADER2_UD9_Msk
DECL|FICR_NFC_TAGHEADER2_UD9_Pos|macro|FICR_NFC_TAGHEADER2_UD9_Pos
DECL|FICR_NFC_TAGHEADER3_UD12_Msk|macro|FICR_NFC_TAGHEADER3_UD12_Msk
DECL|FICR_NFC_TAGHEADER3_UD12_Pos|macro|FICR_NFC_TAGHEADER3_UD12_Pos
DECL|FICR_NFC_TAGHEADER3_UD13_Msk|macro|FICR_NFC_TAGHEADER3_UD13_Msk
DECL|FICR_NFC_TAGHEADER3_UD13_Pos|macro|FICR_NFC_TAGHEADER3_UD13_Pos
DECL|FICR_NFC_TAGHEADER3_UD14_Msk|macro|FICR_NFC_TAGHEADER3_UD14_Msk
DECL|FICR_NFC_TAGHEADER3_UD14_Pos|macro|FICR_NFC_TAGHEADER3_UD14_Pos
DECL|FICR_NFC_TAGHEADER3_UD15_Msk|macro|FICR_NFC_TAGHEADER3_UD15_Msk
DECL|FICR_NFC_TAGHEADER3_UD15_Pos|macro|FICR_NFC_TAGHEADER3_UD15_Pos
DECL|FICR_TEMP_A0_A_Msk|macro|FICR_TEMP_A0_A_Msk
DECL|FICR_TEMP_A0_A_Pos|macro|FICR_TEMP_A0_A_Pos
DECL|FICR_TEMP_A1_A_Msk|macro|FICR_TEMP_A1_A_Msk
DECL|FICR_TEMP_A1_A_Pos|macro|FICR_TEMP_A1_A_Pos
DECL|FICR_TEMP_A2_A_Msk|macro|FICR_TEMP_A2_A_Msk
DECL|FICR_TEMP_A2_A_Pos|macro|FICR_TEMP_A2_A_Pos
DECL|FICR_TEMP_A3_A_Msk|macro|FICR_TEMP_A3_A_Msk
DECL|FICR_TEMP_A3_A_Pos|macro|FICR_TEMP_A3_A_Pos
DECL|FICR_TEMP_A4_A_Msk|macro|FICR_TEMP_A4_A_Msk
DECL|FICR_TEMP_A4_A_Pos|macro|FICR_TEMP_A4_A_Pos
DECL|FICR_TEMP_A5_A_Msk|macro|FICR_TEMP_A5_A_Msk
DECL|FICR_TEMP_A5_A_Pos|macro|FICR_TEMP_A5_A_Pos
DECL|FICR_TEMP_B0_B_Msk|macro|FICR_TEMP_B0_B_Msk
DECL|FICR_TEMP_B0_B_Pos|macro|FICR_TEMP_B0_B_Pos
DECL|FICR_TEMP_B1_B_Msk|macro|FICR_TEMP_B1_B_Msk
DECL|FICR_TEMP_B1_B_Pos|macro|FICR_TEMP_B1_B_Pos
DECL|FICR_TEMP_B2_B_Msk|macro|FICR_TEMP_B2_B_Msk
DECL|FICR_TEMP_B2_B_Pos|macro|FICR_TEMP_B2_B_Pos
DECL|FICR_TEMP_B3_B_Msk|macro|FICR_TEMP_B3_B_Msk
DECL|FICR_TEMP_B3_B_Pos|macro|FICR_TEMP_B3_B_Pos
DECL|FICR_TEMP_B4_B_Msk|macro|FICR_TEMP_B4_B_Msk
DECL|FICR_TEMP_B4_B_Pos|macro|FICR_TEMP_B4_B_Pos
DECL|FICR_TEMP_B5_B_Msk|macro|FICR_TEMP_B5_B_Msk
DECL|FICR_TEMP_B5_B_Pos|macro|FICR_TEMP_B5_B_Pos
DECL|FICR_TEMP_T0_T_Msk|macro|FICR_TEMP_T0_T_Msk
DECL|FICR_TEMP_T0_T_Pos|macro|FICR_TEMP_T0_T_Pos
DECL|FICR_TEMP_T1_T_Msk|macro|FICR_TEMP_T1_T_Msk
DECL|FICR_TEMP_T1_T_Pos|macro|FICR_TEMP_T1_T_Pos
DECL|FICR_TEMP_T2_T_Msk|macro|FICR_TEMP_T2_T_Msk
DECL|FICR_TEMP_T2_T_Pos|macro|FICR_TEMP_T2_T_Pos
DECL|FICR_TEMP_T3_T_Msk|macro|FICR_TEMP_T3_T_Msk
DECL|FICR_TEMP_T3_T_Pos|macro|FICR_TEMP_T3_T_Pos
DECL|FICR_TEMP_T4_T_Msk|macro|FICR_TEMP_T4_T_Msk
DECL|FICR_TEMP_T4_T_Pos|macro|FICR_TEMP_T4_T_Pos
DECL|GPIOTE_CONFIG_MODE_Disabled|macro|GPIOTE_CONFIG_MODE_Disabled
DECL|GPIOTE_CONFIG_MODE_Event|macro|GPIOTE_CONFIG_MODE_Event
DECL|GPIOTE_CONFIG_MODE_Msk|macro|GPIOTE_CONFIG_MODE_Msk
DECL|GPIOTE_CONFIG_MODE_Pos|macro|GPIOTE_CONFIG_MODE_Pos
DECL|GPIOTE_CONFIG_MODE_Task|macro|GPIOTE_CONFIG_MODE_Task
DECL|GPIOTE_CONFIG_OUTINIT_High|macro|GPIOTE_CONFIG_OUTINIT_High
DECL|GPIOTE_CONFIG_OUTINIT_Low|macro|GPIOTE_CONFIG_OUTINIT_Low
DECL|GPIOTE_CONFIG_OUTINIT_Msk|macro|GPIOTE_CONFIG_OUTINIT_Msk
DECL|GPIOTE_CONFIG_OUTINIT_Pos|macro|GPIOTE_CONFIG_OUTINIT_Pos
DECL|GPIOTE_CONFIG_POLARITY_HiToLo|macro|GPIOTE_CONFIG_POLARITY_HiToLo
DECL|GPIOTE_CONFIG_POLARITY_LoToHi|macro|GPIOTE_CONFIG_POLARITY_LoToHi
DECL|GPIOTE_CONFIG_POLARITY_Msk|macro|GPIOTE_CONFIG_POLARITY_Msk
DECL|GPIOTE_CONFIG_POLARITY_None|macro|GPIOTE_CONFIG_POLARITY_None
DECL|GPIOTE_CONFIG_POLARITY_Pos|macro|GPIOTE_CONFIG_POLARITY_Pos
DECL|GPIOTE_CONFIG_POLARITY_Toggle|macro|GPIOTE_CONFIG_POLARITY_Toggle
DECL|GPIOTE_CONFIG_PORT_Msk|macro|GPIOTE_CONFIG_PORT_Msk
DECL|GPIOTE_CONFIG_PORT_Pos|macro|GPIOTE_CONFIG_PORT_Pos
DECL|GPIOTE_CONFIG_PSEL_Msk|macro|GPIOTE_CONFIG_PSEL_Msk
DECL|GPIOTE_CONFIG_PSEL_Pos|macro|GPIOTE_CONFIG_PSEL_Pos
DECL|GPIOTE_INTENCLR_IN0_Clear|macro|GPIOTE_INTENCLR_IN0_Clear
DECL|GPIOTE_INTENCLR_IN0_Disabled|macro|GPIOTE_INTENCLR_IN0_Disabled
DECL|GPIOTE_INTENCLR_IN0_Enabled|macro|GPIOTE_INTENCLR_IN0_Enabled
DECL|GPIOTE_INTENCLR_IN0_Msk|macro|GPIOTE_INTENCLR_IN0_Msk
DECL|GPIOTE_INTENCLR_IN0_Pos|macro|GPIOTE_INTENCLR_IN0_Pos
DECL|GPIOTE_INTENCLR_IN1_Clear|macro|GPIOTE_INTENCLR_IN1_Clear
DECL|GPIOTE_INTENCLR_IN1_Disabled|macro|GPIOTE_INTENCLR_IN1_Disabled
DECL|GPIOTE_INTENCLR_IN1_Enabled|macro|GPIOTE_INTENCLR_IN1_Enabled
DECL|GPIOTE_INTENCLR_IN1_Msk|macro|GPIOTE_INTENCLR_IN1_Msk
DECL|GPIOTE_INTENCLR_IN1_Pos|macro|GPIOTE_INTENCLR_IN1_Pos
DECL|GPIOTE_INTENCLR_IN2_Clear|macro|GPIOTE_INTENCLR_IN2_Clear
DECL|GPIOTE_INTENCLR_IN2_Disabled|macro|GPIOTE_INTENCLR_IN2_Disabled
DECL|GPIOTE_INTENCLR_IN2_Enabled|macro|GPIOTE_INTENCLR_IN2_Enabled
DECL|GPIOTE_INTENCLR_IN2_Msk|macro|GPIOTE_INTENCLR_IN2_Msk
DECL|GPIOTE_INTENCLR_IN2_Pos|macro|GPIOTE_INTENCLR_IN2_Pos
DECL|GPIOTE_INTENCLR_IN3_Clear|macro|GPIOTE_INTENCLR_IN3_Clear
DECL|GPIOTE_INTENCLR_IN3_Disabled|macro|GPIOTE_INTENCLR_IN3_Disabled
DECL|GPIOTE_INTENCLR_IN3_Enabled|macro|GPIOTE_INTENCLR_IN3_Enabled
DECL|GPIOTE_INTENCLR_IN3_Msk|macro|GPIOTE_INTENCLR_IN3_Msk
DECL|GPIOTE_INTENCLR_IN3_Pos|macro|GPIOTE_INTENCLR_IN3_Pos
DECL|GPIOTE_INTENCLR_IN4_Clear|macro|GPIOTE_INTENCLR_IN4_Clear
DECL|GPIOTE_INTENCLR_IN4_Disabled|macro|GPIOTE_INTENCLR_IN4_Disabled
DECL|GPIOTE_INTENCLR_IN4_Enabled|macro|GPIOTE_INTENCLR_IN4_Enabled
DECL|GPIOTE_INTENCLR_IN4_Msk|macro|GPIOTE_INTENCLR_IN4_Msk
DECL|GPIOTE_INTENCLR_IN4_Pos|macro|GPIOTE_INTENCLR_IN4_Pos
DECL|GPIOTE_INTENCLR_IN5_Clear|macro|GPIOTE_INTENCLR_IN5_Clear
DECL|GPIOTE_INTENCLR_IN5_Disabled|macro|GPIOTE_INTENCLR_IN5_Disabled
DECL|GPIOTE_INTENCLR_IN5_Enabled|macro|GPIOTE_INTENCLR_IN5_Enabled
DECL|GPIOTE_INTENCLR_IN5_Msk|macro|GPIOTE_INTENCLR_IN5_Msk
DECL|GPIOTE_INTENCLR_IN5_Pos|macro|GPIOTE_INTENCLR_IN5_Pos
DECL|GPIOTE_INTENCLR_IN6_Clear|macro|GPIOTE_INTENCLR_IN6_Clear
DECL|GPIOTE_INTENCLR_IN6_Disabled|macro|GPIOTE_INTENCLR_IN6_Disabled
DECL|GPIOTE_INTENCLR_IN6_Enabled|macro|GPIOTE_INTENCLR_IN6_Enabled
DECL|GPIOTE_INTENCLR_IN6_Msk|macro|GPIOTE_INTENCLR_IN6_Msk
DECL|GPIOTE_INTENCLR_IN6_Pos|macro|GPIOTE_INTENCLR_IN6_Pos
DECL|GPIOTE_INTENCLR_IN7_Clear|macro|GPIOTE_INTENCLR_IN7_Clear
DECL|GPIOTE_INTENCLR_IN7_Disabled|macro|GPIOTE_INTENCLR_IN7_Disabled
DECL|GPIOTE_INTENCLR_IN7_Enabled|macro|GPIOTE_INTENCLR_IN7_Enabled
DECL|GPIOTE_INTENCLR_IN7_Msk|macro|GPIOTE_INTENCLR_IN7_Msk
DECL|GPIOTE_INTENCLR_IN7_Pos|macro|GPIOTE_INTENCLR_IN7_Pos
DECL|GPIOTE_INTENCLR_PORT_Clear|macro|GPIOTE_INTENCLR_PORT_Clear
DECL|GPIOTE_INTENCLR_PORT_Disabled|macro|GPIOTE_INTENCLR_PORT_Disabled
DECL|GPIOTE_INTENCLR_PORT_Enabled|macro|GPIOTE_INTENCLR_PORT_Enabled
DECL|GPIOTE_INTENCLR_PORT_Msk|macro|GPIOTE_INTENCLR_PORT_Msk
DECL|GPIOTE_INTENCLR_PORT_Pos|macro|GPIOTE_INTENCLR_PORT_Pos
DECL|GPIOTE_INTENSET_IN0_Disabled|macro|GPIOTE_INTENSET_IN0_Disabled
DECL|GPIOTE_INTENSET_IN0_Enabled|macro|GPIOTE_INTENSET_IN0_Enabled
DECL|GPIOTE_INTENSET_IN0_Msk|macro|GPIOTE_INTENSET_IN0_Msk
DECL|GPIOTE_INTENSET_IN0_Pos|macro|GPIOTE_INTENSET_IN0_Pos
DECL|GPIOTE_INTENSET_IN0_Set|macro|GPIOTE_INTENSET_IN0_Set
DECL|GPIOTE_INTENSET_IN1_Disabled|macro|GPIOTE_INTENSET_IN1_Disabled
DECL|GPIOTE_INTENSET_IN1_Enabled|macro|GPIOTE_INTENSET_IN1_Enabled
DECL|GPIOTE_INTENSET_IN1_Msk|macro|GPIOTE_INTENSET_IN1_Msk
DECL|GPIOTE_INTENSET_IN1_Pos|macro|GPIOTE_INTENSET_IN1_Pos
DECL|GPIOTE_INTENSET_IN1_Set|macro|GPIOTE_INTENSET_IN1_Set
DECL|GPIOTE_INTENSET_IN2_Disabled|macro|GPIOTE_INTENSET_IN2_Disabled
DECL|GPIOTE_INTENSET_IN2_Enabled|macro|GPIOTE_INTENSET_IN2_Enabled
DECL|GPIOTE_INTENSET_IN2_Msk|macro|GPIOTE_INTENSET_IN2_Msk
DECL|GPIOTE_INTENSET_IN2_Pos|macro|GPIOTE_INTENSET_IN2_Pos
DECL|GPIOTE_INTENSET_IN2_Set|macro|GPIOTE_INTENSET_IN2_Set
DECL|GPIOTE_INTENSET_IN3_Disabled|macro|GPIOTE_INTENSET_IN3_Disabled
DECL|GPIOTE_INTENSET_IN3_Enabled|macro|GPIOTE_INTENSET_IN3_Enabled
DECL|GPIOTE_INTENSET_IN3_Msk|macro|GPIOTE_INTENSET_IN3_Msk
DECL|GPIOTE_INTENSET_IN3_Pos|macro|GPIOTE_INTENSET_IN3_Pos
DECL|GPIOTE_INTENSET_IN3_Set|macro|GPIOTE_INTENSET_IN3_Set
DECL|GPIOTE_INTENSET_IN4_Disabled|macro|GPIOTE_INTENSET_IN4_Disabled
DECL|GPIOTE_INTENSET_IN4_Enabled|macro|GPIOTE_INTENSET_IN4_Enabled
DECL|GPIOTE_INTENSET_IN4_Msk|macro|GPIOTE_INTENSET_IN4_Msk
DECL|GPIOTE_INTENSET_IN4_Pos|macro|GPIOTE_INTENSET_IN4_Pos
DECL|GPIOTE_INTENSET_IN4_Set|macro|GPIOTE_INTENSET_IN4_Set
DECL|GPIOTE_INTENSET_IN5_Disabled|macro|GPIOTE_INTENSET_IN5_Disabled
DECL|GPIOTE_INTENSET_IN5_Enabled|macro|GPIOTE_INTENSET_IN5_Enabled
DECL|GPIOTE_INTENSET_IN5_Msk|macro|GPIOTE_INTENSET_IN5_Msk
DECL|GPIOTE_INTENSET_IN5_Pos|macro|GPIOTE_INTENSET_IN5_Pos
DECL|GPIOTE_INTENSET_IN5_Set|macro|GPIOTE_INTENSET_IN5_Set
DECL|GPIOTE_INTENSET_IN6_Disabled|macro|GPIOTE_INTENSET_IN6_Disabled
DECL|GPIOTE_INTENSET_IN6_Enabled|macro|GPIOTE_INTENSET_IN6_Enabled
DECL|GPIOTE_INTENSET_IN6_Msk|macro|GPIOTE_INTENSET_IN6_Msk
DECL|GPIOTE_INTENSET_IN6_Pos|macro|GPIOTE_INTENSET_IN6_Pos
DECL|GPIOTE_INTENSET_IN6_Set|macro|GPIOTE_INTENSET_IN6_Set
DECL|GPIOTE_INTENSET_IN7_Disabled|macro|GPIOTE_INTENSET_IN7_Disabled
DECL|GPIOTE_INTENSET_IN7_Enabled|macro|GPIOTE_INTENSET_IN7_Enabled
DECL|GPIOTE_INTENSET_IN7_Msk|macro|GPIOTE_INTENSET_IN7_Msk
DECL|GPIOTE_INTENSET_IN7_Pos|macro|GPIOTE_INTENSET_IN7_Pos
DECL|GPIOTE_INTENSET_IN7_Set|macro|GPIOTE_INTENSET_IN7_Set
DECL|GPIOTE_INTENSET_PORT_Disabled|macro|GPIOTE_INTENSET_PORT_Disabled
DECL|GPIOTE_INTENSET_PORT_Enabled|macro|GPIOTE_INTENSET_PORT_Enabled
DECL|GPIOTE_INTENSET_PORT_Msk|macro|GPIOTE_INTENSET_PORT_Msk
DECL|GPIOTE_INTENSET_PORT_Pos|macro|GPIOTE_INTENSET_PORT_Pos
DECL|GPIOTE_INTENSET_PORT_Set|macro|GPIOTE_INTENSET_PORT_Set
DECL|GPIO_DETECTMODE_DETECTMODE_Default|macro|GPIO_DETECTMODE_DETECTMODE_Default
DECL|GPIO_DETECTMODE_DETECTMODE_LDETECT|macro|GPIO_DETECTMODE_DETECTMODE_LDETECT
DECL|GPIO_DETECTMODE_DETECTMODE_Msk|macro|GPIO_DETECTMODE_DETECTMODE_Msk
DECL|GPIO_DETECTMODE_DETECTMODE_Pos|macro|GPIO_DETECTMODE_DETECTMODE_Pos
DECL|GPIO_DIRCLR_PIN0_Clear|macro|GPIO_DIRCLR_PIN0_Clear
DECL|GPIO_DIRCLR_PIN0_Input|macro|GPIO_DIRCLR_PIN0_Input
DECL|GPIO_DIRCLR_PIN0_Msk|macro|GPIO_DIRCLR_PIN0_Msk
DECL|GPIO_DIRCLR_PIN0_Output|macro|GPIO_DIRCLR_PIN0_Output
DECL|GPIO_DIRCLR_PIN0_Pos|macro|GPIO_DIRCLR_PIN0_Pos
DECL|GPIO_DIRCLR_PIN10_Clear|macro|GPIO_DIRCLR_PIN10_Clear
DECL|GPIO_DIRCLR_PIN10_Input|macro|GPIO_DIRCLR_PIN10_Input
DECL|GPIO_DIRCLR_PIN10_Msk|macro|GPIO_DIRCLR_PIN10_Msk
DECL|GPIO_DIRCLR_PIN10_Output|macro|GPIO_DIRCLR_PIN10_Output
DECL|GPIO_DIRCLR_PIN10_Pos|macro|GPIO_DIRCLR_PIN10_Pos
DECL|GPIO_DIRCLR_PIN11_Clear|macro|GPIO_DIRCLR_PIN11_Clear
DECL|GPIO_DIRCLR_PIN11_Input|macro|GPIO_DIRCLR_PIN11_Input
DECL|GPIO_DIRCLR_PIN11_Msk|macro|GPIO_DIRCLR_PIN11_Msk
DECL|GPIO_DIRCLR_PIN11_Output|macro|GPIO_DIRCLR_PIN11_Output
DECL|GPIO_DIRCLR_PIN11_Pos|macro|GPIO_DIRCLR_PIN11_Pos
DECL|GPIO_DIRCLR_PIN12_Clear|macro|GPIO_DIRCLR_PIN12_Clear
DECL|GPIO_DIRCLR_PIN12_Input|macro|GPIO_DIRCLR_PIN12_Input
DECL|GPIO_DIRCLR_PIN12_Msk|macro|GPIO_DIRCLR_PIN12_Msk
DECL|GPIO_DIRCLR_PIN12_Output|macro|GPIO_DIRCLR_PIN12_Output
DECL|GPIO_DIRCLR_PIN12_Pos|macro|GPIO_DIRCLR_PIN12_Pos
DECL|GPIO_DIRCLR_PIN13_Clear|macro|GPIO_DIRCLR_PIN13_Clear
DECL|GPIO_DIRCLR_PIN13_Input|macro|GPIO_DIRCLR_PIN13_Input
DECL|GPIO_DIRCLR_PIN13_Msk|macro|GPIO_DIRCLR_PIN13_Msk
DECL|GPIO_DIRCLR_PIN13_Output|macro|GPIO_DIRCLR_PIN13_Output
DECL|GPIO_DIRCLR_PIN13_Pos|macro|GPIO_DIRCLR_PIN13_Pos
DECL|GPIO_DIRCLR_PIN14_Clear|macro|GPIO_DIRCLR_PIN14_Clear
DECL|GPIO_DIRCLR_PIN14_Input|macro|GPIO_DIRCLR_PIN14_Input
DECL|GPIO_DIRCLR_PIN14_Msk|macro|GPIO_DIRCLR_PIN14_Msk
DECL|GPIO_DIRCLR_PIN14_Output|macro|GPIO_DIRCLR_PIN14_Output
DECL|GPIO_DIRCLR_PIN14_Pos|macro|GPIO_DIRCLR_PIN14_Pos
DECL|GPIO_DIRCLR_PIN15_Clear|macro|GPIO_DIRCLR_PIN15_Clear
DECL|GPIO_DIRCLR_PIN15_Input|macro|GPIO_DIRCLR_PIN15_Input
DECL|GPIO_DIRCLR_PIN15_Msk|macro|GPIO_DIRCLR_PIN15_Msk
DECL|GPIO_DIRCLR_PIN15_Output|macro|GPIO_DIRCLR_PIN15_Output
DECL|GPIO_DIRCLR_PIN15_Pos|macro|GPIO_DIRCLR_PIN15_Pos
DECL|GPIO_DIRCLR_PIN16_Clear|macro|GPIO_DIRCLR_PIN16_Clear
DECL|GPIO_DIRCLR_PIN16_Input|macro|GPIO_DIRCLR_PIN16_Input
DECL|GPIO_DIRCLR_PIN16_Msk|macro|GPIO_DIRCLR_PIN16_Msk
DECL|GPIO_DIRCLR_PIN16_Output|macro|GPIO_DIRCLR_PIN16_Output
DECL|GPIO_DIRCLR_PIN16_Pos|macro|GPIO_DIRCLR_PIN16_Pos
DECL|GPIO_DIRCLR_PIN17_Clear|macro|GPIO_DIRCLR_PIN17_Clear
DECL|GPIO_DIRCLR_PIN17_Input|macro|GPIO_DIRCLR_PIN17_Input
DECL|GPIO_DIRCLR_PIN17_Msk|macro|GPIO_DIRCLR_PIN17_Msk
DECL|GPIO_DIRCLR_PIN17_Output|macro|GPIO_DIRCLR_PIN17_Output
DECL|GPIO_DIRCLR_PIN17_Pos|macro|GPIO_DIRCLR_PIN17_Pos
DECL|GPIO_DIRCLR_PIN18_Clear|macro|GPIO_DIRCLR_PIN18_Clear
DECL|GPIO_DIRCLR_PIN18_Input|macro|GPIO_DIRCLR_PIN18_Input
DECL|GPIO_DIRCLR_PIN18_Msk|macro|GPIO_DIRCLR_PIN18_Msk
DECL|GPIO_DIRCLR_PIN18_Output|macro|GPIO_DIRCLR_PIN18_Output
DECL|GPIO_DIRCLR_PIN18_Pos|macro|GPIO_DIRCLR_PIN18_Pos
DECL|GPIO_DIRCLR_PIN19_Clear|macro|GPIO_DIRCLR_PIN19_Clear
DECL|GPIO_DIRCLR_PIN19_Input|macro|GPIO_DIRCLR_PIN19_Input
DECL|GPIO_DIRCLR_PIN19_Msk|macro|GPIO_DIRCLR_PIN19_Msk
DECL|GPIO_DIRCLR_PIN19_Output|macro|GPIO_DIRCLR_PIN19_Output
DECL|GPIO_DIRCLR_PIN19_Pos|macro|GPIO_DIRCLR_PIN19_Pos
DECL|GPIO_DIRCLR_PIN1_Clear|macro|GPIO_DIRCLR_PIN1_Clear
DECL|GPIO_DIRCLR_PIN1_Input|macro|GPIO_DIRCLR_PIN1_Input
DECL|GPIO_DIRCLR_PIN1_Msk|macro|GPIO_DIRCLR_PIN1_Msk
DECL|GPIO_DIRCLR_PIN1_Output|macro|GPIO_DIRCLR_PIN1_Output
DECL|GPIO_DIRCLR_PIN1_Pos|macro|GPIO_DIRCLR_PIN1_Pos
DECL|GPIO_DIRCLR_PIN20_Clear|macro|GPIO_DIRCLR_PIN20_Clear
DECL|GPIO_DIRCLR_PIN20_Input|macro|GPIO_DIRCLR_PIN20_Input
DECL|GPIO_DIRCLR_PIN20_Msk|macro|GPIO_DIRCLR_PIN20_Msk
DECL|GPIO_DIRCLR_PIN20_Output|macro|GPIO_DIRCLR_PIN20_Output
DECL|GPIO_DIRCLR_PIN20_Pos|macro|GPIO_DIRCLR_PIN20_Pos
DECL|GPIO_DIRCLR_PIN21_Clear|macro|GPIO_DIRCLR_PIN21_Clear
DECL|GPIO_DIRCLR_PIN21_Input|macro|GPIO_DIRCLR_PIN21_Input
DECL|GPIO_DIRCLR_PIN21_Msk|macro|GPIO_DIRCLR_PIN21_Msk
DECL|GPIO_DIRCLR_PIN21_Output|macro|GPIO_DIRCLR_PIN21_Output
DECL|GPIO_DIRCLR_PIN21_Pos|macro|GPIO_DIRCLR_PIN21_Pos
DECL|GPIO_DIRCLR_PIN22_Clear|macro|GPIO_DIRCLR_PIN22_Clear
DECL|GPIO_DIRCLR_PIN22_Input|macro|GPIO_DIRCLR_PIN22_Input
DECL|GPIO_DIRCLR_PIN22_Msk|macro|GPIO_DIRCLR_PIN22_Msk
DECL|GPIO_DIRCLR_PIN22_Output|macro|GPIO_DIRCLR_PIN22_Output
DECL|GPIO_DIRCLR_PIN22_Pos|macro|GPIO_DIRCLR_PIN22_Pos
DECL|GPIO_DIRCLR_PIN23_Clear|macro|GPIO_DIRCLR_PIN23_Clear
DECL|GPIO_DIRCLR_PIN23_Input|macro|GPIO_DIRCLR_PIN23_Input
DECL|GPIO_DIRCLR_PIN23_Msk|macro|GPIO_DIRCLR_PIN23_Msk
DECL|GPIO_DIRCLR_PIN23_Output|macro|GPIO_DIRCLR_PIN23_Output
DECL|GPIO_DIRCLR_PIN23_Pos|macro|GPIO_DIRCLR_PIN23_Pos
DECL|GPIO_DIRCLR_PIN24_Clear|macro|GPIO_DIRCLR_PIN24_Clear
DECL|GPIO_DIRCLR_PIN24_Input|macro|GPIO_DIRCLR_PIN24_Input
DECL|GPIO_DIRCLR_PIN24_Msk|macro|GPIO_DIRCLR_PIN24_Msk
DECL|GPIO_DIRCLR_PIN24_Output|macro|GPIO_DIRCLR_PIN24_Output
DECL|GPIO_DIRCLR_PIN24_Pos|macro|GPIO_DIRCLR_PIN24_Pos
DECL|GPIO_DIRCLR_PIN25_Clear|macro|GPIO_DIRCLR_PIN25_Clear
DECL|GPIO_DIRCLR_PIN25_Input|macro|GPIO_DIRCLR_PIN25_Input
DECL|GPIO_DIRCLR_PIN25_Msk|macro|GPIO_DIRCLR_PIN25_Msk
DECL|GPIO_DIRCLR_PIN25_Output|macro|GPIO_DIRCLR_PIN25_Output
DECL|GPIO_DIRCLR_PIN25_Pos|macro|GPIO_DIRCLR_PIN25_Pos
DECL|GPIO_DIRCLR_PIN26_Clear|macro|GPIO_DIRCLR_PIN26_Clear
DECL|GPIO_DIRCLR_PIN26_Input|macro|GPIO_DIRCLR_PIN26_Input
DECL|GPIO_DIRCLR_PIN26_Msk|macro|GPIO_DIRCLR_PIN26_Msk
DECL|GPIO_DIRCLR_PIN26_Output|macro|GPIO_DIRCLR_PIN26_Output
DECL|GPIO_DIRCLR_PIN26_Pos|macro|GPIO_DIRCLR_PIN26_Pos
DECL|GPIO_DIRCLR_PIN27_Clear|macro|GPIO_DIRCLR_PIN27_Clear
DECL|GPIO_DIRCLR_PIN27_Input|macro|GPIO_DIRCLR_PIN27_Input
DECL|GPIO_DIRCLR_PIN27_Msk|macro|GPIO_DIRCLR_PIN27_Msk
DECL|GPIO_DIRCLR_PIN27_Output|macro|GPIO_DIRCLR_PIN27_Output
DECL|GPIO_DIRCLR_PIN27_Pos|macro|GPIO_DIRCLR_PIN27_Pos
DECL|GPIO_DIRCLR_PIN28_Clear|macro|GPIO_DIRCLR_PIN28_Clear
DECL|GPIO_DIRCLR_PIN28_Input|macro|GPIO_DIRCLR_PIN28_Input
DECL|GPIO_DIRCLR_PIN28_Msk|macro|GPIO_DIRCLR_PIN28_Msk
DECL|GPIO_DIRCLR_PIN28_Output|macro|GPIO_DIRCLR_PIN28_Output
DECL|GPIO_DIRCLR_PIN28_Pos|macro|GPIO_DIRCLR_PIN28_Pos
DECL|GPIO_DIRCLR_PIN29_Clear|macro|GPIO_DIRCLR_PIN29_Clear
DECL|GPIO_DIRCLR_PIN29_Input|macro|GPIO_DIRCLR_PIN29_Input
DECL|GPIO_DIRCLR_PIN29_Msk|macro|GPIO_DIRCLR_PIN29_Msk
DECL|GPIO_DIRCLR_PIN29_Output|macro|GPIO_DIRCLR_PIN29_Output
DECL|GPIO_DIRCLR_PIN29_Pos|macro|GPIO_DIRCLR_PIN29_Pos
DECL|GPIO_DIRCLR_PIN2_Clear|macro|GPIO_DIRCLR_PIN2_Clear
DECL|GPIO_DIRCLR_PIN2_Input|macro|GPIO_DIRCLR_PIN2_Input
DECL|GPIO_DIRCLR_PIN2_Msk|macro|GPIO_DIRCLR_PIN2_Msk
DECL|GPIO_DIRCLR_PIN2_Output|macro|GPIO_DIRCLR_PIN2_Output
DECL|GPIO_DIRCLR_PIN2_Pos|macro|GPIO_DIRCLR_PIN2_Pos
DECL|GPIO_DIRCLR_PIN30_Clear|macro|GPIO_DIRCLR_PIN30_Clear
DECL|GPIO_DIRCLR_PIN30_Input|macro|GPIO_DIRCLR_PIN30_Input
DECL|GPIO_DIRCLR_PIN30_Msk|macro|GPIO_DIRCLR_PIN30_Msk
DECL|GPIO_DIRCLR_PIN30_Output|macro|GPIO_DIRCLR_PIN30_Output
DECL|GPIO_DIRCLR_PIN30_Pos|macro|GPIO_DIRCLR_PIN30_Pos
DECL|GPIO_DIRCLR_PIN31_Clear|macro|GPIO_DIRCLR_PIN31_Clear
DECL|GPIO_DIRCLR_PIN31_Input|macro|GPIO_DIRCLR_PIN31_Input
DECL|GPIO_DIRCLR_PIN31_Msk|macro|GPIO_DIRCLR_PIN31_Msk
DECL|GPIO_DIRCLR_PIN31_Output|macro|GPIO_DIRCLR_PIN31_Output
DECL|GPIO_DIRCLR_PIN31_Pos|macro|GPIO_DIRCLR_PIN31_Pos
DECL|GPIO_DIRCLR_PIN3_Clear|macro|GPIO_DIRCLR_PIN3_Clear
DECL|GPIO_DIRCLR_PIN3_Input|macro|GPIO_DIRCLR_PIN3_Input
DECL|GPIO_DIRCLR_PIN3_Msk|macro|GPIO_DIRCLR_PIN3_Msk
DECL|GPIO_DIRCLR_PIN3_Output|macro|GPIO_DIRCLR_PIN3_Output
DECL|GPIO_DIRCLR_PIN3_Pos|macro|GPIO_DIRCLR_PIN3_Pos
DECL|GPIO_DIRCLR_PIN4_Clear|macro|GPIO_DIRCLR_PIN4_Clear
DECL|GPIO_DIRCLR_PIN4_Input|macro|GPIO_DIRCLR_PIN4_Input
DECL|GPIO_DIRCLR_PIN4_Msk|macro|GPIO_DIRCLR_PIN4_Msk
DECL|GPIO_DIRCLR_PIN4_Output|macro|GPIO_DIRCLR_PIN4_Output
DECL|GPIO_DIRCLR_PIN4_Pos|macro|GPIO_DIRCLR_PIN4_Pos
DECL|GPIO_DIRCLR_PIN5_Clear|macro|GPIO_DIRCLR_PIN5_Clear
DECL|GPIO_DIRCLR_PIN5_Input|macro|GPIO_DIRCLR_PIN5_Input
DECL|GPIO_DIRCLR_PIN5_Msk|macro|GPIO_DIRCLR_PIN5_Msk
DECL|GPIO_DIRCLR_PIN5_Output|macro|GPIO_DIRCLR_PIN5_Output
DECL|GPIO_DIRCLR_PIN5_Pos|macro|GPIO_DIRCLR_PIN5_Pos
DECL|GPIO_DIRCLR_PIN6_Clear|macro|GPIO_DIRCLR_PIN6_Clear
DECL|GPIO_DIRCLR_PIN6_Input|macro|GPIO_DIRCLR_PIN6_Input
DECL|GPIO_DIRCLR_PIN6_Msk|macro|GPIO_DIRCLR_PIN6_Msk
DECL|GPIO_DIRCLR_PIN6_Output|macro|GPIO_DIRCLR_PIN6_Output
DECL|GPIO_DIRCLR_PIN6_Pos|macro|GPIO_DIRCLR_PIN6_Pos
DECL|GPIO_DIRCLR_PIN7_Clear|macro|GPIO_DIRCLR_PIN7_Clear
DECL|GPIO_DIRCLR_PIN7_Input|macro|GPIO_DIRCLR_PIN7_Input
DECL|GPIO_DIRCLR_PIN7_Msk|macro|GPIO_DIRCLR_PIN7_Msk
DECL|GPIO_DIRCLR_PIN7_Output|macro|GPIO_DIRCLR_PIN7_Output
DECL|GPIO_DIRCLR_PIN7_Pos|macro|GPIO_DIRCLR_PIN7_Pos
DECL|GPIO_DIRCLR_PIN8_Clear|macro|GPIO_DIRCLR_PIN8_Clear
DECL|GPIO_DIRCLR_PIN8_Input|macro|GPIO_DIRCLR_PIN8_Input
DECL|GPIO_DIRCLR_PIN8_Msk|macro|GPIO_DIRCLR_PIN8_Msk
DECL|GPIO_DIRCLR_PIN8_Output|macro|GPIO_DIRCLR_PIN8_Output
DECL|GPIO_DIRCLR_PIN8_Pos|macro|GPIO_DIRCLR_PIN8_Pos
DECL|GPIO_DIRCLR_PIN9_Clear|macro|GPIO_DIRCLR_PIN9_Clear
DECL|GPIO_DIRCLR_PIN9_Input|macro|GPIO_DIRCLR_PIN9_Input
DECL|GPIO_DIRCLR_PIN9_Msk|macro|GPIO_DIRCLR_PIN9_Msk
DECL|GPIO_DIRCLR_PIN9_Output|macro|GPIO_DIRCLR_PIN9_Output
DECL|GPIO_DIRCLR_PIN9_Pos|macro|GPIO_DIRCLR_PIN9_Pos
DECL|GPIO_DIRSET_PIN0_Input|macro|GPIO_DIRSET_PIN0_Input
DECL|GPIO_DIRSET_PIN0_Msk|macro|GPIO_DIRSET_PIN0_Msk
DECL|GPIO_DIRSET_PIN0_Output|macro|GPIO_DIRSET_PIN0_Output
DECL|GPIO_DIRSET_PIN0_Pos|macro|GPIO_DIRSET_PIN0_Pos
DECL|GPIO_DIRSET_PIN0_Set|macro|GPIO_DIRSET_PIN0_Set
DECL|GPIO_DIRSET_PIN10_Input|macro|GPIO_DIRSET_PIN10_Input
DECL|GPIO_DIRSET_PIN10_Msk|macro|GPIO_DIRSET_PIN10_Msk
DECL|GPIO_DIRSET_PIN10_Output|macro|GPIO_DIRSET_PIN10_Output
DECL|GPIO_DIRSET_PIN10_Pos|macro|GPIO_DIRSET_PIN10_Pos
DECL|GPIO_DIRSET_PIN10_Set|macro|GPIO_DIRSET_PIN10_Set
DECL|GPIO_DIRSET_PIN11_Input|macro|GPIO_DIRSET_PIN11_Input
DECL|GPIO_DIRSET_PIN11_Msk|macro|GPIO_DIRSET_PIN11_Msk
DECL|GPIO_DIRSET_PIN11_Output|macro|GPIO_DIRSET_PIN11_Output
DECL|GPIO_DIRSET_PIN11_Pos|macro|GPIO_DIRSET_PIN11_Pos
DECL|GPIO_DIRSET_PIN11_Set|macro|GPIO_DIRSET_PIN11_Set
DECL|GPIO_DIRSET_PIN12_Input|macro|GPIO_DIRSET_PIN12_Input
DECL|GPIO_DIRSET_PIN12_Msk|macro|GPIO_DIRSET_PIN12_Msk
DECL|GPIO_DIRSET_PIN12_Output|macro|GPIO_DIRSET_PIN12_Output
DECL|GPIO_DIRSET_PIN12_Pos|macro|GPIO_DIRSET_PIN12_Pos
DECL|GPIO_DIRSET_PIN12_Set|macro|GPIO_DIRSET_PIN12_Set
DECL|GPIO_DIRSET_PIN13_Input|macro|GPIO_DIRSET_PIN13_Input
DECL|GPIO_DIRSET_PIN13_Msk|macro|GPIO_DIRSET_PIN13_Msk
DECL|GPIO_DIRSET_PIN13_Output|macro|GPIO_DIRSET_PIN13_Output
DECL|GPIO_DIRSET_PIN13_Pos|macro|GPIO_DIRSET_PIN13_Pos
DECL|GPIO_DIRSET_PIN13_Set|macro|GPIO_DIRSET_PIN13_Set
DECL|GPIO_DIRSET_PIN14_Input|macro|GPIO_DIRSET_PIN14_Input
DECL|GPIO_DIRSET_PIN14_Msk|macro|GPIO_DIRSET_PIN14_Msk
DECL|GPIO_DIRSET_PIN14_Output|macro|GPIO_DIRSET_PIN14_Output
DECL|GPIO_DIRSET_PIN14_Pos|macro|GPIO_DIRSET_PIN14_Pos
DECL|GPIO_DIRSET_PIN14_Set|macro|GPIO_DIRSET_PIN14_Set
DECL|GPIO_DIRSET_PIN15_Input|macro|GPIO_DIRSET_PIN15_Input
DECL|GPIO_DIRSET_PIN15_Msk|macro|GPIO_DIRSET_PIN15_Msk
DECL|GPIO_DIRSET_PIN15_Output|macro|GPIO_DIRSET_PIN15_Output
DECL|GPIO_DIRSET_PIN15_Pos|macro|GPIO_DIRSET_PIN15_Pos
DECL|GPIO_DIRSET_PIN15_Set|macro|GPIO_DIRSET_PIN15_Set
DECL|GPIO_DIRSET_PIN16_Input|macro|GPIO_DIRSET_PIN16_Input
DECL|GPIO_DIRSET_PIN16_Msk|macro|GPIO_DIRSET_PIN16_Msk
DECL|GPIO_DIRSET_PIN16_Output|macro|GPIO_DIRSET_PIN16_Output
DECL|GPIO_DIRSET_PIN16_Pos|macro|GPIO_DIRSET_PIN16_Pos
DECL|GPIO_DIRSET_PIN16_Set|macro|GPIO_DIRSET_PIN16_Set
DECL|GPIO_DIRSET_PIN17_Input|macro|GPIO_DIRSET_PIN17_Input
DECL|GPIO_DIRSET_PIN17_Msk|macro|GPIO_DIRSET_PIN17_Msk
DECL|GPIO_DIRSET_PIN17_Output|macro|GPIO_DIRSET_PIN17_Output
DECL|GPIO_DIRSET_PIN17_Pos|macro|GPIO_DIRSET_PIN17_Pos
DECL|GPIO_DIRSET_PIN17_Set|macro|GPIO_DIRSET_PIN17_Set
DECL|GPIO_DIRSET_PIN18_Input|macro|GPIO_DIRSET_PIN18_Input
DECL|GPIO_DIRSET_PIN18_Msk|macro|GPIO_DIRSET_PIN18_Msk
DECL|GPIO_DIRSET_PIN18_Output|macro|GPIO_DIRSET_PIN18_Output
DECL|GPIO_DIRSET_PIN18_Pos|macro|GPIO_DIRSET_PIN18_Pos
DECL|GPIO_DIRSET_PIN18_Set|macro|GPIO_DIRSET_PIN18_Set
DECL|GPIO_DIRSET_PIN19_Input|macro|GPIO_DIRSET_PIN19_Input
DECL|GPIO_DIRSET_PIN19_Msk|macro|GPIO_DIRSET_PIN19_Msk
DECL|GPIO_DIRSET_PIN19_Output|macro|GPIO_DIRSET_PIN19_Output
DECL|GPIO_DIRSET_PIN19_Pos|macro|GPIO_DIRSET_PIN19_Pos
DECL|GPIO_DIRSET_PIN19_Set|macro|GPIO_DIRSET_PIN19_Set
DECL|GPIO_DIRSET_PIN1_Input|macro|GPIO_DIRSET_PIN1_Input
DECL|GPIO_DIRSET_PIN1_Msk|macro|GPIO_DIRSET_PIN1_Msk
DECL|GPIO_DIRSET_PIN1_Output|macro|GPIO_DIRSET_PIN1_Output
DECL|GPIO_DIRSET_PIN1_Pos|macro|GPIO_DIRSET_PIN1_Pos
DECL|GPIO_DIRSET_PIN1_Set|macro|GPIO_DIRSET_PIN1_Set
DECL|GPIO_DIRSET_PIN20_Input|macro|GPIO_DIRSET_PIN20_Input
DECL|GPIO_DIRSET_PIN20_Msk|macro|GPIO_DIRSET_PIN20_Msk
DECL|GPIO_DIRSET_PIN20_Output|macro|GPIO_DIRSET_PIN20_Output
DECL|GPIO_DIRSET_PIN20_Pos|macro|GPIO_DIRSET_PIN20_Pos
DECL|GPIO_DIRSET_PIN20_Set|macro|GPIO_DIRSET_PIN20_Set
DECL|GPIO_DIRSET_PIN21_Input|macro|GPIO_DIRSET_PIN21_Input
DECL|GPIO_DIRSET_PIN21_Msk|macro|GPIO_DIRSET_PIN21_Msk
DECL|GPIO_DIRSET_PIN21_Output|macro|GPIO_DIRSET_PIN21_Output
DECL|GPIO_DIRSET_PIN21_Pos|macro|GPIO_DIRSET_PIN21_Pos
DECL|GPIO_DIRSET_PIN21_Set|macro|GPIO_DIRSET_PIN21_Set
DECL|GPIO_DIRSET_PIN22_Input|macro|GPIO_DIRSET_PIN22_Input
DECL|GPIO_DIRSET_PIN22_Msk|macro|GPIO_DIRSET_PIN22_Msk
DECL|GPIO_DIRSET_PIN22_Output|macro|GPIO_DIRSET_PIN22_Output
DECL|GPIO_DIRSET_PIN22_Pos|macro|GPIO_DIRSET_PIN22_Pos
DECL|GPIO_DIRSET_PIN22_Set|macro|GPIO_DIRSET_PIN22_Set
DECL|GPIO_DIRSET_PIN23_Input|macro|GPIO_DIRSET_PIN23_Input
DECL|GPIO_DIRSET_PIN23_Msk|macro|GPIO_DIRSET_PIN23_Msk
DECL|GPIO_DIRSET_PIN23_Output|macro|GPIO_DIRSET_PIN23_Output
DECL|GPIO_DIRSET_PIN23_Pos|macro|GPIO_DIRSET_PIN23_Pos
DECL|GPIO_DIRSET_PIN23_Set|macro|GPIO_DIRSET_PIN23_Set
DECL|GPIO_DIRSET_PIN24_Input|macro|GPIO_DIRSET_PIN24_Input
DECL|GPIO_DIRSET_PIN24_Msk|macro|GPIO_DIRSET_PIN24_Msk
DECL|GPIO_DIRSET_PIN24_Output|macro|GPIO_DIRSET_PIN24_Output
DECL|GPIO_DIRSET_PIN24_Pos|macro|GPIO_DIRSET_PIN24_Pos
DECL|GPIO_DIRSET_PIN24_Set|macro|GPIO_DIRSET_PIN24_Set
DECL|GPIO_DIRSET_PIN25_Input|macro|GPIO_DIRSET_PIN25_Input
DECL|GPIO_DIRSET_PIN25_Msk|macro|GPIO_DIRSET_PIN25_Msk
DECL|GPIO_DIRSET_PIN25_Output|macro|GPIO_DIRSET_PIN25_Output
DECL|GPIO_DIRSET_PIN25_Pos|macro|GPIO_DIRSET_PIN25_Pos
DECL|GPIO_DIRSET_PIN25_Set|macro|GPIO_DIRSET_PIN25_Set
DECL|GPIO_DIRSET_PIN26_Input|macro|GPIO_DIRSET_PIN26_Input
DECL|GPIO_DIRSET_PIN26_Msk|macro|GPIO_DIRSET_PIN26_Msk
DECL|GPIO_DIRSET_PIN26_Output|macro|GPIO_DIRSET_PIN26_Output
DECL|GPIO_DIRSET_PIN26_Pos|macro|GPIO_DIRSET_PIN26_Pos
DECL|GPIO_DIRSET_PIN26_Set|macro|GPIO_DIRSET_PIN26_Set
DECL|GPIO_DIRSET_PIN27_Input|macro|GPIO_DIRSET_PIN27_Input
DECL|GPIO_DIRSET_PIN27_Msk|macro|GPIO_DIRSET_PIN27_Msk
DECL|GPIO_DIRSET_PIN27_Output|macro|GPIO_DIRSET_PIN27_Output
DECL|GPIO_DIRSET_PIN27_Pos|macro|GPIO_DIRSET_PIN27_Pos
DECL|GPIO_DIRSET_PIN27_Set|macro|GPIO_DIRSET_PIN27_Set
DECL|GPIO_DIRSET_PIN28_Input|macro|GPIO_DIRSET_PIN28_Input
DECL|GPIO_DIRSET_PIN28_Msk|macro|GPIO_DIRSET_PIN28_Msk
DECL|GPIO_DIRSET_PIN28_Output|macro|GPIO_DIRSET_PIN28_Output
DECL|GPIO_DIRSET_PIN28_Pos|macro|GPIO_DIRSET_PIN28_Pos
DECL|GPIO_DIRSET_PIN28_Set|macro|GPIO_DIRSET_PIN28_Set
DECL|GPIO_DIRSET_PIN29_Input|macro|GPIO_DIRSET_PIN29_Input
DECL|GPIO_DIRSET_PIN29_Msk|macro|GPIO_DIRSET_PIN29_Msk
DECL|GPIO_DIRSET_PIN29_Output|macro|GPIO_DIRSET_PIN29_Output
DECL|GPIO_DIRSET_PIN29_Pos|macro|GPIO_DIRSET_PIN29_Pos
DECL|GPIO_DIRSET_PIN29_Set|macro|GPIO_DIRSET_PIN29_Set
DECL|GPIO_DIRSET_PIN2_Input|macro|GPIO_DIRSET_PIN2_Input
DECL|GPIO_DIRSET_PIN2_Msk|macro|GPIO_DIRSET_PIN2_Msk
DECL|GPIO_DIRSET_PIN2_Output|macro|GPIO_DIRSET_PIN2_Output
DECL|GPIO_DIRSET_PIN2_Pos|macro|GPIO_DIRSET_PIN2_Pos
DECL|GPIO_DIRSET_PIN2_Set|macro|GPIO_DIRSET_PIN2_Set
DECL|GPIO_DIRSET_PIN30_Input|macro|GPIO_DIRSET_PIN30_Input
DECL|GPIO_DIRSET_PIN30_Msk|macro|GPIO_DIRSET_PIN30_Msk
DECL|GPIO_DIRSET_PIN30_Output|macro|GPIO_DIRSET_PIN30_Output
DECL|GPIO_DIRSET_PIN30_Pos|macro|GPIO_DIRSET_PIN30_Pos
DECL|GPIO_DIRSET_PIN30_Set|macro|GPIO_DIRSET_PIN30_Set
DECL|GPIO_DIRSET_PIN31_Input|macro|GPIO_DIRSET_PIN31_Input
DECL|GPIO_DIRSET_PIN31_Msk|macro|GPIO_DIRSET_PIN31_Msk
DECL|GPIO_DIRSET_PIN31_Output|macro|GPIO_DIRSET_PIN31_Output
DECL|GPIO_DIRSET_PIN31_Pos|macro|GPIO_DIRSET_PIN31_Pos
DECL|GPIO_DIRSET_PIN31_Set|macro|GPIO_DIRSET_PIN31_Set
DECL|GPIO_DIRSET_PIN3_Input|macro|GPIO_DIRSET_PIN3_Input
DECL|GPIO_DIRSET_PIN3_Msk|macro|GPIO_DIRSET_PIN3_Msk
DECL|GPIO_DIRSET_PIN3_Output|macro|GPIO_DIRSET_PIN3_Output
DECL|GPIO_DIRSET_PIN3_Pos|macro|GPIO_DIRSET_PIN3_Pos
DECL|GPIO_DIRSET_PIN3_Set|macro|GPIO_DIRSET_PIN3_Set
DECL|GPIO_DIRSET_PIN4_Input|macro|GPIO_DIRSET_PIN4_Input
DECL|GPIO_DIRSET_PIN4_Msk|macro|GPIO_DIRSET_PIN4_Msk
DECL|GPIO_DIRSET_PIN4_Output|macro|GPIO_DIRSET_PIN4_Output
DECL|GPIO_DIRSET_PIN4_Pos|macro|GPIO_DIRSET_PIN4_Pos
DECL|GPIO_DIRSET_PIN4_Set|macro|GPIO_DIRSET_PIN4_Set
DECL|GPIO_DIRSET_PIN5_Input|macro|GPIO_DIRSET_PIN5_Input
DECL|GPIO_DIRSET_PIN5_Msk|macro|GPIO_DIRSET_PIN5_Msk
DECL|GPIO_DIRSET_PIN5_Output|macro|GPIO_DIRSET_PIN5_Output
DECL|GPIO_DIRSET_PIN5_Pos|macro|GPIO_DIRSET_PIN5_Pos
DECL|GPIO_DIRSET_PIN5_Set|macro|GPIO_DIRSET_PIN5_Set
DECL|GPIO_DIRSET_PIN6_Input|macro|GPIO_DIRSET_PIN6_Input
DECL|GPIO_DIRSET_PIN6_Msk|macro|GPIO_DIRSET_PIN6_Msk
DECL|GPIO_DIRSET_PIN6_Output|macro|GPIO_DIRSET_PIN6_Output
DECL|GPIO_DIRSET_PIN6_Pos|macro|GPIO_DIRSET_PIN6_Pos
DECL|GPIO_DIRSET_PIN6_Set|macro|GPIO_DIRSET_PIN6_Set
DECL|GPIO_DIRSET_PIN7_Input|macro|GPIO_DIRSET_PIN7_Input
DECL|GPIO_DIRSET_PIN7_Msk|macro|GPIO_DIRSET_PIN7_Msk
DECL|GPIO_DIRSET_PIN7_Output|macro|GPIO_DIRSET_PIN7_Output
DECL|GPIO_DIRSET_PIN7_Pos|macro|GPIO_DIRSET_PIN7_Pos
DECL|GPIO_DIRSET_PIN7_Set|macro|GPIO_DIRSET_PIN7_Set
DECL|GPIO_DIRSET_PIN8_Input|macro|GPIO_DIRSET_PIN8_Input
DECL|GPIO_DIRSET_PIN8_Msk|macro|GPIO_DIRSET_PIN8_Msk
DECL|GPIO_DIRSET_PIN8_Output|macro|GPIO_DIRSET_PIN8_Output
DECL|GPIO_DIRSET_PIN8_Pos|macro|GPIO_DIRSET_PIN8_Pos
DECL|GPIO_DIRSET_PIN8_Set|macro|GPIO_DIRSET_PIN8_Set
DECL|GPIO_DIRSET_PIN9_Input|macro|GPIO_DIRSET_PIN9_Input
DECL|GPIO_DIRSET_PIN9_Msk|macro|GPIO_DIRSET_PIN9_Msk
DECL|GPIO_DIRSET_PIN9_Output|macro|GPIO_DIRSET_PIN9_Output
DECL|GPIO_DIRSET_PIN9_Pos|macro|GPIO_DIRSET_PIN9_Pos
DECL|GPIO_DIRSET_PIN9_Set|macro|GPIO_DIRSET_PIN9_Set
DECL|GPIO_DIR_PIN0_Input|macro|GPIO_DIR_PIN0_Input
DECL|GPIO_DIR_PIN0_Msk|macro|GPIO_DIR_PIN0_Msk
DECL|GPIO_DIR_PIN0_Output|macro|GPIO_DIR_PIN0_Output
DECL|GPIO_DIR_PIN0_Pos|macro|GPIO_DIR_PIN0_Pos
DECL|GPIO_DIR_PIN10_Input|macro|GPIO_DIR_PIN10_Input
DECL|GPIO_DIR_PIN10_Msk|macro|GPIO_DIR_PIN10_Msk
DECL|GPIO_DIR_PIN10_Output|macro|GPIO_DIR_PIN10_Output
DECL|GPIO_DIR_PIN10_Pos|macro|GPIO_DIR_PIN10_Pos
DECL|GPIO_DIR_PIN11_Input|macro|GPIO_DIR_PIN11_Input
DECL|GPIO_DIR_PIN11_Msk|macro|GPIO_DIR_PIN11_Msk
DECL|GPIO_DIR_PIN11_Output|macro|GPIO_DIR_PIN11_Output
DECL|GPIO_DIR_PIN11_Pos|macro|GPIO_DIR_PIN11_Pos
DECL|GPIO_DIR_PIN12_Input|macro|GPIO_DIR_PIN12_Input
DECL|GPIO_DIR_PIN12_Msk|macro|GPIO_DIR_PIN12_Msk
DECL|GPIO_DIR_PIN12_Output|macro|GPIO_DIR_PIN12_Output
DECL|GPIO_DIR_PIN12_Pos|macro|GPIO_DIR_PIN12_Pos
DECL|GPIO_DIR_PIN13_Input|macro|GPIO_DIR_PIN13_Input
DECL|GPIO_DIR_PIN13_Msk|macro|GPIO_DIR_PIN13_Msk
DECL|GPIO_DIR_PIN13_Output|macro|GPIO_DIR_PIN13_Output
DECL|GPIO_DIR_PIN13_Pos|macro|GPIO_DIR_PIN13_Pos
DECL|GPIO_DIR_PIN14_Input|macro|GPIO_DIR_PIN14_Input
DECL|GPIO_DIR_PIN14_Msk|macro|GPIO_DIR_PIN14_Msk
DECL|GPIO_DIR_PIN14_Output|macro|GPIO_DIR_PIN14_Output
DECL|GPIO_DIR_PIN14_Pos|macro|GPIO_DIR_PIN14_Pos
DECL|GPIO_DIR_PIN15_Input|macro|GPIO_DIR_PIN15_Input
DECL|GPIO_DIR_PIN15_Msk|macro|GPIO_DIR_PIN15_Msk
DECL|GPIO_DIR_PIN15_Output|macro|GPIO_DIR_PIN15_Output
DECL|GPIO_DIR_PIN15_Pos|macro|GPIO_DIR_PIN15_Pos
DECL|GPIO_DIR_PIN16_Input|macro|GPIO_DIR_PIN16_Input
DECL|GPIO_DIR_PIN16_Msk|macro|GPIO_DIR_PIN16_Msk
DECL|GPIO_DIR_PIN16_Output|macro|GPIO_DIR_PIN16_Output
DECL|GPIO_DIR_PIN16_Pos|macro|GPIO_DIR_PIN16_Pos
DECL|GPIO_DIR_PIN17_Input|macro|GPIO_DIR_PIN17_Input
DECL|GPIO_DIR_PIN17_Msk|macro|GPIO_DIR_PIN17_Msk
DECL|GPIO_DIR_PIN17_Output|macro|GPIO_DIR_PIN17_Output
DECL|GPIO_DIR_PIN17_Pos|macro|GPIO_DIR_PIN17_Pos
DECL|GPIO_DIR_PIN18_Input|macro|GPIO_DIR_PIN18_Input
DECL|GPIO_DIR_PIN18_Msk|macro|GPIO_DIR_PIN18_Msk
DECL|GPIO_DIR_PIN18_Output|macro|GPIO_DIR_PIN18_Output
DECL|GPIO_DIR_PIN18_Pos|macro|GPIO_DIR_PIN18_Pos
DECL|GPIO_DIR_PIN19_Input|macro|GPIO_DIR_PIN19_Input
DECL|GPIO_DIR_PIN19_Msk|macro|GPIO_DIR_PIN19_Msk
DECL|GPIO_DIR_PIN19_Output|macro|GPIO_DIR_PIN19_Output
DECL|GPIO_DIR_PIN19_Pos|macro|GPIO_DIR_PIN19_Pos
DECL|GPIO_DIR_PIN1_Input|macro|GPIO_DIR_PIN1_Input
DECL|GPIO_DIR_PIN1_Msk|macro|GPIO_DIR_PIN1_Msk
DECL|GPIO_DIR_PIN1_Output|macro|GPIO_DIR_PIN1_Output
DECL|GPIO_DIR_PIN1_Pos|macro|GPIO_DIR_PIN1_Pos
DECL|GPIO_DIR_PIN20_Input|macro|GPIO_DIR_PIN20_Input
DECL|GPIO_DIR_PIN20_Msk|macro|GPIO_DIR_PIN20_Msk
DECL|GPIO_DIR_PIN20_Output|macro|GPIO_DIR_PIN20_Output
DECL|GPIO_DIR_PIN20_Pos|macro|GPIO_DIR_PIN20_Pos
DECL|GPIO_DIR_PIN21_Input|macro|GPIO_DIR_PIN21_Input
DECL|GPIO_DIR_PIN21_Msk|macro|GPIO_DIR_PIN21_Msk
DECL|GPIO_DIR_PIN21_Output|macro|GPIO_DIR_PIN21_Output
DECL|GPIO_DIR_PIN21_Pos|macro|GPIO_DIR_PIN21_Pos
DECL|GPIO_DIR_PIN22_Input|macro|GPIO_DIR_PIN22_Input
DECL|GPIO_DIR_PIN22_Msk|macro|GPIO_DIR_PIN22_Msk
DECL|GPIO_DIR_PIN22_Output|macro|GPIO_DIR_PIN22_Output
DECL|GPIO_DIR_PIN22_Pos|macro|GPIO_DIR_PIN22_Pos
DECL|GPIO_DIR_PIN23_Input|macro|GPIO_DIR_PIN23_Input
DECL|GPIO_DIR_PIN23_Msk|macro|GPIO_DIR_PIN23_Msk
DECL|GPIO_DIR_PIN23_Output|macro|GPIO_DIR_PIN23_Output
DECL|GPIO_DIR_PIN23_Pos|macro|GPIO_DIR_PIN23_Pos
DECL|GPIO_DIR_PIN24_Input|macro|GPIO_DIR_PIN24_Input
DECL|GPIO_DIR_PIN24_Msk|macro|GPIO_DIR_PIN24_Msk
DECL|GPIO_DIR_PIN24_Output|macro|GPIO_DIR_PIN24_Output
DECL|GPIO_DIR_PIN24_Pos|macro|GPIO_DIR_PIN24_Pos
DECL|GPIO_DIR_PIN25_Input|macro|GPIO_DIR_PIN25_Input
DECL|GPIO_DIR_PIN25_Msk|macro|GPIO_DIR_PIN25_Msk
DECL|GPIO_DIR_PIN25_Output|macro|GPIO_DIR_PIN25_Output
DECL|GPIO_DIR_PIN25_Pos|macro|GPIO_DIR_PIN25_Pos
DECL|GPIO_DIR_PIN26_Input|macro|GPIO_DIR_PIN26_Input
DECL|GPIO_DIR_PIN26_Msk|macro|GPIO_DIR_PIN26_Msk
DECL|GPIO_DIR_PIN26_Output|macro|GPIO_DIR_PIN26_Output
DECL|GPIO_DIR_PIN26_Pos|macro|GPIO_DIR_PIN26_Pos
DECL|GPIO_DIR_PIN27_Input|macro|GPIO_DIR_PIN27_Input
DECL|GPIO_DIR_PIN27_Msk|macro|GPIO_DIR_PIN27_Msk
DECL|GPIO_DIR_PIN27_Output|macro|GPIO_DIR_PIN27_Output
DECL|GPIO_DIR_PIN27_Pos|macro|GPIO_DIR_PIN27_Pos
DECL|GPIO_DIR_PIN28_Input|macro|GPIO_DIR_PIN28_Input
DECL|GPIO_DIR_PIN28_Msk|macro|GPIO_DIR_PIN28_Msk
DECL|GPIO_DIR_PIN28_Output|macro|GPIO_DIR_PIN28_Output
DECL|GPIO_DIR_PIN28_Pos|macro|GPIO_DIR_PIN28_Pos
DECL|GPIO_DIR_PIN29_Input|macro|GPIO_DIR_PIN29_Input
DECL|GPIO_DIR_PIN29_Msk|macro|GPIO_DIR_PIN29_Msk
DECL|GPIO_DIR_PIN29_Output|macro|GPIO_DIR_PIN29_Output
DECL|GPIO_DIR_PIN29_Pos|macro|GPIO_DIR_PIN29_Pos
DECL|GPIO_DIR_PIN2_Input|macro|GPIO_DIR_PIN2_Input
DECL|GPIO_DIR_PIN2_Msk|macro|GPIO_DIR_PIN2_Msk
DECL|GPIO_DIR_PIN2_Output|macro|GPIO_DIR_PIN2_Output
DECL|GPIO_DIR_PIN2_Pos|macro|GPIO_DIR_PIN2_Pos
DECL|GPIO_DIR_PIN30_Input|macro|GPIO_DIR_PIN30_Input
DECL|GPIO_DIR_PIN30_Msk|macro|GPIO_DIR_PIN30_Msk
DECL|GPIO_DIR_PIN30_Output|macro|GPIO_DIR_PIN30_Output
DECL|GPIO_DIR_PIN30_Pos|macro|GPIO_DIR_PIN30_Pos
DECL|GPIO_DIR_PIN31_Input|macro|GPIO_DIR_PIN31_Input
DECL|GPIO_DIR_PIN31_Msk|macro|GPIO_DIR_PIN31_Msk
DECL|GPIO_DIR_PIN31_Output|macro|GPIO_DIR_PIN31_Output
DECL|GPIO_DIR_PIN31_Pos|macro|GPIO_DIR_PIN31_Pos
DECL|GPIO_DIR_PIN3_Input|macro|GPIO_DIR_PIN3_Input
DECL|GPIO_DIR_PIN3_Msk|macro|GPIO_DIR_PIN3_Msk
DECL|GPIO_DIR_PIN3_Output|macro|GPIO_DIR_PIN3_Output
DECL|GPIO_DIR_PIN3_Pos|macro|GPIO_DIR_PIN3_Pos
DECL|GPIO_DIR_PIN4_Input|macro|GPIO_DIR_PIN4_Input
DECL|GPIO_DIR_PIN4_Msk|macro|GPIO_DIR_PIN4_Msk
DECL|GPIO_DIR_PIN4_Output|macro|GPIO_DIR_PIN4_Output
DECL|GPIO_DIR_PIN4_Pos|macro|GPIO_DIR_PIN4_Pos
DECL|GPIO_DIR_PIN5_Input|macro|GPIO_DIR_PIN5_Input
DECL|GPIO_DIR_PIN5_Msk|macro|GPIO_DIR_PIN5_Msk
DECL|GPIO_DIR_PIN5_Output|macro|GPIO_DIR_PIN5_Output
DECL|GPIO_DIR_PIN5_Pos|macro|GPIO_DIR_PIN5_Pos
DECL|GPIO_DIR_PIN6_Input|macro|GPIO_DIR_PIN6_Input
DECL|GPIO_DIR_PIN6_Msk|macro|GPIO_DIR_PIN6_Msk
DECL|GPIO_DIR_PIN6_Output|macro|GPIO_DIR_PIN6_Output
DECL|GPIO_DIR_PIN6_Pos|macro|GPIO_DIR_PIN6_Pos
DECL|GPIO_DIR_PIN7_Input|macro|GPIO_DIR_PIN7_Input
DECL|GPIO_DIR_PIN7_Msk|macro|GPIO_DIR_PIN7_Msk
DECL|GPIO_DIR_PIN7_Output|macro|GPIO_DIR_PIN7_Output
DECL|GPIO_DIR_PIN7_Pos|macro|GPIO_DIR_PIN7_Pos
DECL|GPIO_DIR_PIN8_Input|macro|GPIO_DIR_PIN8_Input
DECL|GPIO_DIR_PIN8_Msk|macro|GPIO_DIR_PIN8_Msk
DECL|GPIO_DIR_PIN8_Output|macro|GPIO_DIR_PIN8_Output
DECL|GPIO_DIR_PIN8_Pos|macro|GPIO_DIR_PIN8_Pos
DECL|GPIO_DIR_PIN9_Input|macro|GPIO_DIR_PIN9_Input
DECL|GPIO_DIR_PIN9_Msk|macro|GPIO_DIR_PIN9_Msk
DECL|GPIO_DIR_PIN9_Output|macro|GPIO_DIR_PIN9_Output
DECL|GPIO_DIR_PIN9_Pos|macro|GPIO_DIR_PIN9_Pos
DECL|GPIO_IN_PIN0_High|macro|GPIO_IN_PIN0_High
DECL|GPIO_IN_PIN0_Low|macro|GPIO_IN_PIN0_Low
DECL|GPIO_IN_PIN0_Msk|macro|GPIO_IN_PIN0_Msk
DECL|GPIO_IN_PIN0_Pos|macro|GPIO_IN_PIN0_Pos
DECL|GPIO_IN_PIN10_High|macro|GPIO_IN_PIN10_High
DECL|GPIO_IN_PIN10_Low|macro|GPIO_IN_PIN10_Low
DECL|GPIO_IN_PIN10_Msk|macro|GPIO_IN_PIN10_Msk
DECL|GPIO_IN_PIN10_Pos|macro|GPIO_IN_PIN10_Pos
DECL|GPIO_IN_PIN11_High|macro|GPIO_IN_PIN11_High
DECL|GPIO_IN_PIN11_Low|macro|GPIO_IN_PIN11_Low
DECL|GPIO_IN_PIN11_Msk|macro|GPIO_IN_PIN11_Msk
DECL|GPIO_IN_PIN11_Pos|macro|GPIO_IN_PIN11_Pos
DECL|GPIO_IN_PIN12_High|macro|GPIO_IN_PIN12_High
DECL|GPIO_IN_PIN12_Low|macro|GPIO_IN_PIN12_Low
DECL|GPIO_IN_PIN12_Msk|macro|GPIO_IN_PIN12_Msk
DECL|GPIO_IN_PIN12_Pos|macro|GPIO_IN_PIN12_Pos
DECL|GPIO_IN_PIN13_High|macro|GPIO_IN_PIN13_High
DECL|GPIO_IN_PIN13_Low|macro|GPIO_IN_PIN13_Low
DECL|GPIO_IN_PIN13_Msk|macro|GPIO_IN_PIN13_Msk
DECL|GPIO_IN_PIN13_Pos|macro|GPIO_IN_PIN13_Pos
DECL|GPIO_IN_PIN14_High|macro|GPIO_IN_PIN14_High
DECL|GPIO_IN_PIN14_Low|macro|GPIO_IN_PIN14_Low
DECL|GPIO_IN_PIN14_Msk|macro|GPIO_IN_PIN14_Msk
DECL|GPIO_IN_PIN14_Pos|macro|GPIO_IN_PIN14_Pos
DECL|GPIO_IN_PIN15_High|macro|GPIO_IN_PIN15_High
DECL|GPIO_IN_PIN15_Low|macro|GPIO_IN_PIN15_Low
DECL|GPIO_IN_PIN15_Msk|macro|GPIO_IN_PIN15_Msk
DECL|GPIO_IN_PIN15_Pos|macro|GPIO_IN_PIN15_Pos
DECL|GPIO_IN_PIN16_High|macro|GPIO_IN_PIN16_High
DECL|GPIO_IN_PIN16_Low|macro|GPIO_IN_PIN16_Low
DECL|GPIO_IN_PIN16_Msk|macro|GPIO_IN_PIN16_Msk
DECL|GPIO_IN_PIN16_Pos|macro|GPIO_IN_PIN16_Pos
DECL|GPIO_IN_PIN17_High|macro|GPIO_IN_PIN17_High
DECL|GPIO_IN_PIN17_Low|macro|GPIO_IN_PIN17_Low
DECL|GPIO_IN_PIN17_Msk|macro|GPIO_IN_PIN17_Msk
DECL|GPIO_IN_PIN17_Pos|macro|GPIO_IN_PIN17_Pos
DECL|GPIO_IN_PIN18_High|macro|GPIO_IN_PIN18_High
DECL|GPIO_IN_PIN18_Low|macro|GPIO_IN_PIN18_Low
DECL|GPIO_IN_PIN18_Msk|macro|GPIO_IN_PIN18_Msk
DECL|GPIO_IN_PIN18_Pos|macro|GPIO_IN_PIN18_Pos
DECL|GPIO_IN_PIN19_High|macro|GPIO_IN_PIN19_High
DECL|GPIO_IN_PIN19_Low|macro|GPIO_IN_PIN19_Low
DECL|GPIO_IN_PIN19_Msk|macro|GPIO_IN_PIN19_Msk
DECL|GPIO_IN_PIN19_Pos|macro|GPIO_IN_PIN19_Pos
DECL|GPIO_IN_PIN1_High|macro|GPIO_IN_PIN1_High
DECL|GPIO_IN_PIN1_Low|macro|GPIO_IN_PIN1_Low
DECL|GPIO_IN_PIN1_Msk|macro|GPIO_IN_PIN1_Msk
DECL|GPIO_IN_PIN1_Pos|macro|GPIO_IN_PIN1_Pos
DECL|GPIO_IN_PIN20_High|macro|GPIO_IN_PIN20_High
DECL|GPIO_IN_PIN20_Low|macro|GPIO_IN_PIN20_Low
DECL|GPIO_IN_PIN20_Msk|macro|GPIO_IN_PIN20_Msk
DECL|GPIO_IN_PIN20_Pos|macro|GPIO_IN_PIN20_Pos
DECL|GPIO_IN_PIN21_High|macro|GPIO_IN_PIN21_High
DECL|GPIO_IN_PIN21_Low|macro|GPIO_IN_PIN21_Low
DECL|GPIO_IN_PIN21_Msk|macro|GPIO_IN_PIN21_Msk
DECL|GPIO_IN_PIN21_Pos|macro|GPIO_IN_PIN21_Pos
DECL|GPIO_IN_PIN22_High|macro|GPIO_IN_PIN22_High
DECL|GPIO_IN_PIN22_Low|macro|GPIO_IN_PIN22_Low
DECL|GPIO_IN_PIN22_Msk|macro|GPIO_IN_PIN22_Msk
DECL|GPIO_IN_PIN22_Pos|macro|GPIO_IN_PIN22_Pos
DECL|GPIO_IN_PIN23_High|macro|GPIO_IN_PIN23_High
DECL|GPIO_IN_PIN23_Low|macro|GPIO_IN_PIN23_Low
DECL|GPIO_IN_PIN23_Msk|macro|GPIO_IN_PIN23_Msk
DECL|GPIO_IN_PIN23_Pos|macro|GPIO_IN_PIN23_Pos
DECL|GPIO_IN_PIN24_High|macro|GPIO_IN_PIN24_High
DECL|GPIO_IN_PIN24_Low|macro|GPIO_IN_PIN24_Low
DECL|GPIO_IN_PIN24_Msk|macro|GPIO_IN_PIN24_Msk
DECL|GPIO_IN_PIN24_Pos|macro|GPIO_IN_PIN24_Pos
DECL|GPIO_IN_PIN25_High|macro|GPIO_IN_PIN25_High
DECL|GPIO_IN_PIN25_Low|macro|GPIO_IN_PIN25_Low
DECL|GPIO_IN_PIN25_Msk|macro|GPIO_IN_PIN25_Msk
DECL|GPIO_IN_PIN25_Pos|macro|GPIO_IN_PIN25_Pos
DECL|GPIO_IN_PIN26_High|macro|GPIO_IN_PIN26_High
DECL|GPIO_IN_PIN26_Low|macro|GPIO_IN_PIN26_Low
DECL|GPIO_IN_PIN26_Msk|macro|GPIO_IN_PIN26_Msk
DECL|GPIO_IN_PIN26_Pos|macro|GPIO_IN_PIN26_Pos
DECL|GPIO_IN_PIN27_High|macro|GPIO_IN_PIN27_High
DECL|GPIO_IN_PIN27_Low|macro|GPIO_IN_PIN27_Low
DECL|GPIO_IN_PIN27_Msk|macro|GPIO_IN_PIN27_Msk
DECL|GPIO_IN_PIN27_Pos|macro|GPIO_IN_PIN27_Pos
DECL|GPIO_IN_PIN28_High|macro|GPIO_IN_PIN28_High
DECL|GPIO_IN_PIN28_Low|macro|GPIO_IN_PIN28_Low
DECL|GPIO_IN_PIN28_Msk|macro|GPIO_IN_PIN28_Msk
DECL|GPIO_IN_PIN28_Pos|macro|GPIO_IN_PIN28_Pos
DECL|GPIO_IN_PIN29_High|macro|GPIO_IN_PIN29_High
DECL|GPIO_IN_PIN29_Low|macro|GPIO_IN_PIN29_Low
DECL|GPIO_IN_PIN29_Msk|macro|GPIO_IN_PIN29_Msk
DECL|GPIO_IN_PIN29_Pos|macro|GPIO_IN_PIN29_Pos
DECL|GPIO_IN_PIN2_High|macro|GPIO_IN_PIN2_High
DECL|GPIO_IN_PIN2_Low|macro|GPIO_IN_PIN2_Low
DECL|GPIO_IN_PIN2_Msk|macro|GPIO_IN_PIN2_Msk
DECL|GPIO_IN_PIN2_Pos|macro|GPIO_IN_PIN2_Pos
DECL|GPIO_IN_PIN30_High|macro|GPIO_IN_PIN30_High
DECL|GPIO_IN_PIN30_Low|macro|GPIO_IN_PIN30_Low
DECL|GPIO_IN_PIN30_Msk|macro|GPIO_IN_PIN30_Msk
DECL|GPIO_IN_PIN30_Pos|macro|GPIO_IN_PIN30_Pos
DECL|GPIO_IN_PIN31_High|macro|GPIO_IN_PIN31_High
DECL|GPIO_IN_PIN31_Low|macro|GPIO_IN_PIN31_Low
DECL|GPIO_IN_PIN31_Msk|macro|GPIO_IN_PIN31_Msk
DECL|GPIO_IN_PIN31_Pos|macro|GPIO_IN_PIN31_Pos
DECL|GPIO_IN_PIN3_High|macro|GPIO_IN_PIN3_High
DECL|GPIO_IN_PIN3_Low|macro|GPIO_IN_PIN3_Low
DECL|GPIO_IN_PIN3_Msk|macro|GPIO_IN_PIN3_Msk
DECL|GPIO_IN_PIN3_Pos|macro|GPIO_IN_PIN3_Pos
DECL|GPIO_IN_PIN4_High|macro|GPIO_IN_PIN4_High
DECL|GPIO_IN_PIN4_Low|macro|GPIO_IN_PIN4_Low
DECL|GPIO_IN_PIN4_Msk|macro|GPIO_IN_PIN4_Msk
DECL|GPIO_IN_PIN4_Pos|macro|GPIO_IN_PIN4_Pos
DECL|GPIO_IN_PIN5_High|macro|GPIO_IN_PIN5_High
DECL|GPIO_IN_PIN5_Low|macro|GPIO_IN_PIN5_Low
DECL|GPIO_IN_PIN5_Msk|macro|GPIO_IN_PIN5_Msk
DECL|GPIO_IN_PIN5_Pos|macro|GPIO_IN_PIN5_Pos
DECL|GPIO_IN_PIN6_High|macro|GPIO_IN_PIN6_High
DECL|GPIO_IN_PIN6_Low|macro|GPIO_IN_PIN6_Low
DECL|GPIO_IN_PIN6_Msk|macro|GPIO_IN_PIN6_Msk
DECL|GPIO_IN_PIN6_Pos|macro|GPIO_IN_PIN6_Pos
DECL|GPIO_IN_PIN7_High|macro|GPIO_IN_PIN7_High
DECL|GPIO_IN_PIN7_Low|macro|GPIO_IN_PIN7_Low
DECL|GPIO_IN_PIN7_Msk|macro|GPIO_IN_PIN7_Msk
DECL|GPIO_IN_PIN7_Pos|macro|GPIO_IN_PIN7_Pos
DECL|GPIO_IN_PIN8_High|macro|GPIO_IN_PIN8_High
DECL|GPIO_IN_PIN8_Low|macro|GPIO_IN_PIN8_Low
DECL|GPIO_IN_PIN8_Msk|macro|GPIO_IN_PIN8_Msk
DECL|GPIO_IN_PIN8_Pos|macro|GPIO_IN_PIN8_Pos
DECL|GPIO_IN_PIN9_High|macro|GPIO_IN_PIN9_High
DECL|GPIO_IN_PIN9_Low|macro|GPIO_IN_PIN9_Low
DECL|GPIO_IN_PIN9_Msk|macro|GPIO_IN_PIN9_Msk
DECL|GPIO_IN_PIN9_Pos|macro|GPIO_IN_PIN9_Pos
DECL|GPIO_LATCH_PIN0_Latched|macro|GPIO_LATCH_PIN0_Latched
DECL|GPIO_LATCH_PIN0_Msk|macro|GPIO_LATCH_PIN0_Msk
DECL|GPIO_LATCH_PIN0_NotLatched|macro|GPIO_LATCH_PIN0_NotLatched
DECL|GPIO_LATCH_PIN0_Pos|macro|GPIO_LATCH_PIN0_Pos
DECL|GPIO_LATCH_PIN10_Latched|macro|GPIO_LATCH_PIN10_Latched
DECL|GPIO_LATCH_PIN10_Msk|macro|GPIO_LATCH_PIN10_Msk
DECL|GPIO_LATCH_PIN10_NotLatched|macro|GPIO_LATCH_PIN10_NotLatched
DECL|GPIO_LATCH_PIN10_Pos|macro|GPIO_LATCH_PIN10_Pos
DECL|GPIO_LATCH_PIN11_Latched|macro|GPIO_LATCH_PIN11_Latched
DECL|GPIO_LATCH_PIN11_Msk|macro|GPIO_LATCH_PIN11_Msk
DECL|GPIO_LATCH_PIN11_NotLatched|macro|GPIO_LATCH_PIN11_NotLatched
DECL|GPIO_LATCH_PIN11_Pos|macro|GPIO_LATCH_PIN11_Pos
DECL|GPIO_LATCH_PIN12_Latched|macro|GPIO_LATCH_PIN12_Latched
DECL|GPIO_LATCH_PIN12_Msk|macro|GPIO_LATCH_PIN12_Msk
DECL|GPIO_LATCH_PIN12_NotLatched|macro|GPIO_LATCH_PIN12_NotLatched
DECL|GPIO_LATCH_PIN12_Pos|macro|GPIO_LATCH_PIN12_Pos
DECL|GPIO_LATCH_PIN13_Latched|macro|GPIO_LATCH_PIN13_Latched
DECL|GPIO_LATCH_PIN13_Msk|macro|GPIO_LATCH_PIN13_Msk
DECL|GPIO_LATCH_PIN13_NotLatched|macro|GPIO_LATCH_PIN13_NotLatched
DECL|GPIO_LATCH_PIN13_Pos|macro|GPIO_LATCH_PIN13_Pos
DECL|GPIO_LATCH_PIN14_Latched|macro|GPIO_LATCH_PIN14_Latched
DECL|GPIO_LATCH_PIN14_Msk|macro|GPIO_LATCH_PIN14_Msk
DECL|GPIO_LATCH_PIN14_NotLatched|macro|GPIO_LATCH_PIN14_NotLatched
DECL|GPIO_LATCH_PIN14_Pos|macro|GPIO_LATCH_PIN14_Pos
DECL|GPIO_LATCH_PIN15_Latched|macro|GPIO_LATCH_PIN15_Latched
DECL|GPIO_LATCH_PIN15_Msk|macro|GPIO_LATCH_PIN15_Msk
DECL|GPIO_LATCH_PIN15_NotLatched|macro|GPIO_LATCH_PIN15_NotLatched
DECL|GPIO_LATCH_PIN15_Pos|macro|GPIO_LATCH_PIN15_Pos
DECL|GPIO_LATCH_PIN16_Latched|macro|GPIO_LATCH_PIN16_Latched
DECL|GPIO_LATCH_PIN16_Msk|macro|GPIO_LATCH_PIN16_Msk
DECL|GPIO_LATCH_PIN16_NotLatched|macro|GPIO_LATCH_PIN16_NotLatched
DECL|GPIO_LATCH_PIN16_Pos|macro|GPIO_LATCH_PIN16_Pos
DECL|GPIO_LATCH_PIN17_Latched|macro|GPIO_LATCH_PIN17_Latched
DECL|GPIO_LATCH_PIN17_Msk|macro|GPIO_LATCH_PIN17_Msk
DECL|GPIO_LATCH_PIN17_NotLatched|macro|GPIO_LATCH_PIN17_NotLatched
DECL|GPIO_LATCH_PIN17_Pos|macro|GPIO_LATCH_PIN17_Pos
DECL|GPIO_LATCH_PIN18_Latched|macro|GPIO_LATCH_PIN18_Latched
DECL|GPIO_LATCH_PIN18_Msk|macro|GPIO_LATCH_PIN18_Msk
DECL|GPIO_LATCH_PIN18_NotLatched|macro|GPIO_LATCH_PIN18_NotLatched
DECL|GPIO_LATCH_PIN18_Pos|macro|GPIO_LATCH_PIN18_Pos
DECL|GPIO_LATCH_PIN19_Latched|macro|GPIO_LATCH_PIN19_Latched
DECL|GPIO_LATCH_PIN19_Msk|macro|GPIO_LATCH_PIN19_Msk
DECL|GPIO_LATCH_PIN19_NotLatched|macro|GPIO_LATCH_PIN19_NotLatched
DECL|GPIO_LATCH_PIN19_Pos|macro|GPIO_LATCH_PIN19_Pos
DECL|GPIO_LATCH_PIN1_Latched|macro|GPIO_LATCH_PIN1_Latched
DECL|GPIO_LATCH_PIN1_Msk|macro|GPIO_LATCH_PIN1_Msk
DECL|GPIO_LATCH_PIN1_NotLatched|macro|GPIO_LATCH_PIN1_NotLatched
DECL|GPIO_LATCH_PIN1_Pos|macro|GPIO_LATCH_PIN1_Pos
DECL|GPIO_LATCH_PIN20_Latched|macro|GPIO_LATCH_PIN20_Latched
DECL|GPIO_LATCH_PIN20_Msk|macro|GPIO_LATCH_PIN20_Msk
DECL|GPIO_LATCH_PIN20_NotLatched|macro|GPIO_LATCH_PIN20_NotLatched
DECL|GPIO_LATCH_PIN20_Pos|macro|GPIO_LATCH_PIN20_Pos
DECL|GPIO_LATCH_PIN21_Latched|macro|GPIO_LATCH_PIN21_Latched
DECL|GPIO_LATCH_PIN21_Msk|macro|GPIO_LATCH_PIN21_Msk
DECL|GPIO_LATCH_PIN21_NotLatched|macro|GPIO_LATCH_PIN21_NotLatched
DECL|GPIO_LATCH_PIN21_Pos|macro|GPIO_LATCH_PIN21_Pos
DECL|GPIO_LATCH_PIN22_Latched|macro|GPIO_LATCH_PIN22_Latched
DECL|GPIO_LATCH_PIN22_Msk|macro|GPIO_LATCH_PIN22_Msk
DECL|GPIO_LATCH_PIN22_NotLatched|macro|GPIO_LATCH_PIN22_NotLatched
DECL|GPIO_LATCH_PIN22_Pos|macro|GPIO_LATCH_PIN22_Pos
DECL|GPIO_LATCH_PIN23_Latched|macro|GPIO_LATCH_PIN23_Latched
DECL|GPIO_LATCH_PIN23_Msk|macro|GPIO_LATCH_PIN23_Msk
DECL|GPIO_LATCH_PIN23_NotLatched|macro|GPIO_LATCH_PIN23_NotLatched
DECL|GPIO_LATCH_PIN23_Pos|macro|GPIO_LATCH_PIN23_Pos
DECL|GPIO_LATCH_PIN24_Latched|macro|GPIO_LATCH_PIN24_Latched
DECL|GPIO_LATCH_PIN24_Msk|macro|GPIO_LATCH_PIN24_Msk
DECL|GPIO_LATCH_PIN24_NotLatched|macro|GPIO_LATCH_PIN24_NotLatched
DECL|GPIO_LATCH_PIN24_Pos|macro|GPIO_LATCH_PIN24_Pos
DECL|GPIO_LATCH_PIN25_Latched|macro|GPIO_LATCH_PIN25_Latched
DECL|GPIO_LATCH_PIN25_Msk|macro|GPIO_LATCH_PIN25_Msk
DECL|GPIO_LATCH_PIN25_NotLatched|macro|GPIO_LATCH_PIN25_NotLatched
DECL|GPIO_LATCH_PIN25_Pos|macro|GPIO_LATCH_PIN25_Pos
DECL|GPIO_LATCH_PIN26_Latched|macro|GPIO_LATCH_PIN26_Latched
DECL|GPIO_LATCH_PIN26_Msk|macro|GPIO_LATCH_PIN26_Msk
DECL|GPIO_LATCH_PIN26_NotLatched|macro|GPIO_LATCH_PIN26_NotLatched
DECL|GPIO_LATCH_PIN26_Pos|macro|GPIO_LATCH_PIN26_Pos
DECL|GPIO_LATCH_PIN27_Latched|macro|GPIO_LATCH_PIN27_Latched
DECL|GPIO_LATCH_PIN27_Msk|macro|GPIO_LATCH_PIN27_Msk
DECL|GPIO_LATCH_PIN27_NotLatched|macro|GPIO_LATCH_PIN27_NotLatched
DECL|GPIO_LATCH_PIN27_Pos|macro|GPIO_LATCH_PIN27_Pos
DECL|GPIO_LATCH_PIN28_Latched|macro|GPIO_LATCH_PIN28_Latched
DECL|GPIO_LATCH_PIN28_Msk|macro|GPIO_LATCH_PIN28_Msk
DECL|GPIO_LATCH_PIN28_NotLatched|macro|GPIO_LATCH_PIN28_NotLatched
DECL|GPIO_LATCH_PIN28_Pos|macro|GPIO_LATCH_PIN28_Pos
DECL|GPIO_LATCH_PIN29_Latched|macro|GPIO_LATCH_PIN29_Latched
DECL|GPIO_LATCH_PIN29_Msk|macro|GPIO_LATCH_PIN29_Msk
DECL|GPIO_LATCH_PIN29_NotLatched|macro|GPIO_LATCH_PIN29_NotLatched
DECL|GPIO_LATCH_PIN29_Pos|macro|GPIO_LATCH_PIN29_Pos
DECL|GPIO_LATCH_PIN2_Latched|macro|GPIO_LATCH_PIN2_Latched
DECL|GPIO_LATCH_PIN2_Msk|macro|GPIO_LATCH_PIN2_Msk
DECL|GPIO_LATCH_PIN2_NotLatched|macro|GPIO_LATCH_PIN2_NotLatched
DECL|GPIO_LATCH_PIN2_Pos|macro|GPIO_LATCH_PIN2_Pos
DECL|GPIO_LATCH_PIN30_Latched|macro|GPIO_LATCH_PIN30_Latched
DECL|GPIO_LATCH_PIN30_Msk|macro|GPIO_LATCH_PIN30_Msk
DECL|GPIO_LATCH_PIN30_NotLatched|macro|GPIO_LATCH_PIN30_NotLatched
DECL|GPIO_LATCH_PIN30_Pos|macro|GPIO_LATCH_PIN30_Pos
DECL|GPIO_LATCH_PIN31_Latched|macro|GPIO_LATCH_PIN31_Latched
DECL|GPIO_LATCH_PIN31_Msk|macro|GPIO_LATCH_PIN31_Msk
DECL|GPIO_LATCH_PIN31_NotLatched|macro|GPIO_LATCH_PIN31_NotLatched
DECL|GPIO_LATCH_PIN31_Pos|macro|GPIO_LATCH_PIN31_Pos
DECL|GPIO_LATCH_PIN3_Latched|macro|GPIO_LATCH_PIN3_Latched
DECL|GPIO_LATCH_PIN3_Msk|macro|GPIO_LATCH_PIN3_Msk
DECL|GPIO_LATCH_PIN3_NotLatched|macro|GPIO_LATCH_PIN3_NotLatched
DECL|GPIO_LATCH_PIN3_Pos|macro|GPIO_LATCH_PIN3_Pos
DECL|GPIO_LATCH_PIN4_Latched|macro|GPIO_LATCH_PIN4_Latched
DECL|GPIO_LATCH_PIN4_Msk|macro|GPIO_LATCH_PIN4_Msk
DECL|GPIO_LATCH_PIN4_NotLatched|macro|GPIO_LATCH_PIN4_NotLatched
DECL|GPIO_LATCH_PIN4_Pos|macro|GPIO_LATCH_PIN4_Pos
DECL|GPIO_LATCH_PIN5_Latched|macro|GPIO_LATCH_PIN5_Latched
DECL|GPIO_LATCH_PIN5_Msk|macro|GPIO_LATCH_PIN5_Msk
DECL|GPIO_LATCH_PIN5_NotLatched|macro|GPIO_LATCH_PIN5_NotLatched
DECL|GPIO_LATCH_PIN5_Pos|macro|GPIO_LATCH_PIN5_Pos
DECL|GPIO_LATCH_PIN6_Latched|macro|GPIO_LATCH_PIN6_Latched
DECL|GPIO_LATCH_PIN6_Msk|macro|GPIO_LATCH_PIN6_Msk
DECL|GPIO_LATCH_PIN6_NotLatched|macro|GPIO_LATCH_PIN6_NotLatched
DECL|GPIO_LATCH_PIN6_Pos|macro|GPIO_LATCH_PIN6_Pos
DECL|GPIO_LATCH_PIN7_Latched|macro|GPIO_LATCH_PIN7_Latched
DECL|GPIO_LATCH_PIN7_Msk|macro|GPIO_LATCH_PIN7_Msk
DECL|GPIO_LATCH_PIN7_NotLatched|macro|GPIO_LATCH_PIN7_NotLatched
DECL|GPIO_LATCH_PIN7_Pos|macro|GPIO_LATCH_PIN7_Pos
DECL|GPIO_LATCH_PIN8_Latched|macro|GPIO_LATCH_PIN8_Latched
DECL|GPIO_LATCH_PIN8_Msk|macro|GPIO_LATCH_PIN8_Msk
DECL|GPIO_LATCH_PIN8_NotLatched|macro|GPIO_LATCH_PIN8_NotLatched
DECL|GPIO_LATCH_PIN8_Pos|macro|GPIO_LATCH_PIN8_Pos
DECL|GPIO_LATCH_PIN9_Latched|macro|GPIO_LATCH_PIN9_Latched
DECL|GPIO_LATCH_PIN9_Msk|macro|GPIO_LATCH_PIN9_Msk
DECL|GPIO_LATCH_PIN9_NotLatched|macro|GPIO_LATCH_PIN9_NotLatched
DECL|GPIO_LATCH_PIN9_Pos|macro|GPIO_LATCH_PIN9_Pos
DECL|GPIO_OUTCLR_PIN0_Clear|macro|GPIO_OUTCLR_PIN0_Clear
DECL|GPIO_OUTCLR_PIN0_High|macro|GPIO_OUTCLR_PIN0_High
DECL|GPIO_OUTCLR_PIN0_Low|macro|GPIO_OUTCLR_PIN0_Low
DECL|GPIO_OUTCLR_PIN0_Msk|macro|GPIO_OUTCLR_PIN0_Msk
DECL|GPIO_OUTCLR_PIN0_Pos|macro|GPIO_OUTCLR_PIN0_Pos
DECL|GPIO_OUTCLR_PIN10_Clear|macro|GPIO_OUTCLR_PIN10_Clear
DECL|GPIO_OUTCLR_PIN10_High|macro|GPIO_OUTCLR_PIN10_High
DECL|GPIO_OUTCLR_PIN10_Low|macro|GPIO_OUTCLR_PIN10_Low
DECL|GPIO_OUTCLR_PIN10_Msk|macro|GPIO_OUTCLR_PIN10_Msk
DECL|GPIO_OUTCLR_PIN10_Pos|macro|GPIO_OUTCLR_PIN10_Pos
DECL|GPIO_OUTCLR_PIN11_Clear|macro|GPIO_OUTCLR_PIN11_Clear
DECL|GPIO_OUTCLR_PIN11_High|macro|GPIO_OUTCLR_PIN11_High
DECL|GPIO_OUTCLR_PIN11_Low|macro|GPIO_OUTCLR_PIN11_Low
DECL|GPIO_OUTCLR_PIN11_Msk|macro|GPIO_OUTCLR_PIN11_Msk
DECL|GPIO_OUTCLR_PIN11_Pos|macro|GPIO_OUTCLR_PIN11_Pos
DECL|GPIO_OUTCLR_PIN12_Clear|macro|GPIO_OUTCLR_PIN12_Clear
DECL|GPIO_OUTCLR_PIN12_High|macro|GPIO_OUTCLR_PIN12_High
DECL|GPIO_OUTCLR_PIN12_Low|macro|GPIO_OUTCLR_PIN12_Low
DECL|GPIO_OUTCLR_PIN12_Msk|macro|GPIO_OUTCLR_PIN12_Msk
DECL|GPIO_OUTCLR_PIN12_Pos|macro|GPIO_OUTCLR_PIN12_Pos
DECL|GPIO_OUTCLR_PIN13_Clear|macro|GPIO_OUTCLR_PIN13_Clear
DECL|GPIO_OUTCLR_PIN13_High|macro|GPIO_OUTCLR_PIN13_High
DECL|GPIO_OUTCLR_PIN13_Low|macro|GPIO_OUTCLR_PIN13_Low
DECL|GPIO_OUTCLR_PIN13_Msk|macro|GPIO_OUTCLR_PIN13_Msk
DECL|GPIO_OUTCLR_PIN13_Pos|macro|GPIO_OUTCLR_PIN13_Pos
DECL|GPIO_OUTCLR_PIN14_Clear|macro|GPIO_OUTCLR_PIN14_Clear
DECL|GPIO_OUTCLR_PIN14_High|macro|GPIO_OUTCLR_PIN14_High
DECL|GPIO_OUTCLR_PIN14_Low|macro|GPIO_OUTCLR_PIN14_Low
DECL|GPIO_OUTCLR_PIN14_Msk|macro|GPIO_OUTCLR_PIN14_Msk
DECL|GPIO_OUTCLR_PIN14_Pos|macro|GPIO_OUTCLR_PIN14_Pos
DECL|GPIO_OUTCLR_PIN15_Clear|macro|GPIO_OUTCLR_PIN15_Clear
DECL|GPIO_OUTCLR_PIN15_High|macro|GPIO_OUTCLR_PIN15_High
DECL|GPIO_OUTCLR_PIN15_Low|macro|GPIO_OUTCLR_PIN15_Low
DECL|GPIO_OUTCLR_PIN15_Msk|macro|GPIO_OUTCLR_PIN15_Msk
DECL|GPIO_OUTCLR_PIN15_Pos|macro|GPIO_OUTCLR_PIN15_Pos
DECL|GPIO_OUTCLR_PIN16_Clear|macro|GPIO_OUTCLR_PIN16_Clear
DECL|GPIO_OUTCLR_PIN16_High|macro|GPIO_OUTCLR_PIN16_High
DECL|GPIO_OUTCLR_PIN16_Low|macro|GPIO_OUTCLR_PIN16_Low
DECL|GPIO_OUTCLR_PIN16_Msk|macro|GPIO_OUTCLR_PIN16_Msk
DECL|GPIO_OUTCLR_PIN16_Pos|macro|GPIO_OUTCLR_PIN16_Pos
DECL|GPIO_OUTCLR_PIN17_Clear|macro|GPIO_OUTCLR_PIN17_Clear
DECL|GPIO_OUTCLR_PIN17_High|macro|GPIO_OUTCLR_PIN17_High
DECL|GPIO_OUTCLR_PIN17_Low|macro|GPIO_OUTCLR_PIN17_Low
DECL|GPIO_OUTCLR_PIN17_Msk|macro|GPIO_OUTCLR_PIN17_Msk
DECL|GPIO_OUTCLR_PIN17_Pos|macro|GPIO_OUTCLR_PIN17_Pos
DECL|GPIO_OUTCLR_PIN18_Clear|macro|GPIO_OUTCLR_PIN18_Clear
DECL|GPIO_OUTCLR_PIN18_High|macro|GPIO_OUTCLR_PIN18_High
DECL|GPIO_OUTCLR_PIN18_Low|macro|GPIO_OUTCLR_PIN18_Low
DECL|GPIO_OUTCLR_PIN18_Msk|macro|GPIO_OUTCLR_PIN18_Msk
DECL|GPIO_OUTCLR_PIN18_Pos|macro|GPIO_OUTCLR_PIN18_Pos
DECL|GPIO_OUTCLR_PIN19_Clear|macro|GPIO_OUTCLR_PIN19_Clear
DECL|GPIO_OUTCLR_PIN19_High|macro|GPIO_OUTCLR_PIN19_High
DECL|GPIO_OUTCLR_PIN19_Low|macro|GPIO_OUTCLR_PIN19_Low
DECL|GPIO_OUTCLR_PIN19_Msk|macro|GPIO_OUTCLR_PIN19_Msk
DECL|GPIO_OUTCLR_PIN19_Pos|macro|GPIO_OUTCLR_PIN19_Pos
DECL|GPIO_OUTCLR_PIN1_Clear|macro|GPIO_OUTCLR_PIN1_Clear
DECL|GPIO_OUTCLR_PIN1_High|macro|GPIO_OUTCLR_PIN1_High
DECL|GPIO_OUTCLR_PIN1_Low|macro|GPIO_OUTCLR_PIN1_Low
DECL|GPIO_OUTCLR_PIN1_Msk|macro|GPIO_OUTCLR_PIN1_Msk
DECL|GPIO_OUTCLR_PIN1_Pos|macro|GPIO_OUTCLR_PIN1_Pos
DECL|GPIO_OUTCLR_PIN20_Clear|macro|GPIO_OUTCLR_PIN20_Clear
DECL|GPIO_OUTCLR_PIN20_High|macro|GPIO_OUTCLR_PIN20_High
DECL|GPIO_OUTCLR_PIN20_Low|macro|GPIO_OUTCLR_PIN20_Low
DECL|GPIO_OUTCLR_PIN20_Msk|macro|GPIO_OUTCLR_PIN20_Msk
DECL|GPIO_OUTCLR_PIN20_Pos|macro|GPIO_OUTCLR_PIN20_Pos
DECL|GPIO_OUTCLR_PIN21_Clear|macro|GPIO_OUTCLR_PIN21_Clear
DECL|GPIO_OUTCLR_PIN21_High|macro|GPIO_OUTCLR_PIN21_High
DECL|GPIO_OUTCLR_PIN21_Low|macro|GPIO_OUTCLR_PIN21_Low
DECL|GPIO_OUTCLR_PIN21_Msk|macro|GPIO_OUTCLR_PIN21_Msk
DECL|GPIO_OUTCLR_PIN21_Pos|macro|GPIO_OUTCLR_PIN21_Pos
DECL|GPIO_OUTCLR_PIN22_Clear|macro|GPIO_OUTCLR_PIN22_Clear
DECL|GPIO_OUTCLR_PIN22_High|macro|GPIO_OUTCLR_PIN22_High
DECL|GPIO_OUTCLR_PIN22_Low|macro|GPIO_OUTCLR_PIN22_Low
DECL|GPIO_OUTCLR_PIN22_Msk|macro|GPIO_OUTCLR_PIN22_Msk
DECL|GPIO_OUTCLR_PIN22_Pos|macro|GPIO_OUTCLR_PIN22_Pos
DECL|GPIO_OUTCLR_PIN23_Clear|macro|GPIO_OUTCLR_PIN23_Clear
DECL|GPIO_OUTCLR_PIN23_High|macro|GPIO_OUTCLR_PIN23_High
DECL|GPIO_OUTCLR_PIN23_Low|macro|GPIO_OUTCLR_PIN23_Low
DECL|GPIO_OUTCLR_PIN23_Msk|macro|GPIO_OUTCLR_PIN23_Msk
DECL|GPIO_OUTCLR_PIN23_Pos|macro|GPIO_OUTCLR_PIN23_Pos
DECL|GPIO_OUTCLR_PIN24_Clear|macro|GPIO_OUTCLR_PIN24_Clear
DECL|GPIO_OUTCLR_PIN24_High|macro|GPIO_OUTCLR_PIN24_High
DECL|GPIO_OUTCLR_PIN24_Low|macro|GPIO_OUTCLR_PIN24_Low
DECL|GPIO_OUTCLR_PIN24_Msk|macro|GPIO_OUTCLR_PIN24_Msk
DECL|GPIO_OUTCLR_PIN24_Pos|macro|GPIO_OUTCLR_PIN24_Pos
DECL|GPIO_OUTCLR_PIN25_Clear|macro|GPIO_OUTCLR_PIN25_Clear
DECL|GPIO_OUTCLR_PIN25_High|macro|GPIO_OUTCLR_PIN25_High
DECL|GPIO_OUTCLR_PIN25_Low|macro|GPIO_OUTCLR_PIN25_Low
DECL|GPIO_OUTCLR_PIN25_Msk|macro|GPIO_OUTCLR_PIN25_Msk
DECL|GPIO_OUTCLR_PIN25_Pos|macro|GPIO_OUTCLR_PIN25_Pos
DECL|GPIO_OUTCLR_PIN26_Clear|macro|GPIO_OUTCLR_PIN26_Clear
DECL|GPIO_OUTCLR_PIN26_High|macro|GPIO_OUTCLR_PIN26_High
DECL|GPIO_OUTCLR_PIN26_Low|macro|GPIO_OUTCLR_PIN26_Low
DECL|GPIO_OUTCLR_PIN26_Msk|macro|GPIO_OUTCLR_PIN26_Msk
DECL|GPIO_OUTCLR_PIN26_Pos|macro|GPIO_OUTCLR_PIN26_Pos
DECL|GPIO_OUTCLR_PIN27_Clear|macro|GPIO_OUTCLR_PIN27_Clear
DECL|GPIO_OUTCLR_PIN27_High|macro|GPIO_OUTCLR_PIN27_High
DECL|GPIO_OUTCLR_PIN27_Low|macro|GPIO_OUTCLR_PIN27_Low
DECL|GPIO_OUTCLR_PIN27_Msk|macro|GPIO_OUTCLR_PIN27_Msk
DECL|GPIO_OUTCLR_PIN27_Pos|macro|GPIO_OUTCLR_PIN27_Pos
DECL|GPIO_OUTCLR_PIN28_Clear|macro|GPIO_OUTCLR_PIN28_Clear
DECL|GPIO_OUTCLR_PIN28_High|macro|GPIO_OUTCLR_PIN28_High
DECL|GPIO_OUTCLR_PIN28_Low|macro|GPIO_OUTCLR_PIN28_Low
DECL|GPIO_OUTCLR_PIN28_Msk|macro|GPIO_OUTCLR_PIN28_Msk
DECL|GPIO_OUTCLR_PIN28_Pos|macro|GPIO_OUTCLR_PIN28_Pos
DECL|GPIO_OUTCLR_PIN29_Clear|macro|GPIO_OUTCLR_PIN29_Clear
DECL|GPIO_OUTCLR_PIN29_High|macro|GPIO_OUTCLR_PIN29_High
DECL|GPIO_OUTCLR_PIN29_Low|macro|GPIO_OUTCLR_PIN29_Low
DECL|GPIO_OUTCLR_PIN29_Msk|macro|GPIO_OUTCLR_PIN29_Msk
DECL|GPIO_OUTCLR_PIN29_Pos|macro|GPIO_OUTCLR_PIN29_Pos
DECL|GPIO_OUTCLR_PIN2_Clear|macro|GPIO_OUTCLR_PIN2_Clear
DECL|GPIO_OUTCLR_PIN2_High|macro|GPIO_OUTCLR_PIN2_High
DECL|GPIO_OUTCLR_PIN2_Low|macro|GPIO_OUTCLR_PIN2_Low
DECL|GPIO_OUTCLR_PIN2_Msk|macro|GPIO_OUTCLR_PIN2_Msk
DECL|GPIO_OUTCLR_PIN2_Pos|macro|GPIO_OUTCLR_PIN2_Pos
DECL|GPIO_OUTCLR_PIN30_Clear|macro|GPIO_OUTCLR_PIN30_Clear
DECL|GPIO_OUTCLR_PIN30_High|macro|GPIO_OUTCLR_PIN30_High
DECL|GPIO_OUTCLR_PIN30_Low|macro|GPIO_OUTCLR_PIN30_Low
DECL|GPIO_OUTCLR_PIN30_Msk|macro|GPIO_OUTCLR_PIN30_Msk
DECL|GPIO_OUTCLR_PIN30_Pos|macro|GPIO_OUTCLR_PIN30_Pos
DECL|GPIO_OUTCLR_PIN31_Clear|macro|GPIO_OUTCLR_PIN31_Clear
DECL|GPIO_OUTCLR_PIN31_High|macro|GPIO_OUTCLR_PIN31_High
DECL|GPIO_OUTCLR_PIN31_Low|macro|GPIO_OUTCLR_PIN31_Low
DECL|GPIO_OUTCLR_PIN31_Msk|macro|GPIO_OUTCLR_PIN31_Msk
DECL|GPIO_OUTCLR_PIN31_Pos|macro|GPIO_OUTCLR_PIN31_Pos
DECL|GPIO_OUTCLR_PIN3_Clear|macro|GPIO_OUTCLR_PIN3_Clear
DECL|GPIO_OUTCLR_PIN3_High|macro|GPIO_OUTCLR_PIN3_High
DECL|GPIO_OUTCLR_PIN3_Low|macro|GPIO_OUTCLR_PIN3_Low
DECL|GPIO_OUTCLR_PIN3_Msk|macro|GPIO_OUTCLR_PIN3_Msk
DECL|GPIO_OUTCLR_PIN3_Pos|macro|GPIO_OUTCLR_PIN3_Pos
DECL|GPIO_OUTCLR_PIN4_Clear|macro|GPIO_OUTCLR_PIN4_Clear
DECL|GPIO_OUTCLR_PIN4_High|macro|GPIO_OUTCLR_PIN4_High
DECL|GPIO_OUTCLR_PIN4_Low|macro|GPIO_OUTCLR_PIN4_Low
DECL|GPIO_OUTCLR_PIN4_Msk|macro|GPIO_OUTCLR_PIN4_Msk
DECL|GPIO_OUTCLR_PIN4_Pos|macro|GPIO_OUTCLR_PIN4_Pos
DECL|GPIO_OUTCLR_PIN5_Clear|macro|GPIO_OUTCLR_PIN5_Clear
DECL|GPIO_OUTCLR_PIN5_High|macro|GPIO_OUTCLR_PIN5_High
DECL|GPIO_OUTCLR_PIN5_Low|macro|GPIO_OUTCLR_PIN5_Low
DECL|GPIO_OUTCLR_PIN5_Msk|macro|GPIO_OUTCLR_PIN5_Msk
DECL|GPIO_OUTCLR_PIN5_Pos|macro|GPIO_OUTCLR_PIN5_Pos
DECL|GPIO_OUTCLR_PIN6_Clear|macro|GPIO_OUTCLR_PIN6_Clear
DECL|GPIO_OUTCLR_PIN6_High|macro|GPIO_OUTCLR_PIN6_High
DECL|GPIO_OUTCLR_PIN6_Low|macro|GPIO_OUTCLR_PIN6_Low
DECL|GPIO_OUTCLR_PIN6_Msk|macro|GPIO_OUTCLR_PIN6_Msk
DECL|GPIO_OUTCLR_PIN6_Pos|macro|GPIO_OUTCLR_PIN6_Pos
DECL|GPIO_OUTCLR_PIN7_Clear|macro|GPIO_OUTCLR_PIN7_Clear
DECL|GPIO_OUTCLR_PIN7_High|macro|GPIO_OUTCLR_PIN7_High
DECL|GPIO_OUTCLR_PIN7_Low|macro|GPIO_OUTCLR_PIN7_Low
DECL|GPIO_OUTCLR_PIN7_Msk|macro|GPIO_OUTCLR_PIN7_Msk
DECL|GPIO_OUTCLR_PIN7_Pos|macro|GPIO_OUTCLR_PIN7_Pos
DECL|GPIO_OUTCLR_PIN8_Clear|macro|GPIO_OUTCLR_PIN8_Clear
DECL|GPIO_OUTCLR_PIN8_High|macro|GPIO_OUTCLR_PIN8_High
DECL|GPIO_OUTCLR_PIN8_Low|macro|GPIO_OUTCLR_PIN8_Low
DECL|GPIO_OUTCLR_PIN8_Msk|macro|GPIO_OUTCLR_PIN8_Msk
DECL|GPIO_OUTCLR_PIN8_Pos|macro|GPIO_OUTCLR_PIN8_Pos
DECL|GPIO_OUTCLR_PIN9_Clear|macro|GPIO_OUTCLR_PIN9_Clear
DECL|GPIO_OUTCLR_PIN9_High|macro|GPIO_OUTCLR_PIN9_High
DECL|GPIO_OUTCLR_PIN9_Low|macro|GPIO_OUTCLR_PIN9_Low
DECL|GPIO_OUTCLR_PIN9_Msk|macro|GPIO_OUTCLR_PIN9_Msk
DECL|GPIO_OUTCLR_PIN9_Pos|macro|GPIO_OUTCLR_PIN9_Pos
DECL|GPIO_OUTSET_PIN0_High|macro|GPIO_OUTSET_PIN0_High
DECL|GPIO_OUTSET_PIN0_Low|macro|GPIO_OUTSET_PIN0_Low
DECL|GPIO_OUTSET_PIN0_Msk|macro|GPIO_OUTSET_PIN0_Msk
DECL|GPIO_OUTSET_PIN0_Pos|macro|GPIO_OUTSET_PIN0_Pos
DECL|GPIO_OUTSET_PIN0_Set|macro|GPIO_OUTSET_PIN0_Set
DECL|GPIO_OUTSET_PIN10_High|macro|GPIO_OUTSET_PIN10_High
DECL|GPIO_OUTSET_PIN10_Low|macro|GPIO_OUTSET_PIN10_Low
DECL|GPIO_OUTSET_PIN10_Msk|macro|GPIO_OUTSET_PIN10_Msk
DECL|GPIO_OUTSET_PIN10_Pos|macro|GPIO_OUTSET_PIN10_Pos
DECL|GPIO_OUTSET_PIN10_Set|macro|GPIO_OUTSET_PIN10_Set
DECL|GPIO_OUTSET_PIN11_High|macro|GPIO_OUTSET_PIN11_High
DECL|GPIO_OUTSET_PIN11_Low|macro|GPIO_OUTSET_PIN11_Low
DECL|GPIO_OUTSET_PIN11_Msk|macro|GPIO_OUTSET_PIN11_Msk
DECL|GPIO_OUTSET_PIN11_Pos|macro|GPIO_OUTSET_PIN11_Pos
DECL|GPIO_OUTSET_PIN11_Set|macro|GPIO_OUTSET_PIN11_Set
DECL|GPIO_OUTSET_PIN12_High|macro|GPIO_OUTSET_PIN12_High
DECL|GPIO_OUTSET_PIN12_Low|macro|GPIO_OUTSET_PIN12_Low
DECL|GPIO_OUTSET_PIN12_Msk|macro|GPIO_OUTSET_PIN12_Msk
DECL|GPIO_OUTSET_PIN12_Pos|macro|GPIO_OUTSET_PIN12_Pos
DECL|GPIO_OUTSET_PIN12_Set|macro|GPIO_OUTSET_PIN12_Set
DECL|GPIO_OUTSET_PIN13_High|macro|GPIO_OUTSET_PIN13_High
DECL|GPIO_OUTSET_PIN13_Low|macro|GPIO_OUTSET_PIN13_Low
DECL|GPIO_OUTSET_PIN13_Msk|macro|GPIO_OUTSET_PIN13_Msk
DECL|GPIO_OUTSET_PIN13_Pos|macro|GPIO_OUTSET_PIN13_Pos
DECL|GPIO_OUTSET_PIN13_Set|macro|GPIO_OUTSET_PIN13_Set
DECL|GPIO_OUTSET_PIN14_High|macro|GPIO_OUTSET_PIN14_High
DECL|GPIO_OUTSET_PIN14_Low|macro|GPIO_OUTSET_PIN14_Low
DECL|GPIO_OUTSET_PIN14_Msk|macro|GPIO_OUTSET_PIN14_Msk
DECL|GPIO_OUTSET_PIN14_Pos|macro|GPIO_OUTSET_PIN14_Pos
DECL|GPIO_OUTSET_PIN14_Set|macro|GPIO_OUTSET_PIN14_Set
DECL|GPIO_OUTSET_PIN15_High|macro|GPIO_OUTSET_PIN15_High
DECL|GPIO_OUTSET_PIN15_Low|macro|GPIO_OUTSET_PIN15_Low
DECL|GPIO_OUTSET_PIN15_Msk|macro|GPIO_OUTSET_PIN15_Msk
DECL|GPIO_OUTSET_PIN15_Pos|macro|GPIO_OUTSET_PIN15_Pos
DECL|GPIO_OUTSET_PIN15_Set|macro|GPIO_OUTSET_PIN15_Set
DECL|GPIO_OUTSET_PIN16_High|macro|GPIO_OUTSET_PIN16_High
DECL|GPIO_OUTSET_PIN16_Low|macro|GPIO_OUTSET_PIN16_Low
DECL|GPIO_OUTSET_PIN16_Msk|macro|GPIO_OUTSET_PIN16_Msk
DECL|GPIO_OUTSET_PIN16_Pos|macro|GPIO_OUTSET_PIN16_Pos
DECL|GPIO_OUTSET_PIN16_Set|macro|GPIO_OUTSET_PIN16_Set
DECL|GPIO_OUTSET_PIN17_High|macro|GPIO_OUTSET_PIN17_High
DECL|GPIO_OUTSET_PIN17_Low|macro|GPIO_OUTSET_PIN17_Low
DECL|GPIO_OUTSET_PIN17_Msk|macro|GPIO_OUTSET_PIN17_Msk
DECL|GPIO_OUTSET_PIN17_Pos|macro|GPIO_OUTSET_PIN17_Pos
DECL|GPIO_OUTSET_PIN17_Set|macro|GPIO_OUTSET_PIN17_Set
DECL|GPIO_OUTSET_PIN18_High|macro|GPIO_OUTSET_PIN18_High
DECL|GPIO_OUTSET_PIN18_Low|macro|GPIO_OUTSET_PIN18_Low
DECL|GPIO_OUTSET_PIN18_Msk|macro|GPIO_OUTSET_PIN18_Msk
DECL|GPIO_OUTSET_PIN18_Pos|macro|GPIO_OUTSET_PIN18_Pos
DECL|GPIO_OUTSET_PIN18_Set|macro|GPIO_OUTSET_PIN18_Set
DECL|GPIO_OUTSET_PIN19_High|macro|GPIO_OUTSET_PIN19_High
DECL|GPIO_OUTSET_PIN19_Low|macro|GPIO_OUTSET_PIN19_Low
DECL|GPIO_OUTSET_PIN19_Msk|macro|GPIO_OUTSET_PIN19_Msk
DECL|GPIO_OUTSET_PIN19_Pos|macro|GPIO_OUTSET_PIN19_Pos
DECL|GPIO_OUTSET_PIN19_Set|macro|GPIO_OUTSET_PIN19_Set
DECL|GPIO_OUTSET_PIN1_High|macro|GPIO_OUTSET_PIN1_High
DECL|GPIO_OUTSET_PIN1_Low|macro|GPIO_OUTSET_PIN1_Low
DECL|GPIO_OUTSET_PIN1_Msk|macro|GPIO_OUTSET_PIN1_Msk
DECL|GPIO_OUTSET_PIN1_Pos|macro|GPIO_OUTSET_PIN1_Pos
DECL|GPIO_OUTSET_PIN1_Set|macro|GPIO_OUTSET_PIN1_Set
DECL|GPIO_OUTSET_PIN20_High|macro|GPIO_OUTSET_PIN20_High
DECL|GPIO_OUTSET_PIN20_Low|macro|GPIO_OUTSET_PIN20_Low
DECL|GPIO_OUTSET_PIN20_Msk|macro|GPIO_OUTSET_PIN20_Msk
DECL|GPIO_OUTSET_PIN20_Pos|macro|GPIO_OUTSET_PIN20_Pos
DECL|GPIO_OUTSET_PIN20_Set|macro|GPIO_OUTSET_PIN20_Set
DECL|GPIO_OUTSET_PIN21_High|macro|GPIO_OUTSET_PIN21_High
DECL|GPIO_OUTSET_PIN21_Low|macro|GPIO_OUTSET_PIN21_Low
DECL|GPIO_OUTSET_PIN21_Msk|macro|GPIO_OUTSET_PIN21_Msk
DECL|GPIO_OUTSET_PIN21_Pos|macro|GPIO_OUTSET_PIN21_Pos
DECL|GPIO_OUTSET_PIN21_Set|macro|GPIO_OUTSET_PIN21_Set
DECL|GPIO_OUTSET_PIN22_High|macro|GPIO_OUTSET_PIN22_High
DECL|GPIO_OUTSET_PIN22_Low|macro|GPIO_OUTSET_PIN22_Low
DECL|GPIO_OUTSET_PIN22_Msk|macro|GPIO_OUTSET_PIN22_Msk
DECL|GPIO_OUTSET_PIN22_Pos|macro|GPIO_OUTSET_PIN22_Pos
DECL|GPIO_OUTSET_PIN22_Set|macro|GPIO_OUTSET_PIN22_Set
DECL|GPIO_OUTSET_PIN23_High|macro|GPIO_OUTSET_PIN23_High
DECL|GPIO_OUTSET_PIN23_Low|macro|GPIO_OUTSET_PIN23_Low
DECL|GPIO_OUTSET_PIN23_Msk|macro|GPIO_OUTSET_PIN23_Msk
DECL|GPIO_OUTSET_PIN23_Pos|macro|GPIO_OUTSET_PIN23_Pos
DECL|GPIO_OUTSET_PIN23_Set|macro|GPIO_OUTSET_PIN23_Set
DECL|GPIO_OUTSET_PIN24_High|macro|GPIO_OUTSET_PIN24_High
DECL|GPIO_OUTSET_PIN24_Low|macro|GPIO_OUTSET_PIN24_Low
DECL|GPIO_OUTSET_PIN24_Msk|macro|GPIO_OUTSET_PIN24_Msk
DECL|GPIO_OUTSET_PIN24_Pos|macro|GPIO_OUTSET_PIN24_Pos
DECL|GPIO_OUTSET_PIN24_Set|macro|GPIO_OUTSET_PIN24_Set
DECL|GPIO_OUTSET_PIN25_High|macro|GPIO_OUTSET_PIN25_High
DECL|GPIO_OUTSET_PIN25_Low|macro|GPIO_OUTSET_PIN25_Low
DECL|GPIO_OUTSET_PIN25_Msk|macro|GPIO_OUTSET_PIN25_Msk
DECL|GPIO_OUTSET_PIN25_Pos|macro|GPIO_OUTSET_PIN25_Pos
DECL|GPIO_OUTSET_PIN25_Set|macro|GPIO_OUTSET_PIN25_Set
DECL|GPIO_OUTSET_PIN26_High|macro|GPIO_OUTSET_PIN26_High
DECL|GPIO_OUTSET_PIN26_Low|macro|GPIO_OUTSET_PIN26_Low
DECL|GPIO_OUTSET_PIN26_Msk|macro|GPIO_OUTSET_PIN26_Msk
DECL|GPIO_OUTSET_PIN26_Pos|macro|GPIO_OUTSET_PIN26_Pos
DECL|GPIO_OUTSET_PIN26_Set|macro|GPIO_OUTSET_PIN26_Set
DECL|GPIO_OUTSET_PIN27_High|macro|GPIO_OUTSET_PIN27_High
DECL|GPIO_OUTSET_PIN27_Low|macro|GPIO_OUTSET_PIN27_Low
DECL|GPIO_OUTSET_PIN27_Msk|macro|GPIO_OUTSET_PIN27_Msk
DECL|GPIO_OUTSET_PIN27_Pos|macro|GPIO_OUTSET_PIN27_Pos
DECL|GPIO_OUTSET_PIN27_Set|macro|GPIO_OUTSET_PIN27_Set
DECL|GPIO_OUTSET_PIN28_High|macro|GPIO_OUTSET_PIN28_High
DECL|GPIO_OUTSET_PIN28_Low|macro|GPIO_OUTSET_PIN28_Low
DECL|GPIO_OUTSET_PIN28_Msk|macro|GPIO_OUTSET_PIN28_Msk
DECL|GPIO_OUTSET_PIN28_Pos|macro|GPIO_OUTSET_PIN28_Pos
DECL|GPIO_OUTSET_PIN28_Set|macro|GPIO_OUTSET_PIN28_Set
DECL|GPIO_OUTSET_PIN29_High|macro|GPIO_OUTSET_PIN29_High
DECL|GPIO_OUTSET_PIN29_Low|macro|GPIO_OUTSET_PIN29_Low
DECL|GPIO_OUTSET_PIN29_Msk|macro|GPIO_OUTSET_PIN29_Msk
DECL|GPIO_OUTSET_PIN29_Pos|macro|GPIO_OUTSET_PIN29_Pos
DECL|GPIO_OUTSET_PIN29_Set|macro|GPIO_OUTSET_PIN29_Set
DECL|GPIO_OUTSET_PIN2_High|macro|GPIO_OUTSET_PIN2_High
DECL|GPIO_OUTSET_PIN2_Low|macro|GPIO_OUTSET_PIN2_Low
DECL|GPIO_OUTSET_PIN2_Msk|macro|GPIO_OUTSET_PIN2_Msk
DECL|GPIO_OUTSET_PIN2_Pos|macro|GPIO_OUTSET_PIN2_Pos
DECL|GPIO_OUTSET_PIN2_Set|macro|GPIO_OUTSET_PIN2_Set
DECL|GPIO_OUTSET_PIN30_High|macro|GPIO_OUTSET_PIN30_High
DECL|GPIO_OUTSET_PIN30_Low|macro|GPIO_OUTSET_PIN30_Low
DECL|GPIO_OUTSET_PIN30_Msk|macro|GPIO_OUTSET_PIN30_Msk
DECL|GPIO_OUTSET_PIN30_Pos|macro|GPIO_OUTSET_PIN30_Pos
DECL|GPIO_OUTSET_PIN30_Set|macro|GPIO_OUTSET_PIN30_Set
DECL|GPIO_OUTSET_PIN31_High|macro|GPIO_OUTSET_PIN31_High
DECL|GPIO_OUTSET_PIN31_Low|macro|GPIO_OUTSET_PIN31_Low
DECL|GPIO_OUTSET_PIN31_Msk|macro|GPIO_OUTSET_PIN31_Msk
DECL|GPIO_OUTSET_PIN31_Pos|macro|GPIO_OUTSET_PIN31_Pos
DECL|GPIO_OUTSET_PIN31_Set|macro|GPIO_OUTSET_PIN31_Set
DECL|GPIO_OUTSET_PIN3_High|macro|GPIO_OUTSET_PIN3_High
DECL|GPIO_OUTSET_PIN3_Low|macro|GPIO_OUTSET_PIN3_Low
DECL|GPIO_OUTSET_PIN3_Msk|macro|GPIO_OUTSET_PIN3_Msk
DECL|GPIO_OUTSET_PIN3_Pos|macro|GPIO_OUTSET_PIN3_Pos
DECL|GPIO_OUTSET_PIN3_Set|macro|GPIO_OUTSET_PIN3_Set
DECL|GPIO_OUTSET_PIN4_High|macro|GPIO_OUTSET_PIN4_High
DECL|GPIO_OUTSET_PIN4_Low|macro|GPIO_OUTSET_PIN4_Low
DECL|GPIO_OUTSET_PIN4_Msk|macro|GPIO_OUTSET_PIN4_Msk
DECL|GPIO_OUTSET_PIN4_Pos|macro|GPIO_OUTSET_PIN4_Pos
DECL|GPIO_OUTSET_PIN4_Set|macro|GPIO_OUTSET_PIN4_Set
DECL|GPIO_OUTSET_PIN5_High|macro|GPIO_OUTSET_PIN5_High
DECL|GPIO_OUTSET_PIN5_Low|macro|GPIO_OUTSET_PIN5_Low
DECL|GPIO_OUTSET_PIN5_Msk|macro|GPIO_OUTSET_PIN5_Msk
DECL|GPIO_OUTSET_PIN5_Pos|macro|GPIO_OUTSET_PIN5_Pos
DECL|GPIO_OUTSET_PIN5_Set|macro|GPIO_OUTSET_PIN5_Set
DECL|GPIO_OUTSET_PIN6_High|macro|GPIO_OUTSET_PIN6_High
DECL|GPIO_OUTSET_PIN6_Low|macro|GPIO_OUTSET_PIN6_Low
DECL|GPIO_OUTSET_PIN6_Msk|macro|GPIO_OUTSET_PIN6_Msk
DECL|GPIO_OUTSET_PIN6_Pos|macro|GPIO_OUTSET_PIN6_Pos
DECL|GPIO_OUTSET_PIN6_Set|macro|GPIO_OUTSET_PIN6_Set
DECL|GPIO_OUTSET_PIN7_High|macro|GPIO_OUTSET_PIN7_High
DECL|GPIO_OUTSET_PIN7_Low|macro|GPIO_OUTSET_PIN7_Low
DECL|GPIO_OUTSET_PIN7_Msk|macro|GPIO_OUTSET_PIN7_Msk
DECL|GPIO_OUTSET_PIN7_Pos|macro|GPIO_OUTSET_PIN7_Pos
DECL|GPIO_OUTSET_PIN7_Set|macro|GPIO_OUTSET_PIN7_Set
DECL|GPIO_OUTSET_PIN8_High|macro|GPIO_OUTSET_PIN8_High
DECL|GPIO_OUTSET_PIN8_Low|macro|GPIO_OUTSET_PIN8_Low
DECL|GPIO_OUTSET_PIN8_Msk|macro|GPIO_OUTSET_PIN8_Msk
DECL|GPIO_OUTSET_PIN8_Pos|macro|GPIO_OUTSET_PIN8_Pos
DECL|GPIO_OUTSET_PIN8_Set|macro|GPIO_OUTSET_PIN8_Set
DECL|GPIO_OUTSET_PIN9_High|macro|GPIO_OUTSET_PIN9_High
DECL|GPIO_OUTSET_PIN9_Low|macro|GPIO_OUTSET_PIN9_Low
DECL|GPIO_OUTSET_PIN9_Msk|macro|GPIO_OUTSET_PIN9_Msk
DECL|GPIO_OUTSET_PIN9_Pos|macro|GPIO_OUTSET_PIN9_Pos
DECL|GPIO_OUTSET_PIN9_Set|macro|GPIO_OUTSET_PIN9_Set
DECL|GPIO_OUT_PIN0_High|macro|GPIO_OUT_PIN0_High
DECL|GPIO_OUT_PIN0_Low|macro|GPIO_OUT_PIN0_Low
DECL|GPIO_OUT_PIN0_Msk|macro|GPIO_OUT_PIN0_Msk
DECL|GPIO_OUT_PIN0_Pos|macro|GPIO_OUT_PIN0_Pos
DECL|GPIO_OUT_PIN10_High|macro|GPIO_OUT_PIN10_High
DECL|GPIO_OUT_PIN10_Low|macro|GPIO_OUT_PIN10_Low
DECL|GPIO_OUT_PIN10_Msk|macro|GPIO_OUT_PIN10_Msk
DECL|GPIO_OUT_PIN10_Pos|macro|GPIO_OUT_PIN10_Pos
DECL|GPIO_OUT_PIN11_High|macro|GPIO_OUT_PIN11_High
DECL|GPIO_OUT_PIN11_Low|macro|GPIO_OUT_PIN11_Low
DECL|GPIO_OUT_PIN11_Msk|macro|GPIO_OUT_PIN11_Msk
DECL|GPIO_OUT_PIN11_Pos|macro|GPIO_OUT_PIN11_Pos
DECL|GPIO_OUT_PIN12_High|macro|GPIO_OUT_PIN12_High
DECL|GPIO_OUT_PIN12_Low|macro|GPIO_OUT_PIN12_Low
DECL|GPIO_OUT_PIN12_Msk|macro|GPIO_OUT_PIN12_Msk
DECL|GPIO_OUT_PIN12_Pos|macro|GPIO_OUT_PIN12_Pos
DECL|GPIO_OUT_PIN13_High|macro|GPIO_OUT_PIN13_High
DECL|GPIO_OUT_PIN13_Low|macro|GPIO_OUT_PIN13_Low
DECL|GPIO_OUT_PIN13_Msk|macro|GPIO_OUT_PIN13_Msk
DECL|GPIO_OUT_PIN13_Pos|macro|GPIO_OUT_PIN13_Pos
DECL|GPIO_OUT_PIN14_High|macro|GPIO_OUT_PIN14_High
DECL|GPIO_OUT_PIN14_Low|macro|GPIO_OUT_PIN14_Low
DECL|GPIO_OUT_PIN14_Msk|macro|GPIO_OUT_PIN14_Msk
DECL|GPIO_OUT_PIN14_Pos|macro|GPIO_OUT_PIN14_Pos
DECL|GPIO_OUT_PIN15_High|macro|GPIO_OUT_PIN15_High
DECL|GPIO_OUT_PIN15_Low|macro|GPIO_OUT_PIN15_Low
DECL|GPIO_OUT_PIN15_Msk|macro|GPIO_OUT_PIN15_Msk
DECL|GPIO_OUT_PIN15_Pos|macro|GPIO_OUT_PIN15_Pos
DECL|GPIO_OUT_PIN16_High|macro|GPIO_OUT_PIN16_High
DECL|GPIO_OUT_PIN16_Low|macro|GPIO_OUT_PIN16_Low
DECL|GPIO_OUT_PIN16_Msk|macro|GPIO_OUT_PIN16_Msk
DECL|GPIO_OUT_PIN16_Pos|macro|GPIO_OUT_PIN16_Pos
DECL|GPIO_OUT_PIN17_High|macro|GPIO_OUT_PIN17_High
DECL|GPIO_OUT_PIN17_Low|macro|GPIO_OUT_PIN17_Low
DECL|GPIO_OUT_PIN17_Msk|macro|GPIO_OUT_PIN17_Msk
DECL|GPIO_OUT_PIN17_Pos|macro|GPIO_OUT_PIN17_Pos
DECL|GPIO_OUT_PIN18_High|macro|GPIO_OUT_PIN18_High
DECL|GPIO_OUT_PIN18_Low|macro|GPIO_OUT_PIN18_Low
DECL|GPIO_OUT_PIN18_Msk|macro|GPIO_OUT_PIN18_Msk
DECL|GPIO_OUT_PIN18_Pos|macro|GPIO_OUT_PIN18_Pos
DECL|GPIO_OUT_PIN19_High|macro|GPIO_OUT_PIN19_High
DECL|GPIO_OUT_PIN19_Low|macro|GPIO_OUT_PIN19_Low
DECL|GPIO_OUT_PIN19_Msk|macro|GPIO_OUT_PIN19_Msk
DECL|GPIO_OUT_PIN19_Pos|macro|GPIO_OUT_PIN19_Pos
DECL|GPIO_OUT_PIN1_High|macro|GPIO_OUT_PIN1_High
DECL|GPIO_OUT_PIN1_Low|macro|GPIO_OUT_PIN1_Low
DECL|GPIO_OUT_PIN1_Msk|macro|GPIO_OUT_PIN1_Msk
DECL|GPIO_OUT_PIN1_Pos|macro|GPIO_OUT_PIN1_Pos
DECL|GPIO_OUT_PIN20_High|macro|GPIO_OUT_PIN20_High
DECL|GPIO_OUT_PIN20_Low|macro|GPIO_OUT_PIN20_Low
DECL|GPIO_OUT_PIN20_Msk|macro|GPIO_OUT_PIN20_Msk
DECL|GPIO_OUT_PIN20_Pos|macro|GPIO_OUT_PIN20_Pos
DECL|GPIO_OUT_PIN21_High|macro|GPIO_OUT_PIN21_High
DECL|GPIO_OUT_PIN21_Low|macro|GPIO_OUT_PIN21_Low
DECL|GPIO_OUT_PIN21_Msk|macro|GPIO_OUT_PIN21_Msk
DECL|GPIO_OUT_PIN21_Pos|macro|GPIO_OUT_PIN21_Pos
DECL|GPIO_OUT_PIN22_High|macro|GPIO_OUT_PIN22_High
DECL|GPIO_OUT_PIN22_Low|macro|GPIO_OUT_PIN22_Low
DECL|GPIO_OUT_PIN22_Msk|macro|GPIO_OUT_PIN22_Msk
DECL|GPIO_OUT_PIN22_Pos|macro|GPIO_OUT_PIN22_Pos
DECL|GPIO_OUT_PIN23_High|macro|GPIO_OUT_PIN23_High
DECL|GPIO_OUT_PIN23_Low|macro|GPIO_OUT_PIN23_Low
DECL|GPIO_OUT_PIN23_Msk|macro|GPIO_OUT_PIN23_Msk
DECL|GPIO_OUT_PIN23_Pos|macro|GPIO_OUT_PIN23_Pos
DECL|GPIO_OUT_PIN24_High|macro|GPIO_OUT_PIN24_High
DECL|GPIO_OUT_PIN24_Low|macro|GPIO_OUT_PIN24_Low
DECL|GPIO_OUT_PIN24_Msk|macro|GPIO_OUT_PIN24_Msk
DECL|GPIO_OUT_PIN24_Pos|macro|GPIO_OUT_PIN24_Pos
DECL|GPIO_OUT_PIN25_High|macro|GPIO_OUT_PIN25_High
DECL|GPIO_OUT_PIN25_Low|macro|GPIO_OUT_PIN25_Low
DECL|GPIO_OUT_PIN25_Msk|macro|GPIO_OUT_PIN25_Msk
DECL|GPIO_OUT_PIN25_Pos|macro|GPIO_OUT_PIN25_Pos
DECL|GPIO_OUT_PIN26_High|macro|GPIO_OUT_PIN26_High
DECL|GPIO_OUT_PIN26_Low|macro|GPIO_OUT_PIN26_Low
DECL|GPIO_OUT_PIN26_Msk|macro|GPIO_OUT_PIN26_Msk
DECL|GPIO_OUT_PIN26_Pos|macro|GPIO_OUT_PIN26_Pos
DECL|GPIO_OUT_PIN27_High|macro|GPIO_OUT_PIN27_High
DECL|GPIO_OUT_PIN27_Low|macro|GPIO_OUT_PIN27_Low
DECL|GPIO_OUT_PIN27_Msk|macro|GPIO_OUT_PIN27_Msk
DECL|GPIO_OUT_PIN27_Pos|macro|GPIO_OUT_PIN27_Pos
DECL|GPIO_OUT_PIN28_High|macro|GPIO_OUT_PIN28_High
DECL|GPIO_OUT_PIN28_Low|macro|GPIO_OUT_PIN28_Low
DECL|GPIO_OUT_PIN28_Msk|macro|GPIO_OUT_PIN28_Msk
DECL|GPIO_OUT_PIN28_Pos|macro|GPIO_OUT_PIN28_Pos
DECL|GPIO_OUT_PIN29_High|macro|GPIO_OUT_PIN29_High
DECL|GPIO_OUT_PIN29_Low|macro|GPIO_OUT_PIN29_Low
DECL|GPIO_OUT_PIN29_Msk|macro|GPIO_OUT_PIN29_Msk
DECL|GPIO_OUT_PIN29_Pos|macro|GPIO_OUT_PIN29_Pos
DECL|GPIO_OUT_PIN2_High|macro|GPIO_OUT_PIN2_High
DECL|GPIO_OUT_PIN2_Low|macro|GPIO_OUT_PIN2_Low
DECL|GPIO_OUT_PIN2_Msk|macro|GPIO_OUT_PIN2_Msk
DECL|GPIO_OUT_PIN2_Pos|macro|GPIO_OUT_PIN2_Pos
DECL|GPIO_OUT_PIN30_High|macro|GPIO_OUT_PIN30_High
DECL|GPIO_OUT_PIN30_Low|macro|GPIO_OUT_PIN30_Low
DECL|GPIO_OUT_PIN30_Msk|macro|GPIO_OUT_PIN30_Msk
DECL|GPIO_OUT_PIN30_Pos|macro|GPIO_OUT_PIN30_Pos
DECL|GPIO_OUT_PIN31_High|macro|GPIO_OUT_PIN31_High
DECL|GPIO_OUT_PIN31_Low|macro|GPIO_OUT_PIN31_Low
DECL|GPIO_OUT_PIN31_Msk|macro|GPIO_OUT_PIN31_Msk
DECL|GPIO_OUT_PIN31_Pos|macro|GPIO_OUT_PIN31_Pos
DECL|GPIO_OUT_PIN3_High|macro|GPIO_OUT_PIN3_High
DECL|GPIO_OUT_PIN3_Low|macro|GPIO_OUT_PIN3_Low
DECL|GPIO_OUT_PIN3_Msk|macro|GPIO_OUT_PIN3_Msk
DECL|GPIO_OUT_PIN3_Pos|macro|GPIO_OUT_PIN3_Pos
DECL|GPIO_OUT_PIN4_High|macro|GPIO_OUT_PIN4_High
DECL|GPIO_OUT_PIN4_Low|macro|GPIO_OUT_PIN4_Low
DECL|GPIO_OUT_PIN4_Msk|macro|GPIO_OUT_PIN4_Msk
DECL|GPIO_OUT_PIN4_Pos|macro|GPIO_OUT_PIN4_Pos
DECL|GPIO_OUT_PIN5_High|macro|GPIO_OUT_PIN5_High
DECL|GPIO_OUT_PIN5_Low|macro|GPIO_OUT_PIN5_Low
DECL|GPIO_OUT_PIN5_Msk|macro|GPIO_OUT_PIN5_Msk
DECL|GPIO_OUT_PIN5_Pos|macro|GPIO_OUT_PIN5_Pos
DECL|GPIO_OUT_PIN6_High|macro|GPIO_OUT_PIN6_High
DECL|GPIO_OUT_PIN6_Low|macro|GPIO_OUT_PIN6_Low
DECL|GPIO_OUT_PIN6_Msk|macro|GPIO_OUT_PIN6_Msk
DECL|GPIO_OUT_PIN6_Pos|macro|GPIO_OUT_PIN6_Pos
DECL|GPIO_OUT_PIN7_High|macro|GPIO_OUT_PIN7_High
DECL|GPIO_OUT_PIN7_Low|macro|GPIO_OUT_PIN7_Low
DECL|GPIO_OUT_PIN7_Msk|macro|GPIO_OUT_PIN7_Msk
DECL|GPIO_OUT_PIN7_Pos|macro|GPIO_OUT_PIN7_Pos
DECL|GPIO_OUT_PIN8_High|macro|GPIO_OUT_PIN8_High
DECL|GPIO_OUT_PIN8_Low|macro|GPIO_OUT_PIN8_Low
DECL|GPIO_OUT_PIN8_Msk|macro|GPIO_OUT_PIN8_Msk
DECL|GPIO_OUT_PIN8_Pos|macro|GPIO_OUT_PIN8_Pos
DECL|GPIO_OUT_PIN9_High|macro|GPIO_OUT_PIN9_High
DECL|GPIO_OUT_PIN9_Low|macro|GPIO_OUT_PIN9_Low
DECL|GPIO_OUT_PIN9_Msk|macro|GPIO_OUT_PIN9_Msk
DECL|GPIO_OUT_PIN9_Pos|macro|GPIO_OUT_PIN9_Pos
DECL|GPIO_PIN_CNF_DIR_Input|macro|GPIO_PIN_CNF_DIR_Input
DECL|GPIO_PIN_CNF_DIR_Msk|macro|GPIO_PIN_CNF_DIR_Msk
DECL|GPIO_PIN_CNF_DIR_Output|macro|GPIO_PIN_CNF_DIR_Output
DECL|GPIO_PIN_CNF_DIR_Pos|macro|GPIO_PIN_CNF_DIR_Pos
DECL|GPIO_PIN_CNF_DRIVE_D0H1|macro|GPIO_PIN_CNF_DRIVE_D0H1
DECL|GPIO_PIN_CNF_DRIVE_D0S1|macro|GPIO_PIN_CNF_DRIVE_D0S1
DECL|GPIO_PIN_CNF_DRIVE_H0D1|macro|GPIO_PIN_CNF_DRIVE_H0D1
DECL|GPIO_PIN_CNF_DRIVE_H0H1|macro|GPIO_PIN_CNF_DRIVE_H0H1
DECL|GPIO_PIN_CNF_DRIVE_H0S1|macro|GPIO_PIN_CNF_DRIVE_H0S1
DECL|GPIO_PIN_CNF_DRIVE_Msk|macro|GPIO_PIN_CNF_DRIVE_Msk
DECL|GPIO_PIN_CNF_DRIVE_Pos|macro|GPIO_PIN_CNF_DRIVE_Pos
DECL|GPIO_PIN_CNF_DRIVE_S0D1|macro|GPIO_PIN_CNF_DRIVE_S0D1
DECL|GPIO_PIN_CNF_DRIVE_S0H1|macro|GPIO_PIN_CNF_DRIVE_S0H1
DECL|GPIO_PIN_CNF_DRIVE_S0S1|macro|GPIO_PIN_CNF_DRIVE_S0S1
DECL|GPIO_PIN_CNF_INPUT_Connect|macro|GPIO_PIN_CNF_INPUT_Connect
DECL|GPIO_PIN_CNF_INPUT_Disconnect|macro|GPIO_PIN_CNF_INPUT_Disconnect
DECL|GPIO_PIN_CNF_INPUT_Msk|macro|GPIO_PIN_CNF_INPUT_Msk
DECL|GPIO_PIN_CNF_INPUT_Pos|macro|GPIO_PIN_CNF_INPUT_Pos
DECL|GPIO_PIN_CNF_PULL_Disabled|macro|GPIO_PIN_CNF_PULL_Disabled
DECL|GPIO_PIN_CNF_PULL_Msk|macro|GPIO_PIN_CNF_PULL_Msk
DECL|GPIO_PIN_CNF_PULL_Pos|macro|GPIO_PIN_CNF_PULL_Pos
DECL|GPIO_PIN_CNF_PULL_Pulldown|macro|GPIO_PIN_CNF_PULL_Pulldown
DECL|GPIO_PIN_CNF_PULL_Pullup|macro|GPIO_PIN_CNF_PULL_Pullup
DECL|GPIO_PIN_CNF_SENSE_Disabled|macro|GPIO_PIN_CNF_SENSE_Disabled
DECL|GPIO_PIN_CNF_SENSE_High|macro|GPIO_PIN_CNF_SENSE_High
DECL|GPIO_PIN_CNF_SENSE_Low|macro|GPIO_PIN_CNF_SENSE_Low
DECL|GPIO_PIN_CNF_SENSE_Msk|macro|GPIO_PIN_CNF_SENSE_Msk
DECL|GPIO_PIN_CNF_SENSE_Pos|macro|GPIO_PIN_CNF_SENSE_Pos
DECL|I2S_CONFIG_ALIGN_ALIGN_Left|macro|I2S_CONFIG_ALIGN_ALIGN_Left
DECL|I2S_CONFIG_ALIGN_ALIGN_Msk|macro|I2S_CONFIG_ALIGN_ALIGN_Msk
DECL|I2S_CONFIG_ALIGN_ALIGN_Pos|macro|I2S_CONFIG_ALIGN_ALIGN_Pos
DECL|I2S_CONFIG_ALIGN_ALIGN_Right|macro|I2S_CONFIG_ALIGN_ALIGN_Right
DECL|I2S_CONFIG_CHANNELS_CHANNELS_Left|macro|I2S_CONFIG_CHANNELS_CHANNELS_Left
DECL|I2S_CONFIG_CHANNELS_CHANNELS_Msk|macro|I2S_CONFIG_CHANNELS_CHANNELS_Msk
DECL|I2S_CONFIG_CHANNELS_CHANNELS_Pos|macro|I2S_CONFIG_CHANNELS_CHANNELS_Pos
DECL|I2S_CONFIG_CHANNELS_CHANNELS_Right|macro|I2S_CONFIG_CHANNELS_CHANNELS_Right
DECL|I2S_CONFIG_CHANNELS_CHANNELS_Stereo|macro|I2S_CONFIG_CHANNELS_CHANNELS_Stereo
DECL|I2S_CONFIG_FORMAT_FORMAT_Aligned|macro|I2S_CONFIG_FORMAT_FORMAT_Aligned
DECL|I2S_CONFIG_FORMAT_FORMAT_I2S|macro|I2S_CONFIG_FORMAT_FORMAT_I2S
DECL|I2S_CONFIG_FORMAT_FORMAT_Msk|macro|I2S_CONFIG_FORMAT_FORMAT_Msk
DECL|I2S_CONFIG_FORMAT_FORMAT_Pos|macro|I2S_CONFIG_FORMAT_FORMAT_Pos
DECL|I2S_CONFIG_MCKEN_MCKEN_Disabled|macro|I2S_CONFIG_MCKEN_MCKEN_Disabled
DECL|I2S_CONFIG_MCKEN_MCKEN_Enabled|macro|I2S_CONFIG_MCKEN_MCKEN_Enabled
DECL|I2S_CONFIG_MCKEN_MCKEN_Msk|macro|I2S_CONFIG_MCKEN_MCKEN_Msk
DECL|I2S_CONFIG_MCKEN_MCKEN_Pos|macro|I2S_CONFIG_MCKEN_MCKEN_Pos
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_Msk|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_Msk
DECL|I2S_CONFIG_MCKFREQ_MCKFREQ_Pos|macro|I2S_CONFIG_MCKFREQ_MCKFREQ_Pos
DECL|I2S_CONFIG_MODE_MODE_Master|macro|I2S_CONFIG_MODE_MODE_Master
DECL|I2S_CONFIG_MODE_MODE_Msk|macro|I2S_CONFIG_MODE_MODE_Msk
DECL|I2S_CONFIG_MODE_MODE_Pos|macro|I2S_CONFIG_MODE_MODE_Pos
DECL|I2S_CONFIG_MODE_MODE_Slave|macro|I2S_CONFIG_MODE_MODE_Slave
DECL|I2S_CONFIG_RATIO_RATIO_128X|macro|I2S_CONFIG_RATIO_RATIO_128X
DECL|I2S_CONFIG_RATIO_RATIO_192X|macro|I2S_CONFIG_RATIO_RATIO_192X
DECL|I2S_CONFIG_RATIO_RATIO_256X|macro|I2S_CONFIG_RATIO_RATIO_256X
DECL|I2S_CONFIG_RATIO_RATIO_32X|macro|I2S_CONFIG_RATIO_RATIO_32X
DECL|I2S_CONFIG_RATIO_RATIO_384X|macro|I2S_CONFIG_RATIO_RATIO_384X
DECL|I2S_CONFIG_RATIO_RATIO_48X|macro|I2S_CONFIG_RATIO_RATIO_48X
DECL|I2S_CONFIG_RATIO_RATIO_512X|macro|I2S_CONFIG_RATIO_RATIO_512X
DECL|I2S_CONFIG_RATIO_RATIO_64X|macro|I2S_CONFIG_RATIO_RATIO_64X
DECL|I2S_CONFIG_RATIO_RATIO_96X|macro|I2S_CONFIG_RATIO_RATIO_96X
DECL|I2S_CONFIG_RATIO_RATIO_Msk|macro|I2S_CONFIG_RATIO_RATIO_Msk
DECL|I2S_CONFIG_RATIO_RATIO_Pos|macro|I2S_CONFIG_RATIO_RATIO_Pos
DECL|I2S_CONFIG_RXEN_RXEN_Disabled|macro|I2S_CONFIG_RXEN_RXEN_Disabled
DECL|I2S_CONFIG_RXEN_RXEN_Enabled|macro|I2S_CONFIG_RXEN_RXEN_Enabled
DECL|I2S_CONFIG_RXEN_RXEN_Msk|macro|I2S_CONFIG_RXEN_RXEN_Msk
DECL|I2S_CONFIG_RXEN_RXEN_Pos|macro|I2S_CONFIG_RXEN_RXEN_Pos
DECL|I2S_CONFIG_SWIDTH_SWIDTH_16Bit|macro|I2S_CONFIG_SWIDTH_SWIDTH_16Bit
DECL|I2S_CONFIG_SWIDTH_SWIDTH_24Bit|macro|I2S_CONFIG_SWIDTH_SWIDTH_24Bit
DECL|I2S_CONFIG_SWIDTH_SWIDTH_8Bit|macro|I2S_CONFIG_SWIDTH_SWIDTH_8Bit
DECL|I2S_CONFIG_SWIDTH_SWIDTH_Msk|macro|I2S_CONFIG_SWIDTH_SWIDTH_Msk
DECL|I2S_CONFIG_SWIDTH_SWIDTH_Pos|macro|I2S_CONFIG_SWIDTH_SWIDTH_Pos
DECL|I2S_CONFIG_TXEN_TXEN_Disabled|macro|I2S_CONFIG_TXEN_TXEN_Disabled
DECL|I2S_CONFIG_TXEN_TXEN_Enabled|macro|I2S_CONFIG_TXEN_TXEN_Enabled
DECL|I2S_CONFIG_TXEN_TXEN_Msk|macro|I2S_CONFIG_TXEN_TXEN_Msk
DECL|I2S_CONFIG_TXEN_TXEN_Pos|macro|I2S_CONFIG_TXEN_TXEN_Pos
DECL|I2S_ENABLE_ENABLE_Disabled|macro|I2S_ENABLE_ENABLE_Disabled
DECL|I2S_ENABLE_ENABLE_Enabled|macro|I2S_ENABLE_ENABLE_Enabled
DECL|I2S_ENABLE_ENABLE_Msk|macro|I2S_ENABLE_ENABLE_Msk
DECL|I2S_ENABLE_ENABLE_Pos|macro|I2S_ENABLE_ENABLE_Pos
DECL|I2S_INTENCLR_RXPTRUPD_Clear|macro|I2S_INTENCLR_RXPTRUPD_Clear
DECL|I2S_INTENCLR_RXPTRUPD_Disabled|macro|I2S_INTENCLR_RXPTRUPD_Disabled
DECL|I2S_INTENCLR_RXPTRUPD_Enabled|macro|I2S_INTENCLR_RXPTRUPD_Enabled
DECL|I2S_INTENCLR_RXPTRUPD_Msk|macro|I2S_INTENCLR_RXPTRUPD_Msk
DECL|I2S_INTENCLR_RXPTRUPD_Pos|macro|I2S_INTENCLR_RXPTRUPD_Pos
DECL|I2S_INTENCLR_STOPPED_Clear|macro|I2S_INTENCLR_STOPPED_Clear
DECL|I2S_INTENCLR_STOPPED_Disabled|macro|I2S_INTENCLR_STOPPED_Disabled
DECL|I2S_INTENCLR_STOPPED_Enabled|macro|I2S_INTENCLR_STOPPED_Enabled
DECL|I2S_INTENCLR_STOPPED_Msk|macro|I2S_INTENCLR_STOPPED_Msk
DECL|I2S_INTENCLR_STOPPED_Pos|macro|I2S_INTENCLR_STOPPED_Pos
DECL|I2S_INTENCLR_TXPTRUPD_Clear|macro|I2S_INTENCLR_TXPTRUPD_Clear
DECL|I2S_INTENCLR_TXPTRUPD_Disabled|macro|I2S_INTENCLR_TXPTRUPD_Disabled
DECL|I2S_INTENCLR_TXPTRUPD_Enabled|macro|I2S_INTENCLR_TXPTRUPD_Enabled
DECL|I2S_INTENCLR_TXPTRUPD_Msk|macro|I2S_INTENCLR_TXPTRUPD_Msk
DECL|I2S_INTENCLR_TXPTRUPD_Pos|macro|I2S_INTENCLR_TXPTRUPD_Pos
DECL|I2S_INTENSET_RXPTRUPD_Disabled|macro|I2S_INTENSET_RXPTRUPD_Disabled
DECL|I2S_INTENSET_RXPTRUPD_Enabled|macro|I2S_INTENSET_RXPTRUPD_Enabled
DECL|I2S_INTENSET_RXPTRUPD_Msk|macro|I2S_INTENSET_RXPTRUPD_Msk
DECL|I2S_INTENSET_RXPTRUPD_Pos|macro|I2S_INTENSET_RXPTRUPD_Pos
DECL|I2S_INTENSET_RXPTRUPD_Set|macro|I2S_INTENSET_RXPTRUPD_Set
DECL|I2S_INTENSET_STOPPED_Disabled|macro|I2S_INTENSET_STOPPED_Disabled
DECL|I2S_INTENSET_STOPPED_Enabled|macro|I2S_INTENSET_STOPPED_Enabled
DECL|I2S_INTENSET_STOPPED_Msk|macro|I2S_INTENSET_STOPPED_Msk
DECL|I2S_INTENSET_STOPPED_Pos|macro|I2S_INTENSET_STOPPED_Pos
DECL|I2S_INTENSET_STOPPED_Set|macro|I2S_INTENSET_STOPPED_Set
DECL|I2S_INTENSET_TXPTRUPD_Disabled|macro|I2S_INTENSET_TXPTRUPD_Disabled
DECL|I2S_INTENSET_TXPTRUPD_Enabled|macro|I2S_INTENSET_TXPTRUPD_Enabled
DECL|I2S_INTENSET_TXPTRUPD_Msk|macro|I2S_INTENSET_TXPTRUPD_Msk
DECL|I2S_INTENSET_TXPTRUPD_Pos|macro|I2S_INTENSET_TXPTRUPD_Pos
DECL|I2S_INTENSET_TXPTRUPD_Set|macro|I2S_INTENSET_TXPTRUPD_Set
DECL|I2S_INTEN_RXPTRUPD_Disabled|macro|I2S_INTEN_RXPTRUPD_Disabled
DECL|I2S_INTEN_RXPTRUPD_Enabled|macro|I2S_INTEN_RXPTRUPD_Enabled
DECL|I2S_INTEN_RXPTRUPD_Msk|macro|I2S_INTEN_RXPTRUPD_Msk
DECL|I2S_INTEN_RXPTRUPD_Pos|macro|I2S_INTEN_RXPTRUPD_Pos
DECL|I2S_INTEN_STOPPED_Disabled|macro|I2S_INTEN_STOPPED_Disabled
DECL|I2S_INTEN_STOPPED_Enabled|macro|I2S_INTEN_STOPPED_Enabled
DECL|I2S_INTEN_STOPPED_Msk|macro|I2S_INTEN_STOPPED_Msk
DECL|I2S_INTEN_STOPPED_Pos|macro|I2S_INTEN_STOPPED_Pos
DECL|I2S_INTEN_TXPTRUPD_Disabled|macro|I2S_INTEN_TXPTRUPD_Disabled
DECL|I2S_INTEN_TXPTRUPD_Enabled|macro|I2S_INTEN_TXPTRUPD_Enabled
DECL|I2S_INTEN_TXPTRUPD_Msk|macro|I2S_INTEN_TXPTRUPD_Msk
DECL|I2S_INTEN_TXPTRUPD_Pos|macro|I2S_INTEN_TXPTRUPD_Pos
DECL|I2S_PSEL_LRCK_CONNECT_Connected|macro|I2S_PSEL_LRCK_CONNECT_Connected
DECL|I2S_PSEL_LRCK_CONNECT_Disconnected|macro|I2S_PSEL_LRCK_CONNECT_Disconnected
DECL|I2S_PSEL_LRCK_CONNECT_Msk|macro|I2S_PSEL_LRCK_CONNECT_Msk
DECL|I2S_PSEL_LRCK_CONNECT_Pos|macro|I2S_PSEL_LRCK_CONNECT_Pos
DECL|I2S_PSEL_LRCK_PIN_Msk|macro|I2S_PSEL_LRCK_PIN_Msk
DECL|I2S_PSEL_LRCK_PIN_Pos|macro|I2S_PSEL_LRCK_PIN_Pos
DECL|I2S_PSEL_LRCK_PORT_Msk|macro|I2S_PSEL_LRCK_PORT_Msk
DECL|I2S_PSEL_LRCK_PORT_Pos|macro|I2S_PSEL_LRCK_PORT_Pos
DECL|I2S_PSEL_MCK_CONNECT_Connected|macro|I2S_PSEL_MCK_CONNECT_Connected
DECL|I2S_PSEL_MCK_CONNECT_Disconnected|macro|I2S_PSEL_MCK_CONNECT_Disconnected
DECL|I2S_PSEL_MCK_CONNECT_Msk|macro|I2S_PSEL_MCK_CONNECT_Msk
DECL|I2S_PSEL_MCK_CONNECT_Pos|macro|I2S_PSEL_MCK_CONNECT_Pos
DECL|I2S_PSEL_MCK_PIN_Msk|macro|I2S_PSEL_MCK_PIN_Msk
DECL|I2S_PSEL_MCK_PIN_Pos|macro|I2S_PSEL_MCK_PIN_Pos
DECL|I2S_PSEL_MCK_PORT_Msk|macro|I2S_PSEL_MCK_PORT_Msk
DECL|I2S_PSEL_MCK_PORT_Pos|macro|I2S_PSEL_MCK_PORT_Pos
DECL|I2S_PSEL_SCK_CONNECT_Connected|macro|I2S_PSEL_SCK_CONNECT_Connected
DECL|I2S_PSEL_SCK_CONNECT_Disconnected|macro|I2S_PSEL_SCK_CONNECT_Disconnected
DECL|I2S_PSEL_SCK_CONNECT_Msk|macro|I2S_PSEL_SCK_CONNECT_Msk
DECL|I2S_PSEL_SCK_CONNECT_Pos|macro|I2S_PSEL_SCK_CONNECT_Pos
DECL|I2S_PSEL_SCK_PIN_Msk|macro|I2S_PSEL_SCK_PIN_Msk
DECL|I2S_PSEL_SCK_PIN_Pos|macro|I2S_PSEL_SCK_PIN_Pos
DECL|I2S_PSEL_SCK_PORT_Msk|macro|I2S_PSEL_SCK_PORT_Msk
DECL|I2S_PSEL_SCK_PORT_Pos|macro|I2S_PSEL_SCK_PORT_Pos
DECL|I2S_PSEL_SDIN_CONNECT_Connected|macro|I2S_PSEL_SDIN_CONNECT_Connected
DECL|I2S_PSEL_SDIN_CONNECT_Disconnected|macro|I2S_PSEL_SDIN_CONNECT_Disconnected
DECL|I2S_PSEL_SDIN_CONNECT_Msk|macro|I2S_PSEL_SDIN_CONNECT_Msk
DECL|I2S_PSEL_SDIN_CONNECT_Pos|macro|I2S_PSEL_SDIN_CONNECT_Pos
DECL|I2S_PSEL_SDIN_PIN_Msk|macro|I2S_PSEL_SDIN_PIN_Msk
DECL|I2S_PSEL_SDIN_PIN_Pos|macro|I2S_PSEL_SDIN_PIN_Pos
DECL|I2S_PSEL_SDIN_PORT_Msk|macro|I2S_PSEL_SDIN_PORT_Msk
DECL|I2S_PSEL_SDIN_PORT_Pos|macro|I2S_PSEL_SDIN_PORT_Pos
DECL|I2S_PSEL_SDOUT_CONNECT_Connected|macro|I2S_PSEL_SDOUT_CONNECT_Connected
DECL|I2S_PSEL_SDOUT_CONNECT_Disconnected|macro|I2S_PSEL_SDOUT_CONNECT_Disconnected
DECL|I2S_PSEL_SDOUT_CONNECT_Msk|macro|I2S_PSEL_SDOUT_CONNECT_Msk
DECL|I2S_PSEL_SDOUT_CONNECT_Pos|macro|I2S_PSEL_SDOUT_CONNECT_Pos
DECL|I2S_PSEL_SDOUT_PIN_Msk|macro|I2S_PSEL_SDOUT_PIN_Msk
DECL|I2S_PSEL_SDOUT_PIN_Pos|macro|I2S_PSEL_SDOUT_PIN_Pos
DECL|I2S_PSEL_SDOUT_PORT_Msk|macro|I2S_PSEL_SDOUT_PORT_Msk
DECL|I2S_PSEL_SDOUT_PORT_Pos|macro|I2S_PSEL_SDOUT_PORT_Pos
DECL|I2S_RXD_PTR_PTR_Msk|macro|I2S_RXD_PTR_PTR_Msk
DECL|I2S_RXD_PTR_PTR_Pos|macro|I2S_RXD_PTR_PTR_Pos
DECL|I2S_RXTXD_MAXCNT_MAXCNT_Msk|macro|I2S_RXTXD_MAXCNT_MAXCNT_Msk
DECL|I2S_RXTXD_MAXCNT_MAXCNT_Pos|macro|I2S_RXTXD_MAXCNT_MAXCNT_Pos
DECL|I2S_TXD_PTR_PTR_Msk|macro|I2S_TXD_PTR_PTR_Msk
DECL|I2S_TXD_PTR_PTR_Pos|macro|I2S_TXD_PTR_PTR_Pos
DECL|LPCOMP_ANADETECT_ANADETECT_Cross|macro|LPCOMP_ANADETECT_ANADETECT_Cross
DECL|LPCOMP_ANADETECT_ANADETECT_Down|macro|LPCOMP_ANADETECT_ANADETECT_Down
DECL|LPCOMP_ANADETECT_ANADETECT_Msk|macro|LPCOMP_ANADETECT_ANADETECT_Msk
DECL|LPCOMP_ANADETECT_ANADETECT_Pos|macro|LPCOMP_ANADETECT_ANADETECT_Pos
DECL|LPCOMP_ANADETECT_ANADETECT_Up|macro|LPCOMP_ANADETECT_ANADETECT_Up
DECL|LPCOMP_ENABLE_ENABLE_Disabled|macro|LPCOMP_ENABLE_ENABLE_Disabled
DECL|LPCOMP_ENABLE_ENABLE_Enabled|macro|LPCOMP_ENABLE_ENABLE_Enabled
DECL|LPCOMP_ENABLE_ENABLE_Msk|macro|LPCOMP_ENABLE_ENABLE_Msk
DECL|LPCOMP_ENABLE_ENABLE_Pos|macro|LPCOMP_ENABLE_ENABLE_Pos
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0|macro|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1|macro|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_Msk|macro|LPCOMP_EXTREFSEL_EXTREFSEL_Msk
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_Pos|macro|LPCOMP_EXTREFSEL_EXTREFSEL_Pos
DECL|LPCOMP_HYST_HYST_Hyst50mV|macro|LPCOMP_HYST_HYST_Hyst50mV
DECL|LPCOMP_HYST_HYST_Msk|macro|LPCOMP_HYST_HYST_Msk
DECL|LPCOMP_HYST_HYST_NoHyst|macro|LPCOMP_HYST_HYST_NoHyst
DECL|LPCOMP_HYST_HYST_Pos|macro|LPCOMP_HYST_HYST_Pos
DECL|LPCOMP_INTENCLR_CROSS_Clear|macro|LPCOMP_INTENCLR_CROSS_Clear
DECL|LPCOMP_INTENCLR_CROSS_Disabled|macro|LPCOMP_INTENCLR_CROSS_Disabled
DECL|LPCOMP_INTENCLR_CROSS_Enabled|macro|LPCOMP_INTENCLR_CROSS_Enabled
DECL|LPCOMP_INTENCLR_CROSS_Msk|macro|LPCOMP_INTENCLR_CROSS_Msk
DECL|LPCOMP_INTENCLR_CROSS_Pos|macro|LPCOMP_INTENCLR_CROSS_Pos
DECL|LPCOMP_INTENCLR_DOWN_Clear|macro|LPCOMP_INTENCLR_DOWN_Clear
DECL|LPCOMP_INTENCLR_DOWN_Disabled|macro|LPCOMP_INTENCLR_DOWN_Disabled
DECL|LPCOMP_INTENCLR_DOWN_Enabled|macro|LPCOMP_INTENCLR_DOWN_Enabled
DECL|LPCOMP_INTENCLR_DOWN_Msk|macro|LPCOMP_INTENCLR_DOWN_Msk
DECL|LPCOMP_INTENCLR_DOWN_Pos|macro|LPCOMP_INTENCLR_DOWN_Pos
DECL|LPCOMP_INTENCLR_READY_Clear|macro|LPCOMP_INTENCLR_READY_Clear
DECL|LPCOMP_INTENCLR_READY_Disabled|macro|LPCOMP_INTENCLR_READY_Disabled
DECL|LPCOMP_INTENCLR_READY_Enabled|macro|LPCOMP_INTENCLR_READY_Enabled
DECL|LPCOMP_INTENCLR_READY_Msk|macro|LPCOMP_INTENCLR_READY_Msk
DECL|LPCOMP_INTENCLR_READY_Pos|macro|LPCOMP_INTENCLR_READY_Pos
DECL|LPCOMP_INTENCLR_UP_Clear|macro|LPCOMP_INTENCLR_UP_Clear
DECL|LPCOMP_INTENCLR_UP_Disabled|macro|LPCOMP_INTENCLR_UP_Disabled
DECL|LPCOMP_INTENCLR_UP_Enabled|macro|LPCOMP_INTENCLR_UP_Enabled
DECL|LPCOMP_INTENCLR_UP_Msk|macro|LPCOMP_INTENCLR_UP_Msk
DECL|LPCOMP_INTENCLR_UP_Pos|macro|LPCOMP_INTENCLR_UP_Pos
DECL|LPCOMP_INTENSET_CROSS_Disabled|macro|LPCOMP_INTENSET_CROSS_Disabled
DECL|LPCOMP_INTENSET_CROSS_Enabled|macro|LPCOMP_INTENSET_CROSS_Enabled
DECL|LPCOMP_INTENSET_CROSS_Msk|macro|LPCOMP_INTENSET_CROSS_Msk
DECL|LPCOMP_INTENSET_CROSS_Pos|macro|LPCOMP_INTENSET_CROSS_Pos
DECL|LPCOMP_INTENSET_CROSS_Set|macro|LPCOMP_INTENSET_CROSS_Set
DECL|LPCOMP_INTENSET_DOWN_Disabled|macro|LPCOMP_INTENSET_DOWN_Disabled
DECL|LPCOMP_INTENSET_DOWN_Enabled|macro|LPCOMP_INTENSET_DOWN_Enabled
DECL|LPCOMP_INTENSET_DOWN_Msk|macro|LPCOMP_INTENSET_DOWN_Msk
DECL|LPCOMP_INTENSET_DOWN_Pos|macro|LPCOMP_INTENSET_DOWN_Pos
DECL|LPCOMP_INTENSET_DOWN_Set|macro|LPCOMP_INTENSET_DOWN_Set
DECL|LPCOMP_INTENSET_READY_Disabled|macro|LPCOMP_INTENSET_READY_Disabled
DECL|LPCOMP_INTENSET_READY_Enabled|macro|LPCOMP_INTENSET_READY_Enabled
DECL|LPCOMP_INTENSET_READY_Msk|macro|LPCOMP_INTENSET_READY_Msk
DECL|LPCOMP_INTENSET_READY_Pos|macro|LPCOMP_INTENSET_READY_Pos
DECL|LPCOMP_INTENSET_READY_Set|macro|LPCOMP_INTENSET_READY_Set
DECL|LPCOMP_INTENSET_UP_Disabled|macro|LPCOMP_INTENSET_UP_Disabled
DECL|LPCOMP_INTENSET_UP_Enabled|macro|LPCOMP_INTENSET_UP_Enabled
DECL|LPCOMP_INTENSET_UP_Msk|macro|LPCOMP_INTENSET_UP_Msk
DECL|LPCOMP_INTENSET_UP_Pos|macro|LPCOMP_INTENSET_UP_Pos
DECL|LPCOMP_INTENSET_UP_Set|macro|LPCOMP_INTENSET_UP_Set
DECL|LPCOMP_PSEL_PSEL_AnalogInput0|macro|LPCOMP_PSEL_PSEL_AnalogInput0
DECL|LPCOMP_PSEL_PSEL_AnalogInput1|macro|LPCOMP_PSEL_PSEL_AnalogInput1
DECL|LPCOMP_PSEL_PSEL_AnalogInput2|macro|LPCOMP_PSEL_PSEL_AnalogInput2
DECL|LPCOMP_PSEL_PSEL_AnalogInput3|macro|LPCOMP_PSEL_PSEL_AnalogInput3
DECL|LPCOMP_PSEL_PSEL_AnalogInput4|macro|LPCOMP_PSEL_PSEL_AnalogInput4
DECL|LPCOMP_PSEL_PSEL_AnalogInput5|macro|LPCOMP_PSEL_PSEL_AnalogInput5
DECL|LPCOMP_PSEL_PSEL_AnalogInput6|macro|LPCOMP_PSEL_PSEL_AnalogInput6
DECL|LPCOMP_PSEL_PSEL_AnalogInput7|macro|LPCOMP_PSEL_PSEL_AnalogInput7
DECL|LPCOMP_PSEL_PSEL_Msk|macro|LPCOMP_PSEL_PSEL_Msk
DECL|LPCOMP_PSEL_PSEL_Pos|macro|LPCOMP_PSEL_PSEL_Pos
DECL|LPCOMP_REFSEL_REFSEL_ARef|macro|LPCOMP_REFSEL_REFSEL_ARef
DECL|LPCOMP_REFSEL_REFSEL_Msk|macro|LPCOMP_REFSEL_REFSEL_Msk
DECL|LPCOMP_REFSEL_REFSEL_Pos|macro|LPCOMP_REFSEL_REFSEL_Pos
DECL|LPCOMP_REFSEL_REFSEL_Ref11_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref11_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref13_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref13_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref15_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref15_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref1_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref1_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref1_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref1_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref2_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref2_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref3_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref3_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref3_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref3_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref4_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref4_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref5_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref5_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref5_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref5_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref6_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref6_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref7_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref7_16Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref7_8Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref7_8Vdd
DECL|LPCOMP_REFSEL_REFSEL_Ref9_16Vdd|macro|LPCOMP_REFSEL_REFSEL_Ref9_16Vdd
DECL|LPCOMP_RESULT_RESULT_Above|macro|LPCOMP_RESULT_RESULT_Above
DECL|LPCOMP_RESULT_RESULT_Below|macro|LPCOMP_RESULT_RESULT_Below
DECL|LPCOMP_RESULT_RESULT_Msk|macro|LPCOMP_RESULT_RESULT_Msk
DECL|LPCOMP_RESULT_RESULT_Pos|macro|LPCOMP_RESULT_RESULT_Pos
DECL|LPCOMP_SHORTS_CROSS_STOP_Disabled|macro|LPCOMP_SHORTS_CROSS_STOP_Disabled
DECL|LPCOMP_SHORTS_CROSS_STOP_Enabled|macro|LPCOMP_SHORTS_CROSS_STOP_Enabled
DECL|LPCOMP_SHORTS_CROSS_STOP_Msk|macro|LPCOMP_SHORTS_CROSS_STOP_Msk
DECL|LPCOMP_SHORTS_CROSS_STOP_Pos|macro|LPCOMP_SHORTS_CROSS_STOP_Pos
DECL|LPCOMP_SHORTS_DOWN_STOP_Disabled|macro|LPCOMP_SHORTS_DOWN_STOP_Disabled
DECL|LPCOMP_SHORTS_DOWN_STOP_Enabled|macro|LPCOMP_SHORTS_DOWN_STOP_Enabled
DECL|LPCOMP_SHORTS_DOWN_STOP_Msk|macro|LPCOMP_SHORTS_DOWN_STOP_Msk
DECL|LPCOMP_SHORTS_DOWN_STOP_Pos|macro|LPCOMP_SHORTS_DOWN_STOP_Pos
DECL|LPCOMP_SHORTS_READY_SAMPLE_Disabled|macro|LPCOMP_SHORTS_READY_SAMPLE_Disabled
DECL|LPCOMP_SHORTS_READY_SAMPLE_Enabled|macro|LPCOMP_SHORTS_READY_SAMPLE_Enabled
DECL|LPCOMP_SHORTS_READY_SAMPLE_Msk|macro|LPCOMP_SHORTS_READY_SAMPLE_Msk
DECL|LPCOMP_SHORTS_READY_SAMPLE_Pos|macro|LPCOMP_SHORTS_READY_SAMPLE_Pos
DECL|LPCOMP_SHORTS_READY_STOP_Disabled|macro|LPCOMP_SHORTS_READY_STOP_Disabled
DECL|LPCOMP_SHORTS_READY_STOP_Enabled|macro|LPCOMP_SHORTS_READY_STOP_Enabled
DECL|LPCOMP_SHORTS_READY_STOP_Msk|macro|LPCOMP_SHORTS_READY_STOP_Msk
DECL|LPCOMP_SHORTS_READY_STOP_Pos|macro|LPCOMP_SHORTS_READY_STOP_Pos
DECL|LPCOMP_SHORTS_UP_STOP_Disabled|macro|LPCOMP_SHORTS_UP_STOP_Disabled
DECL|LPCOMP_SHORTS_UP_STOP_Enabled|macro|LPCOMP_SHORTS_UP_STOP_Enabled
DECL|LPCOMP_SHORTS_UP_STOP_Msk|macro|LPCOMP_SHORTS_UP_STOP_Msk
DECL|LPCOMP_SHORTS_UP_STOP_Pos|macro|LPCOMP_SHORTS_UP_STOP_Pos
DECL|MWU_INTENCLR_PREGION0RA_Clear|macro|MWU_INTENCLR_PREGION0RA_Clear
DECL|MWU_INTENCLR_PREGION0RA_Disabled|macro|MWU_INTENCLR_PREGION0RA_Disabled
DECL|MWU_INTENCLR_PREGION0RA_Enabled|macro|MWU_INTENCLR_PREGION0RA_Enabled
DECL|MWU_INTENCLR_PREGION0RA_Msk|macro|MWU_INTENCLR_PREGION0RA_Msk
DECL|MWU_INTENCLR_PREGION0RA_Pos|macro|MWU_INTENCLR_PREGION0RA_Pos
DECL|MWU_INTENCLR_PREGION0WA_Clear|macro|MWU_INTENCLR_PREGION0WA_Clear
DECL|MWU_INTENCLR_PREGION0WA_Disabled|macro|MWU_INTENCLR_PREGION0WA_Disabled
DECL|MWU_INTENCLR_PREGION0WA_Enabled|macro|MWU_INTENCLR_PREGION0WA_Enabled
DECL|MWU_INTENCLR_PREGION0WA_Msk|macro|MWU_INTENCLR_PREGION0WA_Msk
DECL|MWU_INTENCLR_PREGION0WA_Pos|macro|MWU_INTENCLR_PREGION0WA_Pos
DECL|MWU_INTENCLR_PREGION1RA_Clear|macro|MWU_INTENCLR_PREGION1RA_Clear
DECL|MWU_INTENCLR_PREGION1RA_Disabled|macro|MWU_INTENCLR_PREGION1RA_Disabled
DECL|MWU_INTENCLR_PREGION1RA_Enabled|macro|MWU_INTENCLR_PREGION1RA_Enabled
DECL|MWU_INTENCLR_PREGION1RA_Msk|macro|MWU_INTENCLR_PREGION1RA_Msk
DECL|MWU_INTENCLR_PREGION1RA_Pos|macro|MWU_INTENCLR_PREGION1RA_Pos
DECL|MWU_INTENCLR_PREGION1WA_Clear|macro|MWU_INTENCLR_PREGION1WA_Clear
DECL|MWU_INTENCLR_PREGION1WA_Disabled|macro|MWU_INTENCLR_PREGION1WA_Disabled
DECL|MWU_INTENCLR_PREGION1WA_Enabled|macro|MWU_INTENCLR_PREGION1WA_Enabled
DECL|MWU_INTENCLR_PREGION1WA_Msk|macro|MWU_INTENCLR_PREGION1WA_Msk
DECL|MWU_INTENCLR_PREGION1WA_Pos|macro|MWU_INTENCLR_PREGION1WA_Pos
DECL|MWU_INTENCLR_REGION0RA_Clear|macro|MWU_INTENCLR_REGION0RA_Clear
DECL|MWU_INTENCLR_REGION0RA_Disabled|macro|MWU_INTENCLR_REGION0RA_Disabled
DECL|MWU_INTENCLR_REGION0RA_Enabled|macro|MWU_INTENCLR_REGION0RA_Enabled
DECL|MWU_INTENCLR_REGION0RA_Msk|macro|MWU_INTENCLR_REGION0RA_Msk
DECL|MWU_INTENCLR_REGION0RA_Pos|macro|MWU_INTENCLR_REGION0RA_Pos
DECL|MWU_INTENCLR_REGION0WA_Clear|macro|MWU_INTENCLR_REGION0WA_Clear
DECL|MWU_INTENCLR_REGION0WA_Disabled|macro|MWU_INTENCLR_REGION0WA_Disabled
DECL|MWU_INTENCLR_REGION0WA_Enabled|macro|MWU_INTENCLR_REGION0WA_Enabled
DECL|MWU_INTENCLR_REGION0WA_Msk|macro|MWU_INTENCLR_REGION0WA_Msk
DECL|MWU_INTENCLR_REGION0WA_Pos|macro|MWU_INTENCLR_REGION0WA_Pos
DECL|MWU_INTENCLR_REGION1RA_Clear|macro|MWU_INTENCLR_REGION1RA_Clear
DECL|MWU_INTENCLR_REGION1RA_Disabled|macro|MWU_INTENCLR_REGION1RA_Disabled
DECL|MWU_INTENCLR_REGION1RA_Enabled|macro|MWU_INTENCLR_REGION1RA_Enabled
DECL|MWU_INTENCLR_REGION1RA_Msk|macro|MWU_INTENCLR_REGION1RA_Msk
DECL|MWU_INTENCLR_REGION1RA_Pos|macro|MWU_INTENCLR_REGION1RA_Pos
DECL|MWU_INTENCLR_REGION1WA_Clear|macro|MWU_INTENCLR_REGION1WA_Clear
DECL|MWU_INTENCLR_REGION1WA_Disabled|macro|MWU_INTENCLR_REGION1WA_Disabled
DECL|MWU_INTENCLR_REGION1WA_Enabled|macro|MWU_INTENCLR_REGION1WA_Enabled
DECL|MWU_INTENCLR_REGION1WA_Msk|macro|MWU_INTENCLR_REGION1WA_Msk
DECL|MWU_INTENCLR_REGION1WA_Pos|macro|MWU_INTENCLR_REGION1WA_Pos
DECL|MWU_INTENCLR_REGION2RA_Clear|macro|MWU_INTENCLR_REGION2RA_Clear
DECL|MWU_INTENCLR_REGION2RA_Disabled|macro|MWU_INTENCLR_REGION2RA_Disabled
DECL|MWU_INTENCLR_REGION2RA_Enabled|macro|MWU_INTENCLR_REGION2RA_Enabled
DECL|MWU_INTENCLR_REGION2RA_Msk|macro|MWU_INTENCLR_REGION2RA_Msk
DECL|MWU_INTENCLR_REGION2RA_Pos|macro|MWU_INTENCLR_REGION2RA_Pos
DECL|MWU_INTENCLR_REGION2WA_Clear|macro|MWU_INTENCLR_REGION2WA_Clear
DECL|MWU_INTENCLR_REGION2WA_Disabled|macro|MWU_INTENCLR_REGION2WA_Disabled
DECL|MWU_INTENCLR_REGION2WA_Enabled|macro|MWU_INTENCLR_REGION2WA_Enabled
DECL|MWU_INTENCLR_REGION2WA_Msk|macro|MWU_INTENCLR_REGION2WA_Msk
DECL|MWU_INTENCLR_REGION2WA_Pos|macro|MWU_INTENCLR_REGION2WA_Pos
DECL|MWU_INTENCLR_REGION3RA_Clear|macro|MWU_INTENCLR_REGION3RA_Clear
DECL|MWU_INTENCLR_REGION3RA_Disabled|macro|MWU_INTENCLR_REGION3RA_Disabled
DECL|MWU_INTENCLR_REGION3RA_Enabled|macro|MWU_INTENCLR_REGION3RA_Enabled
DECL|MWU_INTENCLR_REGION3RA_Msk|macro|MWU_INTENCLR_REGION3RA_Msk
DECL|MWU_INTENCLR_REGION3RA_Pos|macro|MWU_INTENCLR_REGION3RA_Pos
DECL|MWU_INTENCLR_REGION3WA_Clear|macro|MWU_INTENCLR_REGION3WA_Clear
DECL|MWU_INTENCLR_REGION3WA_Disabled|macro|MWU_INTENCLR_REGION3WA_Disabled
DECL|MWU_INTENCLR_REGION3WA_Enabled|macro|MWU_INTENCLR_REGION3WA_Enabled
DECL|MWU_INTENCLR_REGION3WA_Msk|macro|MWU_INTENCLR_REGION3WA_Msk
DECL|MWU_INTENCLR_REGION3WA_Pos|macro|MWU_INTENCLR_REGION3WA_Pos
DECL|MWU_INTENSET_PREGION0RA_Disabled|macro|MWU_INTENSET_PREGION0RA_Disabled
DECL|MWU_INTENSET_PREGION0RA_Enabled|macro|MWU_INTENSET_PREGION0RA_Enabled
DECL|MWU_INTENSET_PREGION0RA_Msk|macro|MWU_INTENSET_PREGION0RA_Msk
DECL|MWU_INTENSET_PREGION0RA_Pos|macro|MWU_INTENSET_PREGION0RA_Pos
DECL|MWU_INTENSET_PREGION0RA_Set|macro|MWU_INTENSET_PREGION0RA_Set
DECL|MWU_INTENSET_PREGION0WA_Disabled|macro|MWU_INTENSET_PREGION0WA_Disabled
DECL|MWU_INTENSET_PREGION0WA_Enabled|macro|MWU_INTENSET_PREGION0WA_Enabled
DECL|MWU_INTENSET_PREGION0WA_Msk|macro|MWU_INTENSET_PREGION0WA_Msk
DECL|MWU_INTENSET_PREGION0WA_Pos|macro|MWU_INTENSET_PREGION0WA_Pos
DECL|MWU_INTENSET_PREGION0WA_Set|macro|MWU_INTENSET_PREGION0WA_Set
DECL|MWU_INTENSET_PREGION1RA_Disabled|macro|MWU_INTENSET_PREGION1RA_Disabled
DECL|MWU_INTENSET_PREGION1RA_Enabled|macro|MWU_INTENSET_PREGION1RA_Enabled
DECL|MWU_INTENSET_PREGION1RA_Msk|macro|MWU_INTENSET_PREGION1RA_Msk
DECL|MWU_INTENSET_PREGION1RA_Pos|macro|MWU_INTENSET_PREGION1RA_Pos
DECL|MWU_INTENSET_PREGION1RA_Set|macro|MWU_INTENSET_PREGION1RA_Set
DECL|MWU_INTENSET_PREGION1WA_Disabled|macro|MWU_INTENSET_PREGION1WA_Disabled
DECL|MWU_INTENSET_PREGION1WA_Enabled|macro|MWU_INTENSET_PREGION1WA_Enabled
DECL|MWU_INTENSET_PREGION1WA_Msk|macro|MWU_INTENSET_PREGION1WA_Msk
DECL|MWU_INTENSET_PREGION1WA_Pos|macro|MWU_INTENSET_PREGION1WA_Pos
DECL|MWU_INTENSET_PREGION1WA_Set|macro|MWU_INTENSET_PREGION1WA_Set
DECL|MWU_INTENSET_REGION0RA_Disabled|macro|MWU_INTENSET_REGION0RA_Disabled
DECL|MWU_INTENSET_REGION0RA_Enabled|macro|MWU_INTENSET_REGION0RA_Enabled
DECL|MWU_INTENSET_REGION0RA_Msk|macro|MWU_INTENSET_REGION0RA_Msk
DECL|MWU_INTENSET_REGION0RA_Pos|macro|MWU_INTENSET_REGION0RA_Pos
DECL|MWU_INTENSET_REGION0RA_Set|macro|MWU_INTENSET_REGION0RA_Set
DECL|MWU_INTENSET_REGION0WA_Disabled|macro|MWU_INTENSET_REGION0WA_Disabled
DECL|MWU_INTENSET_REGION0WA_Enabled|macro|MWU_INTENSET_REGION0WA_Enabled
DECL|MWU_INTENSET_REGION0WA_Msk|macro|MWU_INTENSET_REGION0WA_Msk
DECL|MWU_INTENSET_REGION0WA_Pos|macro|MWU_INTENSET_REGION0WA_Pos
DECL|MWU_INTENSET_REGION0WA_Set|macro|MWU_INTENSET_REGION0WA_Set
DECL|MWU_INTENSET_REGION1RA_Disabled|macro|MWU_INTENSET_REGION1RA_Disabled
DECL|MWU_INTENSET_REGION1RA_Enabled|macro|MWU_INTENSET_REGION1RA_Enabled
DECL|MWU_INTENSET_REGION1RA_Msk|macro|MWU_INTENSET_REGION1RA_Msk
DECL|MWU_INTENSET_REGION1RA_Pos|macro|MWU_INTENSET_REGION1RA_Pos
DECL|MWU_INTENSET_REGION1RA_Set|macro|MWU_INTENSET_REGION1RA_Set
DECL|MWU_INTENSET_REGION1WA_Disabled|macro|MWU_INTENSET_REGION1WA_Disabled
DECL|MWU_INTENSET_REGION1WA_Enabled|macro|MWU_INTENSET_REGION1WA_Enabled
DECL|MWU_INTENSET_REGION1WA_Msk|macro|MWU_INTENSET_REGION1WA_Msk
DECL|MWU_INTENSET_REGION1WA_Pos|macro|MWU_INTENSET_REGION1WA_Pos
DECL|MWU_INTENSET_REGION1WA_Set|macro|MWU_INTENSET_REGION1WA_Set
DECL|MWU_INTENSET_REGION2RA_Disabled|macro|MWU_INTENSET_REGION2RA_Disabled
DECL|MWU_INTENSET_REGION2RA_Enabled|macro|MWU_INTENSET_REGION2RA_Enabled
DECL|MWU_INTENSET_REGION2RA_Msk|macro|MWU_INTENSET_REGION2RA_Msk
DECL|MWU_INTENSET_REGION2RA_Pos|macro|MWU_INTENSET_REGION2RA_Pos
DECL|MWU_INTENSET_REGION2RA_Set|macro|MWU_INTENSET_REGION2RA_Set
DECL|MWU_INTENSET_REGION2WA_Disabled|macro|MWU_INTENSET_REGION2WA_Disabled
DECL|MWU_INTENSET_REGION2WA_Enabled|macro|MWU_INTENSET_REGION2WA_Enabled
DECL|MWU_INTENSET_REGION2WA_Msk|macro|MWU_INTENSET_REGION2WA_Msk
DECL|MWU_INTENSET_REGION2WA_Pos|macro|MWU_INTENSET_REGION2WA_Pos
DECL|MWU_INTENSET_REGION2WA_Set|macro|MWU_INTENSET_REGION2WA_Set
DECL|MWU_INTENSET_REGION3RA_Disabled|macro|MWU_INTENSET_REGION3RA_Disabled
DECL|MWU_INTENSET_REGION3RA_Enabled|macro|MWU_INTENSET_REGION3RA_Enabled
DECL|MWU_INTENSET_REGION3RA_Msk|macro|MWU_INTENSET_REGION3RA_Msk
DECL|MWU_INTENSET_REGION3RA_Pos|macro|MWU_INTENSET_REGION3RA_Pos
DECL|MWU_INTENSET_REGION3RA_Set|macro|MWU_INTENSET_REGION3RA_Set
DECL|MWU_INTENSET_REGION3WA_Disabled|macro|MWU_INTENSET_REGION3WA_Disabled
DECL|MWU_INTENSET_REGION3WA_Enabled|macro|MWU_INTENSET_REGION3WA_Enabled
DECL|MWU_INTENSET_REGION3WA_Msk|macro|MWU_INTENSET_REGION3WA_Msk
DECL|MWU_INTENSET_REGION3WA_Pos|macro|MWU_INTENSET_REGION3WA_Pos
DECL|MWU_INTENSET_REGION3WA_Set|macro|MWU_INTENSET_REGION3WA_Set
DECL|MWU_INTEN_PREGION0RA_Disabled|macro|MWU_INTEN_PREGION0RA_Disabled
DECL|MWU_INTEN_PREGION0RA_Enabled|macro|MWU_INTEN_PREGION0RA_Enabled
DECL|MWU_INTEN_PREGION0RA_Msk|macro|MWU_INTEN_PREGION0RA_Msk
DECL|MWU_INTEN_PREGION0RA_Pos|macro|MWU_INTEN_PREGION0RA_Pos
DECL|MWU_INTEN_PREGION0WA_Disabled|macro|MWU_INTEN_PREGION0WA_Disabled
DECL|MWU_INTEN_PREGION0WA_Enabled|macro|MWU_INTEN_PREGION0WA_Enabled
DECL|MWU_INTEN_PREGION0WA_Msk|macro|MWU_INTEN_PREGION0WA_Msk
DECL|MWU_INTEN_PREGION0WA_Pos|macro|MWU_INTEN_PREGION0WA_Pos
DECL|MWU_INTEN_PREGION1RA_Disabled|macro|MWU_INTEN_PREGION1RA_Disabled
DECL|MWU_INTEN_PREGION1RA_Enabled|macro|MWU_INTEN_PREGION1RA_Enabled
DECL|MWU_INTEN_PREGION1RA_Msk|macro|MWU_INTEN_PREGION1RA_Msk
DECL|MWU_INTEN_PREGION1RA_Pos|macro|MWU_INTEN_PREGION1RA_Pos
DECL|MWU_INTEN_PREGION1WA_Disabled|macro|MWU_INTEN_PREGION1WA_Disabled
DECL|MWU_INTEN_PREGION1WA_Enabled|macro|MWU_INTEN_PREGION1WA_Enabled
DECL|MWU_INTEN_PREGION1WA_Msk|macro|MWU_INTEN_PREGION1WA_Msk
DECL|MWU_INTEN_PREGION1WA_Pos|macro|MWU_INTEN_PREGION1WA_Pos
DECL|MWU_INTEN_REGION0RA_Disabled|macro|MWU_INTEN_REGION0RA_Disabled
DECL|MWU_INTEN_REGION0RA_Enabled|macro|MWU_INTEN_REGION0RA_Enabled
DECL|MWU_INTEN_REGION0RA_Msk|macro|MWU_INTEN_REGION0RA_Msk
DECL|MWU_INTEN_REGION0RA_Pos|macro|MWU_INTEN_REGION0RA_Pos
DECL|MWU_INTEN_REGION0WA_Disabled|macro|MWU_INTEN_REGION0WA_Disabled
DECL|MWU_INTEN_REGION0WA_Enabled|macro|MWU_INTEN_REGION0WA_Enabled
DECL|MWU_INTEN_REGION0WA_Msk|macro|MWU_INTEN_REGION0WA_Msk
DECL|MWU_INTEN_REGION0WA_Pos|macro|MWU_INTEN_REGION0WA_Pos
DECL|MWU_INTEN_REGION1RA_Disabled|macro|MWU_INTEN_REGION1RA_Disabled
DECL|MWU_INTEN_REGION1RA_Enabled|macro|MWU_INTEN_REGION1RA_Enabled
DECL|MWU_INTEN_REGION1RA_Msk|macro|MWU_INTEN_REGION1RA_Msk
DECL|MWU_INTEN_REGION1RA_Pos|macro|MWU_INTEN_REGION1RA_Pos
DECL|MWU_INTEN_REGION1WA_Disabled|macro|MWU_INTEN_REGION1WA_Disabled
DECL|MWU_INTEN_REGION1WA_Enabled|macro|MWU_INTEN_REGION1WA_Enabled
DECL|MWU_INTEN_REGION1WA_Msk|macro|MWU_INTEN_REGION1WA_Msk
DECL|MWU_INTEN_REGION1WA_Pos|macro|MWU_INTEN_REGION1WA_Pos
DECL|MWU_INTEN_REGION2RA_Disabled|macro|MWU_INTEN_REGION2RA_Disabled
DECL|MWU_INTEN_REGION2RA_Enabled|macro|MWU_INTEN_REGION2RA_Enabled
DECL|MWU_INTEN_REGION2RA_Msk|macro|MWU_INTEN_REGION2RA_Msk
DECL|MWU_INTEN_REGION2RA_Pos|macro|MWU_INTEN_REGION2RA_Pos
DECL|MWU_INTEN_REGION2WA_Disabled|macro|MWU_INTEN_REGION2WA_Disabled
DECL|MWU_INTEN_REGION2WA_Enabled|macro|MWU_INTEN_REGION2WA_Enabled
DECL|MWU_INTEN_REGION2WA_Msk|macro|MWU_INTEN_REGION2WA_Msk
DECL|MWU_INTEN_REGION2WA_Pos|macro|MWU_INTEN_REGION2WA_Pos
DECL|MWU_INTEN_REGION3RA_Disabled|macro|MWU_INTEN_REGION3RA_Disabled
DECL|MWU_INTEN_REGION3RA_Enabled|macro|MWU_INTEN_REGION3RA_Enabled
DECL|MWU_INTEN_REGION3RA_Msk|macro|MWU_INTEN_REGION3RA_Msk
DECL|MWU_INTEN_REGION3RA_Pos|macro|MWU_INTEN_REGION3RA_Pos
DECL|MWU_INTEN_REGION3WA_Disabled|macro|MWU_INTEN_REGION3WA_Disabled
DECL|MWU_INTEN_REGION3WA_Enabled|macro|MWU_INTEN_REGION3WA_Enabled
DECL|MWU_INTEN_REGION3WA_Msk|macro|MWU_INTEN_REGION3WA_Msk
DECL|MWU_INTEN_REGION3WA_Pos|macro|MWU_INTEN_REGION3WA_Pos
DECL|MWU_NMIENCLR_PREGION0RA_Clear|macro|MWU_NMIENCLR_PREGION0RA_Clear
DECL|MWU_NMIENCLR_PREGION0RA_Disabled|macro|MWU_NMIENCLR_PREGION0RA_Disabled
DECL|MWU_NMIENCLR_PREGION0RA_Enabled|macro|MWU_NMIENCLR_PREGION0RA_Enabled
DECL|MWU_NMIENCLR_PREGION0RA_Msk|macro|MWU_NMIENCLR_PREGION0RA_Msk
DECL|MWU_NMIENCLR_PREGION0RA_Pos|macro|MWU_NMIENCLR_PREGION0RA_Pos
DECL|MWU_NMIENCLR_PREGION0WA_Clear|macro|MWU_NMIENCLR_PREGION0WA_Clear
DECL|MWU_NMIENCLR_PREGION0WA_Disabled|macro|MWU_NMIENCLR_PREGION0WA_Disabled
DECL|MWU_NMIENCLR_PREGION0WA_Enabled|macro|MWU_NMIENCLR_PREGION0WA_Enabled
DECL|MWU_NMIENCLR_PREGION0WA_Msk|macro|MWU_NMIENCLR_PREGION0WA_Msk
DECL|MWU_NMIENCLR_PREGION0WA_Pos|macro|MWU_NMIENCLR_PREGION0WA_Pos
DECL|MWU_NMIENCLR_PREGION1RA_Clear|macro|MWU_NMIENCLR_PREGION1RA_Clear
DECL|MWU_NMIENCLR_PREGION1RA_Disabled|macro|MWU_NMIENCLR_PREGION1RA_Disabled
DECL|MWU_NMIENCLR_PREGION1RA_Enabled|macro|MWU_NMIENCLR_PREGION1RA_Enabled
DECL|MWU_NMIENCLR_PREGION1RA_Msk|macro|MWU_NMIENCLR_PREGION1RA_Msk
DECL|MWU_NMIENCLR_PREGION1RA_Pos|macro|MWU_NMIENCLR_PREGION1RA_Pos
DECL|MWU_NMIENCLR_PREGION1WA_Clear|macro|MWU_NMIENCLR_PREGION1WA_Clear
DECL|MWU_NMIENCLR_PREGION1WA_Disabled|macro|MWU_NMIENCLR_PREGION1WA_Disabled
DECL|MWU_NMIENCLR_PREGION1WA_Enabled|macro|MWU_NMIENCLR_PREGION1WA_Enabled
DECL|MWU_NMIENCLR_PREGION1WA_Msk|macro|MWU_NMIENCLR_PREGION1WA_Msk
DECL|MWU_NMIENCLR_PREGION1WA_Pos|macro|MWU_NMIENCLR_PREGION1WA_Pos
DECL|MWU_NMIENCLR_REGION0RA_Clear|macro|MWU_NMIENCLR_REGION0RA_Clear
DECL|MWU_NMIENCLR_REGION0RA_Disabled|macro|MWU_NMIENCLR_REGION0RA_Disabled
DECL|MWU_NMIENCLR_REGION0RA_Enabled|macro|MWU_NMIENCLR_REGION0RA_Enabled
DECL|MWU_NMIENCLR_REGION0RA_Msk|macro|MWU_NMIENCLR_REGION0RA_Msk
DECL|MWU_NMIENCLR_REGION0RA_Pos|macro|MWU_NMIENCLR_REGION0RA_Pos
DECL|MWU_NMIENCLR_REGION0WA_Clear|macro|MWU_NMIENCLR_REGION0WA_Clear
DECL|MWU_NMIENCLR_REGION0WA_Disabled|macro|MWU_NMIENCLR_REGION0WA_Disabled
DECL|MWU_NMIENCLR_REGION0WA_Enabled|macro|MWU_NMIENCLR_REGION0WA_Enabled
DECL|MWU_NMIENCLR_REGION0WA_Msk|macro|MWU_NMIENCLR_REGION0WA_Msk
DECL|MWU_NMIENCLR_REGION0WA_Pos|macro|MWU_NMIENCLR_REGION0WA_Pos
DECL|MWU_NMIENCLR_REGION1RA_Clear|macro|MWU_NMIENCLR_REGION1RA_Clear
DECL|MWU_NMIENCLR_REGION1RA_Disabled|macro|MWU_NMIENCLR_REGION1RA_Disabled
DECL|MWU_NMIENCLR_REGION1RA_Enabled|macro|MWU_NMIENCLR_REGION1RA_Enabled
DECL|MWU_NMIENCLR_REGION1RA_Msk|macro|MWU_NMIENCLR_REGION1RA_Msk
DECL|MWU_NMIENCLR_REGION1RA_Pos|macro|MWU_NMIENCLR_REGION1RA_Pos
DECL|MWU_NMIENCLR_REGION1WA_Clear|macro|MWU_NMIENCLR_REGION1WA_Clear
DECL|MWU_NMIENCLR_REGION1WA_Disabled|macro|MWU_NMIENCLR_REGION1WA_Disabled
DECL|MWU_NMIENCLR_REGION1WA_Enabled|macro|MWU_NMIENCLR_REGION1WA_Enabled
DECL|MWU_NMIENCLR_REGION1WA_Msk|macro|MWU_NMIENCLR_REGION1WA_Msk
DECL|MWU_NMIENCLR_REGION1WA_Pos|macro|MWU_NMIENCLR_REGION1WA_Pos
DECL|MWU_NMIENCLR_REGION2RA_Clear|macro|MWU_NMIENCLR_REGION2RA_Clear
DECL|MWU_NMIENCLR_REGION2RA_Disabled|macro|MWU_NMIENCLR_REGION2RA_Disabled
DECL|MWU_NMIENCLR_REGION2RA_Enabled|macro|MWU_NMIENCLR_REGION2RA_Enabled
DECL|MWU_NMIENCLR_REGION2RA_Msk|macro|MWU_NMIENCLR_REGION2RA_Msk
DECL|MWU_NMIENCLR_REGION2RA_Pos|macro|MWU_NMIENCLR_REGION2RA_Pos
DECL|MWU_NMIENCLR_REGION2WA_Clear|macro|MWU_NMIENCLR_REGION2WA_Clear
DECL|MWU_NMIENCLR_REGION2WA_Disabled|macro|MWU_NMIENCLR_REGION2WA_Disabled
DECL|MWU_NMIENCLR_REGION2WA_Enabled|macro|MWU_NMIENCLR_REGION2WA_Enabled
DECL|MWU_NMIENCLR_REGION2WA_Msk|macro|MWU_NMIENCLR_REGION2WA_Msk
DECL|MWU_NMIENCLR_REGION2WA_Pos|macro|MWU_NMIENCLR_REGION2WA_Pos
DECL|MWU_NMIENCLR_REGION3RA_Clear|macro|MWU_NMIENCLR_REGION3RA_Clear
DECL|MWU_NMIENCLR_REGION3RA_Disabled|macro|MWU_NMIENCLR_REGION3RA_Disabled
DECL|MWU_NMIENCLR_REGION3RA_Enabled|macro|MWU_NMIENCLR_REGION3RA_Enabled
DECL|MWU_NMIENCLR_REGION3RA_Msk|macro|MWU_NMIENCLR_REGION3RA_Msk
DECL|MWU_NMIENCLR_REGION3RA_Pos|macro|MWU_NMIENCLR_REGION3RA_Pos
DECL|MWU_NMIENCLR_REGION3WA_Clear|macro|MWU_NMIENCLR_REGION3WA_Clear
DECL|MWU_NMIENCLR_REGION3WA_Disabled|macro|MWU_NMIENCLR_REGION3WA_Disabled
DECL|MWU_NMIENCLR_REGION3WA_Enabled|macro|MWU_NMIENCLR_REGION3WA_Enabled
DECL|MWU_NMIENCLR_REGION3WA_Msk|macro|MWU_NMIENCLR_REGION3WA_Msk
DECL|MWU_NMIENCLR_REGION3WA_Pos|macro|MWU_NMIENCLR_REGION3WA_Pos
DECL|MWU_NMIENSET_PREGION0RA_Disabled|macro|MWU_NMIENSET_PREGION0RA_Disabled
DECL|MWU_NMIENSET_PREGION0RA_Enabled|macro|MWU_NMIENSET_PREGION0RA_Enabled
DECL|MWU_NMIENSET_PREGION0RA_Msk|macro|MWU_NMIENSET_PREGION0RA_Msk
DECL|MWU_NMIENSET_PREGION0RA_Pos|macro|MWU_NMIENSET_PREGION0RA_Pos
DECL|MWU_NMIENSET_PREGION0RA_Set|macro|MWU_NMIENSET_PREGION0RA_Set
DECL|MWU_NMIENSET_PREGION0WA_Disabled|macro|MWU_NMIENSET_PREGION0WA_Disabled
DECL|MWU_NMIENSET_PREGION0WA_Enabled|macro|MWU_NMIENSET_PREGION0WA_Enabled
DECL|MWU_NMIENSET_PREGION0WA_Msk|macro|MWU_NMIENSET_PREGION0WA_Msk
DECL|MWU_NMIENSET_PREGION0WA_Pos|macro|MWU_NMIENSET_PREGION0WA_Pos
DECL|MWU_NMIENSET_PREGION0WA_Set|macro|MWU_NMIENSET_PREGION0WA_Set
DECL|MWU_NMIENSET_PREGION1RA_Disabled|macro|MWU_NMIENSET_PREGION1RA_Disabled
DECL|MWU_NMIENSET_PREGION1RA_Enabled|macro|MWU_NMIENSET_PREGION1RA_Enabled
DECL|MWU_NMIENSET_PREGION1RA_Msk|macro|MWU_NMIENSET_PREGION1RA_Msk
DECL|MWU_NMIENSET_PREGION1RA_Pos|macro|MWU_NMIENSET_PREGION1RA_Pos
DECL|MWU_NMIENSET_PREGION1RA_Set|macro|MWU_NMIENSET_PREGION1RA_Set
DECL|MWU_NMIENSET_PREGION1WA_Disabled|macro|MWU_NMIENSET_PREGION1WA_Disabled
DECL|MWU_NMIENSET_PREGION1WA_Enabled|macro|MWU_NMIENSET_PREGION1WA_Enabled
DECL|MWU_NMIENSET_PREGION1WA_Msk|macro|MWU_NMIENSET_PREGION1WA_Msk
DECL|MWU_NMIENSET_PREGION1WA_Pos|macro|MWU_NMIENSET_PREGION1WA_Pos
DECL|MWU_NMIENSET_PREGION1WA_Set|macro|MWU_NMIENSET_PREGION1WA_Set
DECL|MWU_NMIENSET_REGION0RA_Disabled|macro|MWU_NMIENSET_REGION0RA_Disabled
DECL|MWU_NMIENSET_REGION0RA_Enabled|macro|MWU_NMIENSET_REGION0RA_Enabled
DECL|MWU_NMIENSET_REGION0RA_Msk|macro|MWU_NMIENSET_REGION0RA_Msk
DECL|MWU_NMIENSET_REGION0RA_Pos|macro|MWU_NMIENSET_REGION0RA_Pos
DECL|MWU_NMIENSET_REGION0RA_Set|macro|MWU_NMIENSET_REGION0RA_Set
DECL|MWU_NMIENSET_REGION0WA_Disabled|macro|MWU_NMIENSET_REGION0WA_Disabled
DECL|MWU_NMIENSET_REGION0WA_Enabled|macro|MWU_NMIENSET_REGION0WA_Enabled
DECL|MWU_NMIENSET_REGION0WA_Msk|macro|MWU_NMIENSET_REGION0WA_Msk
DECL|MWU_NMIENSET_REGION0WA_Pos|macro|MWU_NMIENSET_REGION0WA_Pos
DECL|MWU_NMIENSET_REGION0WA_Set|macro|MWU_NMIENSET_REGION0WA_Set
DECL|MWU_NMIENSET_REGION1RA_Disabled|macro|MWU_NMIENSET_REGION1RA_Disabled
DECL|MWU_NMIENSET_REGION1RA_Enabled|macro|MWU_NMIENSET_REGION1RA_Enabled
DECL|MWU_NMIENSET_REGION1RA_Msk|macro|MWU_NMIENSET_REGION1RA_Msk
DECL|MWU_NMIENSET_REGION1RA_Pos|macro|MWU_NMIENSET_REGION1RA_Pos
DECL|MWU_NMIENSET_REGION1RA_Set|macro|MWU_NMIENSET_REGION1RA_Set
DECL|MWU_NMIENSET_REGION1WA_Disabled|macro|MWU_NMIENSET_REGION1WA_Disabled
DECL|MWU_NMIENSET_REGION1WA_Enabled|macro|MWU_NMIENSET_REGION1WA_Enabled
DECL|MWU_NMIENSET_REGION1WA_Msk|macro|MWU_NMIENSET_REGION1WA_Msk
DECL|MWU_NMIENSET_REGION1WA_Pos|macro|MWU_NMIENSET_REGION1WA_Pos
DECL|MWU_NMIENSET_REGION1WA_Set|macro|MWU_NMIENSET_REGION1WA_Set
DECL|MWU_NMIENSET_REGION2RA_Disabled|macro|MWU_NMIENSET_REGION2RA_Disabled
DECL|MWU_NMIENSET_REGION2RA_Enabled|macro|MWU_NMIENSET_REGION2RA_Enabled
DECL|MWU_NMIENSET_REGION2RA_Msk|macro|MWU_NMIENSET_REGION2RA_Msk
DECL|MWU_NMIENSET_REGION2RA_Pos|macro|MWU_NMIENSET_REGION2RA_Pos
DECL|MWU_NMIENSET_REGION2RA_Set|macro|MWU_NMIENSET_REGION2RA_Set
DECL|MWU_NMIENSET_REGION2WA_Disabled|macro|MWU_NMIENSET_REGION2WA_Disabled
DECL|MWU_NMIENSET_REGION2WA_Enabled|macro|MWU_NMIENSET_REGION2WA_Enabled
DECL|MWU_NMIENSET_REGION2WA_Msk|macro|MWU_NMIENSET_REGION2WA_Msk
DECL|MWU_NMIENSET_REGION2WA_Pos|macro|MWU_NMIENSET_REGION2WA_Pos
DECL|MWU_NMIENSET_REGION2WA_Set|macro|MWU_NMIENSET_REGION2WA_Set
DECL|MWU_NMIENSET_REGION3RA_Disabled|macro|MWU_NMIENSET_REGION3RA_Disabled
DECL|MWU_NMIENSET_REGION3RA_Enabled|macro|MWU_NMIENSET_REGION3RA_Enabled
DECL|MWU_NMIENSET_REGION3RA_Msk|macro|MWU_NMIENSET_REGION3RA_Msk
DECL|MWU_NMIENSET_REGION3RA_Pos|macro|MWU_NMIENSET_REGION3RA_Pos
DECL|MWU_NMIENSET_REGION3RA_Set|macro|MWU_NMIENSET_REGION3RA_Set
DECL|MWU_NMIENSET_REGION3WA_Disabled|macro|MWU_NMIENSET_REGION3WA_Disabled
DECL|MWU_NMIENSET_REGION3WA_Enabled|macro|MWU_NMIENSET_REGION3WA_Enabled
DECL|MWU_NMIENSET_REGION3WA_Msk|macro|MWU_NMIENSET_REGION3WA_Msk
DECL|MWU_NMIENSET_REGION3WA_Pos|macro|MWU_NMIENSET_REGION3WA_Pos
DECL|MWU_NMIENSET_REGION3WA_Set|macro|MWU_NMIENSET_REGION3WA_Set
DECL|MWU_NMIEN_PREGION0RA_Disabled|macro|MWU_NMIEN_PREGION0RA_Disabled
DECL|MWU_NMIEN_PREGION0RA_Enabled|macro|MWU_NMIEN_PREGION0RA_Enabled
DECL|MWU_NMIEN_PREGION0RA_Msk|macro|MWU_NMIEN_PREGION0RA_Msk
DECL|MWU_NMIEN_PREGION0RA_Pos|macro|MWU_NMIEN_PREGION0RA_Pos
DECL|MWU_NMIEN_PREGION0WA_Disabled|macro|MWU_NMIEN_PREGION0WA_Disabled
DECL|MWU_NMIEN_PREGION0WA_Enabled|macro|MWU_NMIEN_PREGION0WA_Enabled
DECL|MWU_NMIEN_PREGION0WA_Msk|macro|MWU_NMIEN_PREGION0WA_Msk
DECL|MWU_NMIEN_PREGION0WA_Pos|macro|MWU_NMIEN_PREGION0WA_Pos
DECL|MWU_NMIEN_PREGION1RA_Disabled|macro|MWU_NMIEN_PREGION1RA_Disabled
DECL|MWU_NMIEN_PREGION1RA_Enabled|macro|MWU_NMIEN_PREGION1RA_Enabled
DECL|MWU_NMIEN_PREGION1RA_Msk|macro|MWU_NMIEN_PREGION1RA_Msk
DECL|MWU_NMIEN_PREGION1RA_Pos|macro|MWU_NMIEN_PREGION1RA_Pos
DECL|MWU_NMIEN_PREGION1WA_Disabled|macro|MWU_NMIEN_PREGION1WA_Disabled
DECL|MWU_NMIEN_PREGION1WA_Enabled|macro|MWU_NMIEN_PREGION1WA_Enabled
DECL|MWU_NMIEN_PREGION1WA_Msk|macro|MWU_NMIEN_PREGION1WA_Msk
DECL|MWU_NMIEN_PREGION1WA_Pos|macro|MWU_NMIEN_PREGION1WA_Pos
DECL|MWU_NMIEN_REGION0RA_Disabled|macro|MWU_NMIEN_REGION0RA_Disabled
DECL|MWU_NMIEN_REGION0RA_Enabled|macro|MWU_NMIEN_REGION0RA_Enabled
DECL|MWU_NMIEN_REGION0RA_Msk|macro|MWU_NMIEN_REGION0RA_Msk
DECL|MWU_NMIEN_REGION0RA_Pos|macro|MWU_NMIEN_REGION0RA_Pos
DECL|MWU_NMIEN_REGION0WA_Disabled|macro|MWU_NMIEN_REGION0WA_Disabled
DECL|MWU_NMIEN_REGION0WA_Enabled|macro|MWU_NMIEN_REGION0WA_Enabled
DECL|MWU_NMIEN_REGION0WA_Msk|macro|MWU_NMIEN_REGION0WA_Msk
DECL|MWU_NMIEN_REGION0WA_Pos|macro|MWU_NMIEN_REGION0WA_Pos
DECL|MWU_NMIEN_REGION1RA_Disabled|macro|MWU_NMIEN_REGION1RA_Disabled
DECL|MWU_NMIEN_REGION1RA_Enabled|macro|MWU_NMIEN_REGION1RA_Enabled
DECL|MWU_NMIEN_REGION1RA_Msk|macro|MWU_NMIEN_REGION1RA_Msk
DECL|MWU_NMIEN_REGION1RA_Pos|macro|MWU_NMIEN_REGION1RA_Pos
DECL|MWU_NMIEN_REGION1WA_Disabled|macro|MWU_NMIEN_REGION1WA_Disabled
DECL|MWU_NMIEN_REGION1WA_Enabled|macro|MWU_NMIEN_REGION1WA_Enabled
DECL|MWU_NMIEN_REGION1WA_Msk|macro|MWU_NMIEN_REGION1WA_Msk
DECL|MWU_NMIEN_REGION1WA_Pos|macro|MWU_NMIEN_REGION1WA_Pos
DECL|MWU_NMIEN_REGION2RA_Disabled|macro|MWU_NMIEN_REGION2RA_Disabled
DECL|MWU_NMIEN_REGION2RA_Enabled|macro|MWU_NMIEN_REGION2RA_Enabled
DECL|MWU_NMIEN_REGION2RA_Msk|macro|MWU_NMIEN_REGION2RA_Msk
DECL|MWU_NMIEN_REGION2RA_Pos|macro|MWU_NMIEN_REGION2RA_Pos
DECL|MWU_NMIEN_REGION2WA_Disabled|macro|MWU_NMIEN_REGION2WA_Disabled
DECL|MWU_NMIEN_REGION2WA_Enabled|macro|MWU_NMIEN_REGION2WA_Enabled
DECL|MWU_NMIEN_REGION2WA_Msk|macro|MWU_NMIEN_REGION2WA_Msk
DECL|MWU_NMIEN_REGION2WA_Pos|macro|MWU_NMIEN_REGION2WA_Pos
DECL|MWU_NMIEN_REGION3RA_Disabled|macro|MWU_NMIEN_REGION3RA_Disabled
DECL|MWU_NMIEN_REGION3RA_Enabled|macro|MWU_NMIEN_REGION3RA_Enabled
DECL|MWU_NMIEN_REGION3RA_Msk|macro|MWU_NMIEN_REGION3RA_Msk
DECL|MWU_NMIEN_REGION3RA_Pos|macro|MWU_NMIEN_REGION3RA_Pos
DECL|MWU_NMIEN_REGION3WA_Disabled|macro|MWU_NMIEN_REGION3WA_Disabled
DECL|MWU_NMIEN_REGION3WA_Enabled|macro|MWU_NMIEN_REGION3WA_Enabled
DECL|MWU_NMIEN_REGION3WA_Msk|macro|MWU_NMIEN_REGION3WA_Msk
DECL|MWU_NMIEN_REGION3WA_Pos|macro|MWU_NMIEN_REGION3WA_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR0_Access|macro|MWU_PERREGION_SUBSTATRA_SR0_Access
DECL|MWU_PERREGION_SUBSTATRA_SR0_Msk|macro|MWU_PERREGION_SUBSTATRA_SR0_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR0_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR0_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR0_Pos|macro|MWU_PERREGION_SUBSTATRA_SR0_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR10_Access|macro|MWU_PERREGION_SUBSTATRA_SR10_Access
DECL|MWU_PERREGION_SUBSTATRA_SR10_Msk|macro|MWU_PERREGION_SUBSTATRA_SR10_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR10_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR10_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR10_Pos|macro|MWU_PERREGION_SUBSTATRA_SR10_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR11_Access|macro|MWU_PERREGION_SUBSTATRA_SR11_Access
DECL|MWU_PERREGION_SUBSTATRA_SR11_Msk|macro|MWU_PERREGION_SUBSTATRA_SR11_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR11_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR11_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR11_Pos|macro|MWU_PERREGION_SUBSTATRA_SR11_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR12_Access|macro|MWU_PERREGION_SUBSTATRA_SR12_Access
DECL|MWU_PERREGION_SUBSTATRA_SR12_Msk|macro|MWU_PERREGION_SUBSTATRA_SR12_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR12_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR12_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR12_Pos|macro|MWU_PERREGION_SUBSTATRA_SR12_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR13_Access|macro|MWU_PERREGION_SUBSTATRA_SR13_Access
DECL|MWU_PERREGION_SUBSTATRA_SR13_Msk|macro|MWU_PERREGION_SUBSTATRA_SR13_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR13_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR13_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR13_Pos|macro|MWU_PERREGION_SUBSTATRA_SR13_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR14_Access|macro|MWU_PERREGION_SUBSTATRA_SR14_Access
DECL|MWU_PERREGION_SUBSTATRA_SR14_Msk|macro|MWU_PERREGION_SUBSTATRA_SR14_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR14_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR14_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR14_Pos|macro|MWU_PERREGION_SUBSTATRA_SR14_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR15_Access|macro|MWU_PERREGION_SUBSTATRA_SR15_Access
DECL|MWU_PERREGION_SUBSTATRA_SR15_Msk|macro|MWU_PERREGION_SUBSTATRA_SR15_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR15_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR15_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR15_Pos|macro|MWU_PERREGION_SUBSTATRA_SR15_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR16_Access|macro|MWU_PERREGION_SUBSTATRA_SR16_Access
DECL|MWU_PERREGION_SUBSTATRA_SR16_Msk|macro|MWU_PERREGION_SUBSTATRA_SR16_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR16_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR16_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR16_Pos|macro|MWU_PERREGION_SUBSTATRA_SR16_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR17_Access|macro|MWU_PERREGION_SUBSTATRA_SR17_Access
DECL|MWU_PERREGION_SUBSTATRA_SR17_Msk|macro|MWU_PERREGION_SUBSTATRA_SR17_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR17_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR17_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR17_Pos|macro|MWU_PERREGION_SUBSTATRA_SR17_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR18_Access|macro|MWU_PERREGION_SUBSTATRA_SR18_Access
DECL|MWU_PERREGION_SUBSTATRA_SR18_Msk|macro|MWU_PERREGION_SUBSTATRA_SR18_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR18_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR18_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR18_Pos|macro|MWU_PERREGION_SUBSTATRA_SR18_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR19_Access|macro|MWU_PERREGION_SUBSTATRA_SR19_Access
DECL|MWU_PERREGION_SUBSTATRA_SR19_Msk|macro|MWU_PERREGION_SUBSTATRA_SR19_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR19_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR19_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR19_Pos|macro|MWU_PERREGION_SUBSTATRA_SR19_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR1_Access|macro|MWU_PERREGION_SUBSTATRA_SR1_Access
DECL|MWU_PERREGION_SUBSTATRA_SR1_Msk|macro|MWU_PERREGION_SUBSTATRA_SR1_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR1_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR1_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR1_Pos|macro|MWU_PERREGION_SUBSTATRA_SR1_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR20_Access|macro|MWU_PERREGION_SUBSTATRA_SR20_Access
DECL|MWU_PERREGION_SUBSTATRA_SR20_Msk|macro|MWU_PERREGION_SUBSTATRA_SR20_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR20_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR20_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR20_Pos|macro|MWU_PERREGION_SUBSTATRA_SR20_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR21_Access|macro|MWU_PERREGION_SUBSTATRA_SR21_Access
DECL|MWU_PERREGION_SUBSTATRA_SR21_Msk|macro|MWU_PERREGION_SUBSTATRA_SR21_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR21_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR21_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR21_Pos|macro|MWU_PERREGION_SUBSTATRA_SR21_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR22_Access|macro|MWU_PERREGION_SUBSTATRA_SR22_Access
DECL|MWU_PERREGION_SUBSTATRA_SR22_Msk|macro|MWU_PERREGION_SUBSTATRA_SR22_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR22_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR22_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR22_Pos|macro|MWU_PERREGION_SUBSTATRA_SR22_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR23_Access|macro|MWU_PERREGION_SUBSTATRA_SR23_Access
DECL|MWU_PERREGION_SUBSTATRA_SR23_Msk|macro|MWU_PERREGION_SUBSTATRA_SR23_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR23_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR23_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR23_Pos|macro|MWU_PERREGION_SUBSTATRA_SR23_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR24_Access|macro|MWU_PERREGION_SUBSTATRA_SR24_Access
DECL|MWU_PERREGION_SUBSTATRA_SR24_Msk|macro|MWU_PERREGION_SUBSTATRA_SR24_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR24_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR24_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR24_Pos|macro|MWU_PERREGION_SUBSTATRA_SR24_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR25_Access|macro|MWU_PERREGION_SUBSTATRA_SR25_Access
DECL|MWU_PERREGION_SUBSTATRA_SR25_Msk|macro|MWU_PERREGION_SUBSTATRA_SR25_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR25_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR25_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR25_Pos|macro|MWU_PERREGION_SUBSTATRA_SR25_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR26_Access|macro|MWU_PERREGION_SUBSTATRA_SR26_Access
DECL|MWU_PERREGION_SUBSTATRA_SR26_Msk|macro|MWU_PERREGION_SUBSTATRA_SR26_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR26_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR26_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR26_Pos|macro|MWU_PERREGION_SUBSTATRA_SR26_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR27_Access|macro|MWU_PERREGION_SUBSTATRA_SR27_Access
DECL|MWU_PERREGION_SUBSTATRA_SR27_Msk|macro|MWU_PERREGION_SUBSTATRA_SR27_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR27_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR27_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR27_Pos|macro|MWU_PERREGION_SUBSTATRA_SR27_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR28_Access|macro|MWU_PERREGION_SUBSTATRA_SR28_Access
DECL|MWU_PERREGION_SUBSTATRA_SR28_Msk|macro|MWU_PERREGION_SUBSTATRA_SR28_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR28_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR28_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR28_Pos|macro|MWU_PERREGION_SUBSTATRA_SR28_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR29_Access|macro|MWU_PERREGION_SUBSTATRA_SR29_Access
DECL|MWU_PERREGION_SUBSTATRA_SR29_Msk|macro|MWU_PERREGION_SUBSTATRA_SR29_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR29_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR29_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR29_Pos|macro|MWU_PERREGION_SUBSTATRA_SR29_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR2_Access|macro|MWU_PERREGION_SUBSTATRA_SR2_Access
DECL|MWU_PERREGION_SUBSTATRA_SR2_Msk|macro|MWU_PERREGION_SUBSTATRA_SR2_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR2_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR2_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR2_Pos|macro|MWU_PERREGION_SUBSTATRA_SR2_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR30_Access|macro|MWU_PERREGION_SUBSTATRA_SR30_Access
DECL|MWU_PERREGION_SUBSTATRA_SR30_Msk|macro|MWU_PERREGION_SUBSTATRA_SR30_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR30_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR30_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR30_Pos|macro|MWU_PERREGION_SUBSTATRA_SR30_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR31_Access|macro|MWU_PERREGION_SUBSTATRA_SR31_Access
DECL|MWU_PERREGION_SUBSTATRA_SR31_Msk|macro|MWU_PERREGION_SUBSTATRA_SR31_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR31_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR31_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR31_Pos|macro|MWU_PERREGION_SUBSTATRA_SR31_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR3_Access|macro|MWU_PERREGION_SUBSTATRA_SR3_Access
DECL|MWU_PERREGION_SUBSTATRA_SR3_Msk|macro|MWU_PERREGION_SUBSTATRA_SR3_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR3_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR3_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR3_Pos|macro|MWU_PERREGION_SUBSTATRA_SR3_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR4_Access|macro|MWU_PERREGION_SUBSTATRA_SR4_Access
DECL|MWU_PERREGION_SUBSTATRA_SR4_Msk|macro|MWU_PERREGION_SUBSTATRA_SR4_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR4_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR4_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR4_Pos|macro|MWU_PERREGION_SUBSTATRA_SR4_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR5_Access|macro|MWU_PERREGION_SUBSTATRA_SR5_Access
DECL|MWU_PERREGION_SUBSTATRA_SR5_Msk|macro|MWU_PERREGION_SUBSTATRA_SR5_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR5_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR5_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR5_Pos|macro|MWU_PERREGION_SUBSTATRA_SR5_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR6_Access|macro|MWU_PERREGION_SUBSTATRA_SR6_Access
DECL|MWU_PERREGION_SUBSTATRA_SR6_Msk|macro|MWU_PERREGION_SUBSTATRA_SR6_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR6_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR6_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR6_Pos|macro|MWU_PERREGION_SUBSTATRA_SR6_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR7_Access|macro|MWU_PERREGION_SUBSTATRA_SR7_Access
DECL|MWU_PERREGION_SUBSTATRA_SR7_Msk|macro|MWU_PERREGION_SUBSTATRA_SR7_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR7_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR7_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR7_Pos|macro|MWU_PERREGION_SUBSTATRA_SR7_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR8_Access|macro|MWU_PERREGION_SUBSTATRA_SR8_Access
DECL|MWU_PERREGION_SUBSTATRA_SR8_Msk|macro|MWU_PERREGION_SUBSTATRA_SR8_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR8_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR8_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR8_Pos|macro|MWU_PERREGION_SUBSTATRA_SR8_Pos
DECL|MWU_PERREGION_SUBSTATRA_SR9_Access|macro|MWU_PERREGION_SUBSTATRA_SR9_Access
DECL|MWU_PERREGION_SUBSTATRA_SR9_Msk|macro|MWU_PERREGION_SUBSTATRA_SR9_Msk
DECL|MWU_PERREGION_SUBSTATRA_SR9_NoAccess|macro|MWU_PERREGION_SUBSTATRA_SR9_NoAccess
DECL|MWU_PERREGION_SUBSTATRA_SR9_Pos|macro|MWU_PERREGION_SUBSTATRA_SR9_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR0_Access|macro|MWU_PERREGION_SUBSTATWA_SR0_Access
DECL|MWU_PERREGION_SUBSTATWA_SR0_Msk|macro|MWU_PERREGION_SUBSTATWA_SR0_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR0_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR0_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR0_Pos|macro|MWU_PERREGION_SUBSTATWA_SR0_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR10_Access|macro|MWU_PERREGION_SUBSTATWA_SR10_Access
DECL|MWU_PERREGION_SUBSTATWA_SR10_Msk|macro|MWU_PERREGION_SUBSTATWA_SR10_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR10_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR10_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR10_Pos|macro|MWU_PERREGION_SUBSTATWA_SR10_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR11_Access|macro|MWU_PERREGION_SUBSTATWA_SR11_Access
DECL|MWU_PERREGION_SUBSTATWA_SR11_Msk|macro|MWU_PERREGION_SUBSTATWA_SR11_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR11_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR11_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR11_Pos|macro|MWU_PERREGION_SUBSTATWA_SR11_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR12_Access|macro|MWU_PERREGION_SUBSTATWA_SR12_Access
DECL|MWU_PERREGION_SUBSTATWA_SR12_Msk|macro|MWU_PERREGION_SUBSTATWA_SR12_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR12_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR12_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR12_Pos|macro|MWU_PERREGION_SUBSTATWA_SR12_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR13_Access|macro|MWU_PERREGION_SUBSTATWA_SR13_Access
DECL|MWU_PERREGION_SUBSTATWA_SR13_Msk|macro|MWU_PERREGION_SUBSTATWA_SR13_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR13_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR13_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR13_Pos|macro|MWU_PERREGION_SUBSTATWA_SR13_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR14_Access|macro|MWU_PERREGION_SUBSTATWA_SR14_Access
DECL|MWU_PERREGION_SUBSTATWA_SR14_Msk|macro|MWU_PERREGION_SUBSTATWA_SR14_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR14_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR14_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR14_Pos|macro|MWU_PERREGION_SUBSTATWA_SR14_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR15_Access|macro|MWU_PERREGION_SUBSTATWA_SR15_Access
DECL|MWU_PERREGION_SUBSTATWA_SR15_Msk|macro|MWU_PERREGION_SUBSTATWA_SR15_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR15_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR15_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR15_Pos|macro|MWU_PERREGION_SUBSTATWA_SR15_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR16_Access|macro|MWU_PERREGION_SUBSTATWA_SR16_Access
DECL|MWU_PERREGION_SUBSTATWA_SR16_Msk|macro|MWU_PERREGION_SUBSTATWA_SR16_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR16_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR16_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR16_Pos|macro|MWU_PERREGION_SUBSTATWA_SR16_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR17_Access|macro|MWU_PERREGION_SUBSTATWA_SR17_Access
DECL|MWU_PERREGION_SUBSTATWA_SR17_Msk|macro|MWU_PERREGION_SUBSTATWA_SR17_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR17_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR17_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR17_Pos|macro|MWU_PERREGION_SUBSTATWA_SR17_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR18_Access|macro|MWU_PERREGION_SUBSTATWA_SR18_Access
DECL|MWU_PERREGION_SUBSTATWA_SR18_Msk|macro|MWU_PERREGION_SUBSTATWA_SR18_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR18_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR18_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR18_Pos|macro|MWU_PERREGION_SUBSTATWA_SR18_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR19_Access|macro|MWU_PERREGION_SUBSTATWA_SR19_Access
DECL|MWU_PERREGION_SUBSTATWA_SR19_Msk|macro|MWU_PERREGION_SUBSTATWA_SR19_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR19_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR19_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR19_Pos|macro|MWU_PERREGION_SUBSTATWA_SR19_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR1_Access|macro|MWU_PERREGION_SUBSTATWA_SR1_Access
DECL|MWU_PERREGION_SUBSTATWA_SR1_Msk|macro|MWU_PERREGION_SUBSTATWA_SR1_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR1_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR1_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR1_Pos|macro|MWU_PERREGION_SUBSTATWA_SR1_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR20_Access|macro|MWU_PERREGION_SUBSTATWA_SR20_Access
DECL|MWU_PERREGION_SUBSTATWA_SR20_Msk|macro|MWU_PERREGION_SUBSTATWA_SR20_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR20_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR20_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR20_Pos|macro|MWU_PERREGION_SUBSTATWA_SR20_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR21_Access|macro|MWU_PERREGION_SUBSTATWA_SR21_Access
DECL|MWU_PERREGION_SUBSTATWA_SR21_Msk|macro|MWU_PERREGION_SUBSTATWA_SR21_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR21_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR21_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR21_Pos|macro|MWU_PERREGION_SUBSTATWA_SR21_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR22_Access|macro|MWU_PERREGION_SUBSTATWA_SR22_Access
DECL|MWU_PERREGION_SUBSTATWA_SR22_Msk|macro|MWU_PERREGION_SUBSTATWA_SR22_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR22_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR22_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR22_Pos|macro|MWU_PERREGION_SUBSTATWA_SR22_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR23_Access|macro|MWU_PERREGION_SUBSTATWA_SR23_Access
DECL|MWU_PERREGION_SUBSTATWA_SR23_Msk|macro|MWU_PERREGION_SUBSTATWA_SR23_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR23_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR23_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR23_Pos|macro|MWU_PERREGION_SUBSTATWA_SR23_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR24_Access|macro|MWU_PERREGION_SUBSTATWA_SR24_Access
DECL|MWU_PERREGION_SUBSTATWA_SR24_Msk|macro|MWU_PERREGION_SUBSTATWA_SR24_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR24_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR24_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR24_Pos|macro|MWU_PERREGION_SUBSTATWA_SR24_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR25_Access|macro|MWU_PERREGION_SUBSTATWA_SR25_Access
DECL|MWU_PERREGION_SUBSTATWA_SR25_Msk|macro|MWU_PERREGION_SUBSTATWA_SR25_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR25_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR25_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR25_Pos|macro|MWU_PERREGION_SUBSTATWA_SR25_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR26_Access|macro|MWU_PERREGION_SUBSTATWA_SR26_Access
DECL|MWU_PERREGION_SUBSTATWA_SR26_Msk|macro|MWU_PERREGION_SUBSTATWA_SR26_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR26_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR26_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR26_Pos|macro|MWU_PERREGION_SUBSTATWA_SR26_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR27_Access|macro|MWU_PERREGION_SUBSTATWA_SR27_Access
DECL|MWU_PERREGION_SUBSTATWA_SR27_Msk|macro|MWU_PERREGION_SUBSTATWA_SR27_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR27_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR27_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR27_Pos|macro|MWU_PERREGION_SUBSTATWA_SR27_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR28_Access|macro|MWU_PERREGION_SUBSTATWA_SR28_Access
DECL|MWU_PERREGION_SUBSTATWA_SR28_Msk|macro|MWU_PERREGION_SUBSTATWA_SR28_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR28_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR28_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR28_Pos|macro|MWU_PERREGION_SUBSTATWA_SR28_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR29_Access|macro|MWU_PERREGION_SUBSTATWA_SR29_Access
DECL|MWU_PERREGION_SUBSTATWA_SR29_Msk|macro|MWU_PERREGION_SUBSTATWA_SR29_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR29_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR29_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR29_Pos|macro|MWU_PERREGION_SUBSTATWA_SR29_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR2_Access|macro|MWU_PERREGION_SUBSTATWA_SR2_Access
DECL|MWU_PERREGION_SUBSTATWA_SR2_Msk|macro|MWU_PERREGION_SUBSTATWA_SR2_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR2_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR2_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR2_Pos|macro|MWU_PERREGION_SUBSTATWA_SR2_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR30_Access|macro|MWU_PERREGION_SUBSTATWA_SR30_Access
DECL|MWU_PERREGION_SUBSTATWA_SR30_Msk|macro|MWU_PERREGION_SUBSTATWA_SR30_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR30_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR30_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR30_Pos|macro|MWU_PERREGION_SUBSTATWA_SR30_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR31_Access|macro|MWU_PERREGION_SUBSTATWA_SR31_Access
DECL|MWU_PERREGION_SUBSTATWA_SR31_Msk|macro|MWU_PERREGION_SUBSTATWA_SR31_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR31_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR31_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR31_Pos|macro|MWU_PERREGION_SUBSTATWA_SR31_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR3_Access|macro|MWU_PERREGION_SUBSTATWA_SR3_Access
DECL|MWU_PERREGION_SUBSTATWA_SR3_Msk|macro|MWU_PERREGION_SUBSTATWA_SR3_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR3_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR3_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR3_Pos|macro|MWU_PERREGION_SUBSTATWA_SR3_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR4_Access|macro|MWU_PERREGION_SUBSTATWA_SR4_Access
DECL|MWU_PERREGION_SUBSTATWA_SR4_Msk|macro|MWU_PERREGION_SUBSTATWA_SR4_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR4_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR4_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR4_Pos|macro|MWU_PERREGION_SUBSTATWA_SR4_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR5_Access|macro|MWU_PERREGION_SUBSTATWA_SR5_Access
DECL|MWU_PERREGION_SUBSTATWA_SR5_Msk|macro|MWU_PERREGION_SUBSTATWA_SR5_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR5_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR5_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR5_Pos|macro|MWU_PERREGION_SUBSTATWA_SR5_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR6_Access|macro|MWU_PERREGION_SUBSTATWA_SR6_Access
DECL|MWU_PERREGION_SUBSTATWA_SR6_Msk|macro|MWU_PERREGION_SUBSTATWA_SR6_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR6_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR6_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR6_Pos|macro|MWU_PERREGION_SUBSTATWA_SR6_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR7_Access|macro|MWU_PERREGION_SUBSTATWA_SR7_Access
DECL|MWU_PERREGION_SUBSTATWA_SR7_Msk|macro|MWU_PERREGION_SUBSTATWA_SR7_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR7_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR7_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR7_Pos|macro|MWU_PERREGION_SUBSTATWA_SR7_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR8_Access|macro|MWU_PERREGION_SUBSTATWA_SR8_Access
DECL|MWU_PERREGION_SUBSTATWA_SR8_Msk|macro|MWU_PERREGION_SUBSTATWA_SR8_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR8_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR8_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR8_Pos|macro|MWU_PERREGION_SUBSTATWA_SR8_Pos
DECL|MWU_PERREGION_SUBSTATWA_SR9_Access|macro|MWU_PERREGION_SUBSTATWA_SR9_Access
DECL|MWU_PERREGION_SUBSTATWA_SR9_Msk|macro|MWU_PERREGION_SUBSTATWA_SR9_Msk
DECL|MWU_PERREGION_SUBSTATWA_SR9_NoAccess|macro|MWU_PERREGION_SUBSTATWA_SR9_NoAccess
DECL|MWU_PERREGION_SUBSTATWA_SR9_Pos|macro|MWU_PERREGION_SUBSTATWA_SR9_Pos
DECL|MWU_PREGION_END_END_Msk|macro|MWU_PREGION_END_END_Msk
DECL|MWU_PREGION_END_END_Pos|macro|MWU_PREGION_END_END_Pos
DECL|MWU_PREGION_START_START_Msk|macro|MWU_PREGION_START_START_Msk
DECL|MWU_PREGION_START_START_Pos|macro|MWU_PREGION_START_START_Pos
DECL|MWU_PREGION_SUBS_SR0_Exclude|macro|MWU_PREGION_SUBS_SR0_Exclude
DECL|MWU_PREGION_SUBS_SR0_Include|macro|MWU_PREGION_SUBS_SR0_Include
DECL|MWU_PREGION_SUBS_SR0_Msk|macro|MWU_PREGION_SUBS_SR0_Msk
DECL|MWU_PREGION_SUBS_SR0_Pos|macro|MWU_PREGION_SUBS_SR0_Pos
DECL|MWU_PREGION_SUBS_SR10_Exclude|macro|MWU_PREGION_SUBS_SR10_Exclude
DECL|MWU_PREGION_SUBS_SR10_Include|macro|MWU_PREGION_SUBS_SR10_Include
DECL|MWU_PREGION_SUBS_SR10_Msk|macro|MWU_PREGION_SUBS_SR10_Msk
DECL|MWU_PREGION_SUBS_SR10_Pos|macro|MWU_PREGION_SUBS_SR10_Pos
DECL|MWU_PREGION_SUBS_SR11_Exclude|macro|MWU_PREGION_SUBS_SR11_Exclude
DECL|MWU_PREGION_SUBS_SR11_Include|macro|MWU_PREGION_SUBS_SR11_Include
DECL|MWU_PREGION_SUBS_SR11_Msk|macro|MWU_PREGION_SUBS_SR11_Msk
DECL|MWU_PREGION_SUBS_SR11_Pos|macro|MWU_PREGION_SUBS_SR11_Pos
DECL|MWU_PREGION_SUBS_SR12_Exclude|macro|MWU_PREGION_SUBS_SR12_Exclude
DECL|MWU_PREGION_SUBS_SR12_Include|macro|MWU_PREGION_SUBS_SR12_Include
DECL|MWU_PREGION_SUBS_SR12_Msk|macro|MWU_PREGION_SUBS_SR12_Msk
DECL|MWU_PREGION_SUBS_SR12_Pos|macro|MWU_PREGION_SUBS_SR12_Pos
DECL|MWU_PREGION_SUBS_SR13_Exclude|macro|MWU_PREGION_SUBS_SR13_Exclude
DECL|MWU_PREGION_SUBS_SR13_Include|macro|MWU_PREGION_SUBS_SR13_Include
DECL|MWU_PREGION_SUBS_SR13_Msk|macro|MWU_PREGION_SUBS_SR13_Msk
DECL|MWU_PREGION_SUBS_SR13_Pos|macro|MWU_PREGION_SUBS_SR13_Pos
DECL|MWU_PREGION_SUBS_SR14_Exclude|macro|MWU_PREGION_SUBS_SR14_Exclude
DECL|MWU_PREGION_SUBS_SR14_Include|macro|MWU_PREGION_SUBS_SR14_Include
DECL|MWU_PREGION_SUBS_SR14_Msk|macro|MWU_PREGION_SUBS_SR14_Msk
DECL|MWU_PREGION_SUBS_SR14_Pos|macro|MWU_PREGION_SUBS_SR14_Pos
DECL|MWU_PREGION_SUBS_SR15_Exclude|macro|MWU_PREGION_SUBS_SR15_Exclude
DECL|MWU_PREGION_SUBS_SR15_Include|macro|MWU_PREGION_SUBS_SR15_Include
DECL|MWU_PREGION_SUBS_SR15_Msk|macro|MWU_PREGION_SUBS_SR15_Msk
DECL|MWU_PREGION_SUBS_SR15_Pos|macro|MWU_PREGION_SUBS_SR15_Pos
DECL|MWU_PREGION_SUBS_SR16_Exclude|macro|MWU_PREGION_SUBS_SR16_Exclude
DECL|MWU_PREGION_SUBS_SR16_Include|macro|MWU_PREGION_SUBS_SR16_Include
DECL|MWU_PREGION_SUBS_SR16_Msk|macro|MWU_PREGION_SUBS_SR16_Msk
DECL|MWU_PREGION_SUBS_SR16_Pos|macro|MWU_PREGION_SUBS_SR16_Pos
DECL|MWU_PREGION_SUBS_SR17_Exclude|macro|MWU_PREGION_SUBS_SR17_Exclude
DECL|MWU_PREGION_SUBS_SR17_Include|macro|MWU_PREGION_SUBS_SR17_Include
DECL|MWU_PREGION_SUBS_SR17_Msk|macro|MWU_PREGION_SUBS_SR17_Msk
DECL|MWU_PREGION_SUBS_SR17_Pos|macro|MWU_PREGION_SUBS_SR17_Pos
DECL|MWU_PREGION_SUBS_SR18_Exclude|macro|MWU_PREGION_SUBS_SR18_Exclude
DECL|MWU_PREGION_SUBS_SR18_Include|macro|MWU_PREGION_SUBS_SR18_Include
DECL|MWU_PREGION_SUBS_SR18_Msk|macro|MWU_PREGION_SUBS_SR18_Msk
DECL|MWU_PREGION_SUBS_SR18_Pos|macro|MWU_PREGION_SUBS_SR18_Pos
DECL|MWU_PREGION_SUBS_SR19_Exclude|macro|MWU_PREGION_SUBS_SR19_Exclude
DECL|MWU_PREGION_SUBS_SR19_Include|macro|MWU_PREGION_SUBS_SR19_Include
DECL|MWU_PREGION_SUBS_SR19_Msk|macro|MWU_PREGION_SUBS_SR19_Msk
DECL|MWU_PREGION_SUBS_SR19_Pos|macro|MWU_PREGION_SUBS_SR19_Pos
DECL|MWU_PREGION_SUBS_SR1_Exclude|macro|MWU_PREGION_SUBS_SR1_Exclude
DECL|MWU_PREGION_SUBS_SR1_Include|macro|MWU_PREGION_SUBS_SR1_Include
DECL|MWU_PREGION_SUBS_SR1_Msk|macro|MWU_PREGION_SUBS_SR1_Msk
DECL|MWU_PREGION_SUBS_SR1_Pos|macro|MWU_PREGION_SUBS_SR1_Pos
DECL|MWU_PREGION_SUBS_SR20_Exclude|macro|MWU_PREGION_SUBS_SR20_Exclude
DECL|MWU_PREGION_SUBS_SR20_Include|macro|MWU_PREGION_SUBS_SR20_Include
DECL|MWU_PREGION_SUBS_SR20_Msk|macro|MWU_PREGION_SUBS_SR20_Msk
DECL|MWU_PREGION_SUBS_SR20_Pos|macro|MWU_PREGION_SUBS_SR20_Pos
DECL|MWU_PREGION_SUBS_SR21_Exclude|macro|MWU_PREGION_SUBS_SR21_Exclude
DECL|MWU_PREGION_SUBS_SR21_Include|macro|MWU_PREGION_SUBS_SR21_Include
DECL|MWU_PREGION_SUBS_SR21_Msk|macro|MWU_PREGION_SUBS_SR21_Msk
DECL|MWU_PREGION_SUBS_SR21_Pos|macro|MWU_PREGION_SUBS_SR21_Pos
DECL|MWU_PREGION_SUBS_SR22_Exclude|macro|MWU_PREGION_SUBS_SR22_Exclude
DECL|MWU_PREGION_SUBS_SR22_Include|macro|MWU_PREGION_SUBS_SR22_Include
DECL|MWU_PREGION_SUBS_SR22_Msk|macro|MWU_PREGION_SUBS_SR22_Msk
DECL|MWU_PREGION_SUBS_SR22_Pos|macro|MWU_PREGION_SUBS_SR22_Pos
DECL|MWU_PREGION_SUBS_SR23_Exclude|macro|MWU_PREGION_SUBS_SR23_Exclude
DECL|MWU_PREGION_SUBS_SR23_Include|macro|MWU_PREGION_SUBS_SR23_Include
DECL|MWU_PREGION_SUBS_SR23_Msk|macro|MWU_PREGION_SUBS_SR23_Msk
DECL|MWU_PREGION_SUBS_SR23_Pos|macro|MWU_PREGION_SUBS_SR23_Pos
DECL|MWU_PREGION_SUBS_SR24_Exclude|macro|MWU_PREGION_SUBS_SR24_Exclude
DECL|MWU_PREGION_SUBS_SR24_Include|macro|MWU_PREGION_SUBS_SR24_Include
DECL|MWU_PREGION_SUBS_SR24_Msk|macro|MWU_PREGION_SUBS_SR24_Msk
DECL|MWU_PREGION_SUBS_SR24_Pos|macro|MWU_PREGION_SUBS_SR24_Pos
DECL|MWU_PREGION_SUBS_SR25_Exclude|macro|MWU_PREGION_SUBS_SR25_Exclude
DECL|MWU_PREGION_SUBS_SR25_Include|macro|MWU_PREGION_SUBS_SR25_Include
DECL|MWU_PREGION_SUBS_SR25_Msk|macro|MWU_PREGION_SUBS_SR25_Msk
DECL|MWU_PREGION_SUBS_SR25_Pos|macro|MWU_PREGION_SUBS_SR25_Pos
DECL|MWU_PREGION_SUBS_SR26_Exclude|macro|MWU_PREGION_SUBS_SR26_Exclude
DECL|MWU_PREGION_SUBS_SR26_Include|macro|MWU_PREGION_SUBS_SR26_Include
DECL|MWU_PREGION_SUBS_SR26_Msk|macro|MWU_PREGION_SUBS_SR26_Msk
DECL|MWU_PREGION_SUBS_SR26_Pos|macro|MWU_PREGION_SUBS_SR26_Pos
DECL|MWU_PREGION_SUBS_SR27_Exclude|macro|MWU_PREGION_SUBS_SR27_Exclude
DECL|MWU_PREGION_SUBS_SR27_Include|macro|MWU_PREGION_SUBS_SR27_Include
DECL|MWU_PREGION_SUBS_SR27_Msk|macro|MWU_PREGION_SUBS_SR27_Msk
DECL|MWU_PREGION_SUBS_SR27_Pos|macro|MWU_PREGION_SUBS_SR27_Pos
DECL|MWU_PREGION_SUBS_SR28_Exclude|macro|MWU_PREGION_SUBS_SR28_Exclude
DECL|MWU_PREGION_SUBS_SR28_Include|macro|MWU_PREGION_SUBS_SR28_Include
DECL|MWU_PREGION_SUBS_SR28_Msk|macro|MWU_PREGION_SUBS_SR28_Msk
DECL|MWU_PREGION_SUBS_SR28_Pos|macro|MWU_PREGION_SUBS_SR28_Pos
DECL|MWU_PREGION_SUBS_SR29_Exclude|macro|MWU_PREGION_SUBS_SR29_Exclude
DECL|MWU_PREGION_SUBS_SR29_Include|macro|MWU_PREGION_SUBS_SR29_Include
DECL|MWU_PREGION_SUBS_SR29_Msk|macro|MWU_PREGION_SUBS_SR29_Msk
DECL|MWU_PREGION_SUBS_SR29_Pos|macro|MWU_PREGION_SUBS_SR29_Pos
DECL|MWU_PREGION_SUBS_SR2_Exclude|macro|MWU_PREGION_SUBS_SR2_Exclude
DECL|MWU_PREGION_SUBS_SR2_Include|macro|MWU_PREGION_SUBS_SR2_Include
DECL|MWU_PREGION_SUBS_SR2_Msk|macro|MWU_PREGION_SUBS_SR2_Msk
DECL|MWU_PREGION_SUBS_SR2_Pos|macro|MWU_PREGION_SUBS_SR2_Pos
DECL|MWU_PREGION_SUBS_SR30_Exclude|macro|MWU_PREGION_SUBS_SR30_Exclude
DECL|MWU_PREGION_SUBS_SR30_Include|macro|MWU_PREGION_SUBS_SR30_Include
DECL|MWU_PREGION_SUBS_SR30_Msk|macro|MWU_PREGION_SUBS_SR30_Msk
DECL|MWU_PREGION_SUBS_SR30_Pos|macro|MWU_PREGION_SUBS_SR30_Pos
DECL|MWU_PREGION_SUBS_SR31_Exclude|macro|MWU_PREGION_SUBS_SR31_Exclude
DECL|MWU_PREGION_SUBS_SR31_Include|macro|MWU_PREGION_SUBS_SR31_Include
DECL|MWU_PREGION_SUBS_SR31_Msk|macro|MWU_PREGION_SUBS_SR31_Msk
DECL|MWU_PREGION_SUBS_SR31_Pos|macro|MWU_PREGION_SUBS_SR31_Pos
DECL|MWU_PREGION_SUBS_SR3_Exclude|macro|MWU_PREGION_SUBS_SR3_Exclude
DECL|MWU_PREGION_SUBS_SR3_Include|macro|MWU_PREGION_SUBS_SR3_Include
DECL|MWU_PREGION_SUBS_SR3_Msk|macro|MWU_PREGION_SUBS_SR3_Msk
DECL|MWU_PREGION_SUBS_SR3_Pos|macro|MWU_PREGION_SUBS_SR3_Pos
DECL|MWU_PREGION_SUBS_SR4_Exclude|macro|MWU_PREGION_SUBS_SR4_Exclude
DECL|MWU_PREGION_SUBS_SR4_Include|macro|MWU_PREGION_SUBS_SR4_Include
DECL|MWU_PREGION_SUBS_SR4_Msk|macro|MWU_PREGION_SUBS_SR4_Msk
DECL|MWU_PREGION_SUBS_SR4_Pos|macro|MWU_PREGION_SUBS_SR4_Pos
DECL|MWU_PREGION_SUBS_SR5_Exclude|macro|MWU_PREGION_SUBS_SR5_Exclude
DECL|MWU_PREGION_SUBS_SR5_Include|macro|MWU_PREGION_SUBS_SR5_Include
DECL|MWU_PREGION_SUBS_SR5_Msk|macro|MWU_PREGION_SUBS_SR5_Msk
DECL|MWU_PREGION_SUBS_SR5_Pos|macro|MWU_PREGION_SUBS_SR5_Pos
DECL|MWU_PREGION_SUBS_SR6_Exclude|macro|MWU_PREGION_SUBS_SR6_Exclude
DECL|MWU_PREGION_SUBS_SR6_Include|macro|MWU_PREGION_SUBS_SR6_Include
DECL|MWU_PREGION_SUBS_SR6_Msk|macro|MWU_PREGION_SUBS_SR6_Msk
DECL|MWU_PREGION_SUBS_SR6_Pos|macro|MWU_PREGION_SUBS_SR6_Pos
DECL|MWU_PREGION_SUBS_SR7_Exclude|macro|MWU_PREGION_SUBS_SR7_Exclude
DECL|MWU_PREGION_SUBS_SR7_Include|macro|MWU_PREGION_SUBS_SR7_Include
DECL|MWU_PREGION_SUBS_SR7_Msk|macro|MWU_PREGION_SUBS_SR7_Msk
DECL|MWU_PREGION_SUBS_SR7_Pos|macro|MWU_PREGION_SUBS_SR7_Pos
DECL|MWU_PREGION_SUBS_SR8_Exclude|macro|MWU_PREGION_SUBS_SR8_Exclude
DECL|MWU_PREGION_SUBS_SR8_Include|macro|MWU_PREGION_SUBS_SR8_Include
DECL|MWU_PREGION_SUBS_SR8_Msk|macro|MWU_PREGION_SUBS_SR8_Msk
DECL|MWU_PREGION_SUBS_SR8_Pos|macro|MWU_PREGION_SUBS_SR8_Pos
DECL|MWU_PREGION_SUBS_SR9_Exclude|macro|MWU_PREGION_SUBS_SR9_Exclude
DECL|MWU_PREGION_SUBS_SR9_Include|macro|MWU_PREGION_SUBS_SR9_Include
DECL|MWU_PREGION_SUBS_SR9_Msk|macro|MWU_PREGION_SUBS_SR9_Msk
DECL|MWU_PREGION_SUBS_SR9_Pos|macro|MWU_PREGION_SUBS_SR9_Pos
DECL|MWU_REGIONENCLR_PRGN0RA_Clear|macro|MWU_REGIONENCLR_PRGN0RA_Clear
DECL|MWU_REGIONENCLR_PRGN0RA_Disabled|macro|MWU_REGIONENCLR_PRGN0RA_Disabled
DECL|MWU_REGIONENCLR_PRGN0RA_Enabled|macro|MWU_REGIONENCLR_PRGN0RA_Enabled
DECL|MWU_REGIONENCLR_PRGN0RA_Msk|macro|MWU_REGIONENCLR_PRGN0RA_Msk
DECL|MWU_REGIONENCLR_PRGN0RA_Pos|macro|MWU_REGIONENCLR_PRGN0RA_Pos
DECL|MWU_REGIONENCLR_PRGN0WA_Clear|macro|MWU_REGIONENCLR_PRGN0WA_Clear
DECL|MWU_REGIONENCLR_PRGN0WA_Disabled|macro|MWU_REGIONENCLR_PRGN0WA_Disabled
DECL|MWU_REGIONENCLR_PRGN0WA_Enabled|macro|MWU_REGIONENCLR_PRGN0WA_Enabled
DECL|MWU_REGIONENCLR_PRGN0WA_Msk|macro|MWU_REGIONENCLR_PRGN0WA_Msk
DECL|MWU_REGIONENCLR_PRGN0WA_Pos|macro|MWU_REGIONENCLR_PRGN0WA_Pos
DECL|MWU_REGIONENCLR_PRGN1RA_Clear|macro|MWU_REGIONENCLR_PRGN1RA_Clear
DECL|MWU_REGIONENCLR_PRGN1RA_Disabled|macro|MWU_REGIONENCLR_PRGN1RA_Disabled
DECL|MWU_REGIONENCLR_PRGN1RA_Enabled|macro|MWU_REGIONENCLR_PRGN1RA_Enabled
DECL|MWU_REGIONENCLR_PRGN1RA_Msk|macro|MWU_REGIONENCLR_PRGN1RA_Msk
DECL|MWU_REGIONENCLR_PRGN1RA_Pos|macro|MWU_REGIONENCLR_PRGN1RA_Pos
DECL|MWU_REGIONENCLR_PRGN1WA_Clear|macro|MWU_REGIONENCLR_PRGN1WA_Clear
DECL|MWU_REGIONENCLR_PRGN1WA_Disabled|macro|MWU_REGIONENCLR_PRGN1WA_Disabled
DECL|MWU_REGIONENCLR_PRGN1WA_Enabled|macro|MWU_REGIONENCLR_PRGN1WA_Enabled
DECL|MWU_REGIONENCLR_PRGN1WA_Msk|macro|MWU_REGIONENCLR_PRGN1WA_Msk
DECL|MWU_REGIONENCLR_PRGN1WA_Pos|macro|MWU_REGIONENCLR_PRGN1WA_Pos
DECL|MWU_REGIONENCLR_RGN0RA_Clear|macro|MWU_REGIONENCLR_RGN0RA_Clear
DECL|MWU_REGIONENCLR_RGN0RA_Disabled|macro|MWU_REGIONENCLR_RGN0RA_Disabled
DECL|MWU_REGIONENCLR_RGN0RA_Enabled|macro|MWU_REGIONENCLR_RGN0RA_Enabled
DECL|MWU_REGIONENCLR_RGN0RA_Msk|macro|MWU_REGIONENCLR_RGN0RA_Msk
DECL|MWU_REGIONENCLR_RGN0RA_Pos|macro|MWU_REGIONENCLR_RGN0RA_Pos
DECL|MWU_REGIONENCLR_RGN0WA_Clear|macro|MWU_REGIONENCLR_RGN0WA_Clear
DECL|MWU_REGIONENCLR_RGN0WA_Disabled|macro|MWU_REGIONENCLR_RGN0WA_Disabled
DECL|MWU_REGIONENCLR_RGN0WA_Enabled|macro|MWU_REGIONENCLR_RGN0WA_Enabled
DECL|MWU_REGIONENCLR_RGN0WA_Msk|macro|MWU_REGIONENCLR_RGN0WA_Msk
DECL|MWU_REGIONENCLR_RGN0WA_Pos|macro|MWU_REGIONENCLR_RGN0WA_Pos
DECL|MWU_REGIONENCLR_RGN1RA_Clear|macro|MWU_REGIONENCLR_RGN1RA_Clear
DECL|MWU_REGIONENCLR_RGN1RA_Disabled|macro|MWU_REGIONENCLR_RGN1RA_Disabled
DECL|MWU_REGIONENCLR_RGN1RA_Enabled|macro|MWU_REGIONENCLR_RGN1RA_Enabled
DECL|MWU_REGIONENCLR_RGN1RA_Msk|macro|MWU_REGIONENCLR_RGN1RA_Msk
DECL|MWU_REGIONENCLR_RGN1RA_Pos|macro|MWU_REGIONENCLR_RGN1RA_Pos
DECL|MWU_REGIONENCLR_RGN1WA_Clear|macro|MWU_REGIONENCLR_RGN1WA_Clear
DECL|MWU_REGIONENCLR_RGN1WA_Disabled|macro|MWU_REGIONENCLR_RGN1WA_Disabled
DECL|MWU_REGIONENCLR_RGN1WA_Enabled|macro|MWU_REGIONENCLR_RGN1WA_Enabled
DECL|MWU_REGIONENCLR_RGN1WA_Msk|macro|MWU_REGIONENCLR_RGN1WA_Msk
DECL|MWU_REGIONENCLR_RGN1WA_Pos|macro|MWU_REGIONENCLR_RGN1WA_Pos
DECL|MWU_REGIONENCLR_RGN2RA_Clear|macro|MWU_REGIONENCLR_RGN2RA_Clear
DECL|MWU_REGIONENCLR_RGN2RA_Disabled|macro|MWU_REGIONENCLR_RGN2RA_Disabled
DECL|MWU_REGIONENCLR_RGN2RA_Enabled|macro|MWU_REGIONENCLR_RGN2RA_Enabled
DECL|MWU_REGIONENCLR_RGN2RA_Msk|macro|MWU_REGIONENCLR_RGN2RA_Msk
DECL|MWU_REGIONENCLR_RGN2RA_Pos|macro|MWU_REGIONENCLR_RGN2RA_Pos
DECL|MWU_REGIONENCLR_RGN2WA_Clear|macro|MWU_REGIONENCLR_RGN2WA_Clear
DECL|MWU_REGIONENCLR_RGN2WA_Disabled|macro|MWU_REGIONENCLR_RGN2WA_Disabled
DECL|MWU_REGIONENCLR_RGN2WA_Enabled|macro|MWU_REGIONENCLR_RGN2WA_Enabled
DECL|MWU_REGIONENCLR_RGN2WA_Msk|macro|MWU_REGIONENCLR_RGN2WA_Msk
DECL|MWU_REGIONENCLR_RGN2WA_Pos|macro|MWU_REGIONENCLR_RGN2WA_Pos
DECL|MWU_REGIONENCLR_RGN3RA_Clear|macro|MWU_REGIONENCLR_RGN3RA_Clear
DECL|MWU_REGIONENCLR_RGN3RA_Disabled|macro|MWU_REGIONENCLR_RGN3RA_Disabled
DECL|MWU_REGIONENCLR_RGN3RA_Enabled|macro|MWU_REGIONENCLR_RGN3RA_Enabled
DECL|MWU_REGIONENCLR_RGN3RA_Msk|macro|MWU_REGIONENCLR_RGN3RA_Msk
DECL|MWU_REGIONENCLR_RGN3RA_Pos|macro|MWU_REGIONENCLR_RGN3RA_Pos
DECL|MWU_REGIONENCLR_RGN3WA_Clear|macro|MWU_REGIONENCLR_RGN3WA_Clear
DECL|MWU_REGIONENCLR_RGN3WA_Disabled|macro|MWU_REGIONENCLR_RGN3WA_Disabled
DECL|MWU_REGIONENCLR_RGN3WA_Enabled|macro|MWU_REGIONENCLR_RGN3WA_Enabled
DECL|MWU_REGIONENCLR_RGN3WA_Msk|macro|MWU_REGIONENCLR_RGN3WA_Msk
DECL|MWU_REGIONENCLR_RGN3WA_Pos|macro|MWU_REGIONENCLR_RGN3WA_Pos
DECL|MWU_REGIONENSET_PRGN0RA_Disabled|macro|MWU_REGIONENSET_PRGN0RA_Disabled
DECL|MWU_REGIONENSET_PRGN0RA_Enabled|macro|MWU_REGIONENSET_PRGN0RA_Enabled
DECL|MWU_REGIONENSET_PRGN0RA_Msk|macro|MWU_REGIONENSET_PRGN0RA_Msk
DECL|MWU_REGIONENSET_PRGN0RA_Pos|macro|MWU_REGIONENSET_PRGN0RA_Pos
DECL|MWU_REGIONENSET_PRGN0RA_Set|macro|MWU_REGIONENSET_PRGN0RA_Set
DECL|MWU_REGIONENSET_PRGN0WA_Disabled|macro|MWU_REGIONENSET_PRGN0WA_Disabled
DECL|MWU_REGIONENSET_PRGN0WA_Enabled|macro|MWU_REGIONENSET_PRGN0WA_Enabled
DECL|MWU_REGIONENSET_PRGN0WA_Msk|macro|MWU_REGIONENSET_PRGN0WA_Msk
DECL|MWU_REGIONENSET_PRGN0WA_Pos|macro|MWU_REGIONENSET_PRGN0WA_Pos
DECL|MWU_REGIONENSET_PRGN0WA_Set|macro|MWU_REGIONENSET_PRGN0WA_Set
DECL|MWU_REGIONENSET_PRGN1RA_Disabled|macro|MWU_REGIONENSET_PRGN1RA_Disabled
DECL|MWU_REGIONENSET_PRGN1RA_Enabled|macro|MWU_REGIONENSET_PRGN1RA_Enabled
DECL|MWU_REGIONENSET_PRGN1RA_Msk|macro|MWU_REGIONENSET_PRGN1RA_Msk
DECL|MWU_REGIONENSET_PRGN1RA_Pos|macro|MWU_REGIONENSET_PRGN1RA_Pos
DECL|MWU_REGIONENSET_PRGN1RA_Set|macro|MWU_REGIONENSET_PRGN1RA_Set
DECL|MWU_REGIONENSET_PRGN1WA_Disabled|macro|MWU_REGIONENSET_PRGN1WA_Disabled
DECL|MWU_REGIONENSET_PRGN1WA_Enabled|macro|MWU_REGIONENSET_PRGN1WA_Enabled
DECL|MWU_REGIONENSET_PRGN1WA_Msk|macro|MWU_REGIONENSET_PRGN1WA_Msk
DECL|MWU_REGIONENSET_PRGN1WA_Pos|macro|MWU_REGIONENSET_PRGN1WA_Pos
DECL|MWU_REGIONENSET_PRGN1WA_Set|macro|MWU_REGIONENSET_PRGN1WA_Set
DECL|MWU_REGIONENSET_RGN0RA_Disabled|macro|MWU_REGIONENSET_RGN0RA_Disabled
DECL|MWU_REGIONENSET_RGN0RA_Enabled|macro|MWU_REGIONENSET_RGN0RA_Enabled
DECL|MWU_REGIONENSET_RGN0RA_Msk|macro|MWU_REGIONENSET_RGN0RA_Msk
DECL|MWU_REGIONENSET_RGN0RA_Pos|macro|MWU_REGIONENSET_RGN0RA_Pos
DECL|MWU_REGIONENSET_RGN0RA_Set|macro|MWU_REGIONENSET_RGN0RA_Set
DECL|MWU_REGIONENSET_RGN0WA_Disabled|macro|MWU_REGIONENSET_RGN0WA_Disabled
DECL|MWU_REGIONENSET_RGN0WA_Enabled|macro|MWU_REGIONENSET_RGN0WA_Enabled
DECL|MWU_REGIONENSET_RGN0WA_Msk|macro|MWU_REGIONENSET_RGN0WA_Msk
DECL|MWU_REGIONENSET_RGN0WA_Pos|macro|MWU_REGIONENSET_RGN0WA_Pos
DECL|MWU_REGIONENSET_RGN0WA_Set|macro|MWU_REGIONENSET_RGN0WA_Set
DECL|MWU_REGIONENSET_RGN1RA_Disabled|macro|MWU_REGIONENSET_RGN1RA_Disabled
DECL|MWU_REGIONENSET_RGN1RA_Enabled|macro|MWU_REGIONENSET_RGN1RA_Enabled
DECL|MWU_REGIONENSET_RGN1RA_Msk|macro|MWU_REGIONENSET_RGN1RA_Msk
DECL|MWU_REGIONENSET_RGN1RA_Pos|macro|MWU_REGIONENSET_RGN1RA_Pos
DECL|MWU_REGIONENSET_RGN1RA_Set|macro|MWU_REGIONENSET_RGN1RA_Set
DECL|MWU_REGIONENSET_RGN1WA_Disabled|macro|MWU_REGIONENSET_RGN1WA_Disabled
DECL|MWU_REGIONENSET_RGN1WA_Enabled|macro|MWU_REGIONENSET_RGN1WA_Enabled
DECL|MWU_REGIONENSET_RGN1WA_Msk|macro|MWU_REGIONENSET_RGN1WA_Msk
DECL|MWU_REGIONENSET_RGN1WA_Pos|macro|MWU_REGIONENSET_RGN1WA_Pos
DECL|MWU_REGIONENSET_RGN1WA_Set|macro|MWU_REGIONENSET_RGN1WA_Set
DECL|MWU_REGIONENSET_RGN2RA_Disabled|macro|MWU_REGIONENSET_RGN2RA_Disabled
DECL|MWU_REGIONENSET_RGN2RA_Enabled|macro|MWU_REGIONENSET_RGN2RA_Enabled
DECL|MWU_REGIONENSET_RGN2RA_Msk|macro|MWU_REGIONENSET_RGN2RA_Msk
DECL|MWU_REGIONENSET_RGN2RA_Pos|macro|MWU_REGIONENSET_RGN2RA_Pos
DECL|MWU_REGIONENSET_RGN2RA_Set|macro|MWU_REGIONENSET_RGN2RA_Set
DECL|MWU_REGIONENSET_RGN2WA_Disabled|macro|MWU_REGIONENSET_RGN2WA_Disabled
DECL|MWU_REGIONENSET_RGN2WA_Enabled|macro|MWU_REGIONENSET_RGN2WA_Enabled
DECL|MWU_REGIONENSET_RGN2WA_Msk|macro|MWU_REGIONENSET_RGN2WA_Msk
DECL|MWU_REGIONENSET_RGN2WA_Pos|macro|MWU_REGIONENSET_RGN2WA_Pos
DECL|MWU_REGIONENSET_RGN2WA_Set|macro|MWU_REGIONENSET_RGN2WA_Set
DECL|MWU_REGIONENSET_RGN3RA_Disabled|macro|MWU_REGIONENSET_RGN3RA_Disabled
DECL|MWU_REGIONENSET_RGN3RA_Enabled|macro|MWU_REGIONENSET_RGN3RA_Enabled
DECL|MWU_REGIONENSET_RGN3RA_Msk|macro|MWU_REGIONENSET_RGN3RA_Msk
DECL|MWU_REGIONENSET_RGN3RA_Pos|macro|MWU_REGIONENSET_RGN3RA_Pos
DECL|MWU_REGIONENSET_RGN3RA_Set|macro|MWU_REGIONENSET_RGN3RA_Set
DECL|MWU_REGIONENSET_RGN3WA_Disabled|macro|MWU_REGIONENSET_RGN3WA_Disabled
DECL|MWU_REGIONENSET_RGN3WA_Enabled|macro|MWU_REGIONENSET_RGN3WA_Enabled
DECL|MWU_REGIONENSET_RGN3WA_Msk|macro|MWU_REGIONENSET_RGN3WA_Msk
DECL|MWU_REGIONENSET_RGN3WA_Pos|macro|MWU_REGIONENSET_RGN3WA_Pos
DECL|MWU_REGIONENSET_RGN3WA_Set|macro|MWU_REGIONENSET_RGN3WA_Set
DECL|MWU_REGIONEN_PRGN0RA_Disable|macro|MWU_REGIONEN_PRGN0RA_Disable
DECL|MWU_REGIONEN_PRGN0RA_Enable|macro|MWU_REGIONEN_PRGN0RA_Enable
DECL|MWU_REGIONEN_PRGN0RA_Msk|macro|MWU_REGIONEN_PRGN0RA_Msk
DECL|MWU_REGIONEN_PRGN0RA_Pos|macro|MWU_REGIONEN_PRGN0RA_Pos
DECL|MWU_REGIONEN_PRGN0WA_Disable|macro|MWU_REGIONEN_PRGN0WA_Disable
DECL|MWU_REGIONEN_PRGN0WA_Enable|macro|MWU_REGIONEN_PRGN0WA_Enable
DECL|MWU_REGIONEN_PRGN0WA_Msk|macro|MWU_REGIONEN_PRGN0WA_Msk
DECL|MWU_REGIONEN_PRGN0WA_Pos|macro|MWU_REGIONEN_PRGN0WA_Pos
DECL|MWU_REGIONEN_PRGN1RA_Disable|macro|MWU_REGIONEN_PRGN1RA_Disable
DECL|MWU_REGIONEN_PRGN1RA_Enable|macro|MWU_REGIONEN_PRGN1RA_Enable
DECL|MWU_REGIONEN_PRGN1RA_Msk|macro|MWU_REGIONEN_PRGN1RA_Msk
DECL|MWU_REGIONEN_PRGN1RA_Pos|macro|MWU_REGIONEN_PRGN1RA_Pos
DECL|MWU_REGIONEN_PRGN1WA_Disable|macro|MWU_REGIONEN_PRGN1WA_Disable
DECL|MWU_REGIONEN_PRGN1WA_Enable|macro|MWU_REGIONEN_PRGN1WA_Enable
DECL|MWU_REGIONEN_PRGN1WA_Msk|macro|MWU_REGIONEN_PRGN1WA_Msk
DECL|MWU_REGIONEN_PRGN1WA_Pos|macro|MWU_REGIONEN_PRGN1WA_Pos
DECL|MWU_REGIONEN_RGN0RA_Disable|macro|MWU_REGIONEN_RGN0RA_Disable
DECL|MWU_REGIONEN_RGN0RA_Enable|macro|MWU_REGIONEN_RGN0RA_Enable
DECL|MWU_REGIONEN_RGN0RA_Msk|macro|MWU_REGIONEN_RGN0RA_Msk
DECL|MWU_REGIONEN_RGN0RA_Pos|macro|MWU_REGIONEN_RGN0RA_Pos
DECL|MWU_REGIONEN_RGN0WA_Disable|macro|MWU_REGIONEN_RGN0WA_Disable
DECL|MWU_REGIONEN_RGN0WA_Enable|macro|MWU_REGIONEN_RGN0WA_Enable
DECL|MWU_REGIONEN_RGN0WA_Msk|macro|MWU_REGIONEN_RGN0WA_Msk
DECL|MWU_REGIONEN_RGN0WA_Pos|macro|MWU_REGIONEN_RGN0WA_Pos
DECL|MWU_REGIONEN_RGN1RA_Disable|macro|MWU_REGIONEN_RGN1RA_Disable
DECL|MWU_REGIONEN_RGN1RA_Enable|macro|MWU_REGIONEN_RGN1RA_Enable
DECL|MWU_REGIONEN_RGN1RA_Msk|macro|MWU_REGIONEN_RGN1RA_Msk
DECL|MWU_REGIONEN_RGN1RA_Pos|macro|MWU_REGIONEN_RGN1RA_Pos
DECL|MWU_REGIONEN_RGN1WA_Disable|macro|MWU_REGIONEN_RGN1WA_Disable
DECL|MWU_REGIONEN_RGN1WA_Enable|macro|MWU_REGIONEN_RGN1WA_Enable
DECL|MWU_REGIONEN_RGN1WA_Msk|macro|MWU_REGIONEN_RGN1WA_Msk
DECL|MWU_REGIONEN_RGN1WA_Pos|macro|MWU_REGIONEN_RGN1WA_Pos
DECL|MWU_REGIONEN_RGN2RA_Disable|macro|MWU_REGIONEN_RGN2RA_Disable
DECL|MWU_REGIONEN_RGN2RA_Enable|macro|MWU_REGIONEN_RGN2RA_Enable
DECL|MWU_REGIONEN_RGN2RA_Msk|macro|MWU_REGIONEN_RGN2RA_Msk
DECL|MWU_REGIONEN_RGN2RA_Pos|macro|MWU_REGIONEN_RGN2RA_Pos
DECL|MWU_REGIONEN_RGN2WA_Disable|macro|MWU_REGIONEN_RGN2WA_Disable
DECL|MWU_REGIONEN_RGN2WA_Enable|macro|MWU_REGIONEN_RGN2WA_Enable
DECL|MWU_REGIONEN_RGN2WA_Msk|macro|MWU_REGIONEN_RGN2WA_Msk
DECL|MWU_REGIONEN_RGN2WA_Pos|macro|MWU_REGIONEN_RGN2WA_Pos
DECL|MWU_REGIONEN_RGN3RA_Disable|macro|MWU_REGIONEN_RGN3RA_Disable
DECL|MWU_REGIONEN_RGN3RA_Enable|macro|MWU_REGIONEN_RGN3RA_Enable
DECL|MWU_REGIONEN_RGN3RA_Msk|macro|MWU_REGIONEN_RGN3RA_Msk
DECL|MWU_REGIONEN_RGN3RA_Pos|macro|MWU_REGIONEN_RGN3RA_Pos
DECL|MWU_REGIONEN_RGN3WA_Disable|macro|MWU_REGIONEN_RGN3WA_Disable
DECL|MWU_REGIONEN_RGN3WA_Enable|macro|MWU_REGIONEN_RGN3WA_Enable
DECL|MWU_REGIONEN_RGN3WA_Msk|macro|MWU_REGIONEN_RGN3WA_Msk
DECL|MWU_REGIONEN_RGN3WA_Pos|macro|MWU_REGIONEN_RGN3WA_Pos
DECL|MWU_REGION_END_END_Msk|macro|MWU_REGION_END_END_Msk
DECL|MWU_REGION_END_END_Pos|macro|MWU_REGION_END_END_Pos
DECL|MWU_REGION_START_START_Msk|macro|MWU_REGION_START_START_Msk
DECL|MWU_REGION_START_START_Pos|macro|MWU_REGION_START_START_Pos
DECL|NFCT_AUTOCOLRESCONFIG_MODE_Disabled|macro|NFCT_AUTOCOLRESCONFIG_MODE_Disabled
DECL|NFCT_AUTOCOLRESCONFIG_MODE_Enabled|macro|NFCT_AUTOCOLRESCONFIG_MODE_Enabled
DECL|NFCT_AUTOCOLRESCONFIG_MODE_Msk|macro|NFCT_AUTOCOLRESCONFIG_MODE_Msk
DECL|NFCT_AUTOCOLRESCONFIG_MODE_Pos|macro|NFCT_AUTOCOLRESCONFIG_MODE_Pos
DECL|NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk|macro|NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk
DECL|NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos|macro|NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos
DECL|NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent|macro|NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent
DECL|NFCT_FIELDPRESENT_FIELDPRESENT_Msk|macro|NFCT_FIELDPRESENT_FIELDPRESENT_Msk
DECL|NFCT_FIELDPRESENT_FIELDPRESENT_NoField|macro|NFCT_FIELDPRESENT_FIELDPRESENT_NoField
DECL|NFCT_FIELDPRESENT_FIELDPRESENT_Pos|macro|NFCT_FIELDPRESENT_FIELDPRESENT_Pos
DECL|NFCT_FIELDPRESENT_LOCKDETECT_Locked|macro|NFCT_FIELDPRESENT_LOCKDETECT_Locked
DECL|NFCT_FIELDPRESENT_LOCKDETECT_Msk|macro|NFCT_FIELDPRESENT_LOCKDETECT_Msk
DECL|NFCT_FIELDPRESENT_LOCKDETECT_NotLocked|macro|NFCT_FIELDPRESENT_LOCKDETECT_NotLocked
DECL|NFCT_FIELDPRESENT_LOCKDETECT_Pos|macro|NFCT_FIELDPRESENT_LOCKDETECT_Pos
DECL|NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk|macro|NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk
DECL|NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos|macro|NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos
DECL|NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk|macro|NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk
DECL|NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos|macro|NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid
DECL|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window|macro|NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window
DECL|NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect|macro|NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect
DECL|NFCT_FRAMESTATUS_RX_CRCERROR_CRCError|macro|NFCT_FRAMESTATUS_RX_CRCERROR_CRCError
DECL|NFCT_FRAMESTATUS_RX_CRCERROR_Msk|macro|NFCT_FRAMESTATUS_RX_CRCERROR_Msk
DECL|NFCT_FRAMESTATUS_RX_CRCERROR_Pos|macro|NFCT_FRAMESTATUS_RX_CRCERROR_Pos
DECL|NFCT_FRAMESTATUS_RX_OVERRUN_Msk|macro|NFCT_FRAMESTATUS_RX_OVERRUN_Msk
DECL|NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun|macro|NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun
DECL|NFCT_FRAMESTATUS_RX_OVERRUN_Overrun|macro|NFCT_FRAMESTATUS_RX_OVERRUN_Overrun
DECL|NFCT_FRAMESTATUS_RX_OVERRUN_Pos|macro|NFCT_FRAMESTATUS_RX_OVERRUN_Pos
DECL|NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk|macro|NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk
DECL|NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError|macro|NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError
DECL|NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK|macro|NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK
DECL|NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos|macro|NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos
DECL|NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear|macro|NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear
DECL|NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled|macro|NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled
DECL|NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled|macro|NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled
DECL|NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk|macro|NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk
DECL|NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos|macro|NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos
DECL|NFCT_INTENCLR_COLLISION_Clear|macro|NFCT_INTENCLR_COLLISION_Clear
DECL|NFCT_INTENCLR_COLLISION_Disabled|macro|NFCT_INTENCLR_COLLISION_Disabled
DECL|NFCT_INTENCLR_COLLISION_Enabled|macro|NFCT_INTENCLR_COLLISION_Enabled
DECL|NFCT_INTENCLR_COLLISION_Msk|macro|NFCT_INTENCLR_COLLISION_Msk
DECL|NFCT_INTENCLR_COLLISION_Pos|macro|NFCT_INTENCLR_COLLISION_Pos
DECL|NFCT_INTENCLR_ENDRX_Clear|macro|NFCT_INTENCLR_ENDRX_Clear
DECL|NFCT_INTENCLR_ENDRX_Disabled|macro|NFCT_INTENCLR_ENDRX_Disabled
DECL|NFCT_INTENCLR_ENDRX_Enabled|macro|NFCT_INTENCLR_ENDRX_Enabled
DECL|NFCT_INTENCLR_ENDRX_Msk|macro|NFCT_INTENCLR_ENDRX_Msk
DECL|NFCT_INTENCLR_ENDRX_Pos|macro|NFCT_INTENCLR_ENDRX_Pos
DECL|NFCT_INTENCLR_ENDTX_Clear|macro|NFCT_INTENCLR_ENDTX_Clear
DECL|NFCT_INTENCLR_ENDTX_Disabled|macro|NFCT_INTENCLR_ENDTX_Disabled
DECL|NFCT_INTENCLR_ENDTX_Enabled|macro|NFCT_INTENCLR_ENDTX_Enabled
DECL|NFCT_INTENCLR_ENDTX_Msk|macro|NFCT_INTENCLR_ENDTX_Msk
DECL|NFCT_INTENCLR_ENDTX_Pos|macro|NFCT_INTENCLR_ENDTX_Pos
DECL|NFCT_INTENCLR_ERROR_Clear|macro|NFCT_INTENCLR_ERROR_Clear
DECL|NFCT_INTENCLR_ERROR_Disabled|macro|NFCT_INTENCLR_ERROR_Disabled
DECL|NFCT_INTENCLR_ERROR_Enabled|macro|NFCT_INTENCLR_ERROR_Enabled
DECL|NFCT_INTENCLR_ERROR_Msk|macro|NFCT_INTENCLR_ERROR_Msk
DECL|NFCT_INTENCLR_ERROR_Pos|macro|NFCT_INTENCLR_ERROR_Pos
DECL|NFCT_INTENCLR_FIELDDETECTED_Clear|macro|NFCT_INTENCLR_FIELDDETECTED_Clear
DECL|NFCT_INTENCLR_FIELDDETECTED_Disabled|macro|NFCT_INTENCLR_FIELDDETECTED_Disabled
DECL|NFCT_INTENCLR_FIELDDETECTED_Enabled|macro|NFCT_INTENCLR_FIELDDETECTED_Enabled
DECL|NFCT_INTENCLR_FIELDDETECTED_Msk|macro|NFCT_INTENCLR_FIELDDETECTED_Msk
DECL|NFCT_INTENCLR_FIELDDETECTED_Pos|macro|NFCT_INTENCLR_FIELDDETECTED_Pos
DECL|NFCT_INTENCLR_FIELDLOST_Clear|macro|NFCT_INTENCLR_FIELDLOST_Clear
DECL|NFCT_INTENCLR_FIELDLOST_Disabled|macro|NFCT_INTENCLR_FIELDLOST_Disabled
DECL|NFCT_INTENCLR_FIELDLOST_Enabled|macro|NFCT_INTENCLR_FIELDLOST_Enabled
DECL|NFCT_INTENCLR_FIELDLOST_Msk|macro|NFCT_INTENCLR_FIELDLOST_Msk
DECL|NFCT_INTENCLR_FIELDLOST_Pos|macro|NFCT_INTENCLR_FIELDLOST_Pos
DECL|NFCT_INTENCLR_READY_Clear|macro|NFCT_INTENCLR_READY_Clear
DECL|NFCT_INTENCLR_READY_Disabled|macro|NFCT_INTENCLR_READY_Disabled
DECL|NFCT_INTENCLR_READY_Enabled|macro|NFCT_INTENCLR_READY_Enabled
DECL|NFCT_INTENCLR_READY_Msk|macro|NFCT_INTENCLR_READY_Msk
DECL|NFCT_INTENCLR_READY_Pos|macro|NFCT_INTENCLR_READY_Pos
DECL|NFCT_INTENCLR_RXERROR_Clear|macro|NFCT_INTENCLR_RXERROR_Clear
DECL|NFCT_INTENCLR_RXERROR_Disabled|macro|NFCT_INTENCLR_RXERROR_Disabled
DECL|NFCT_INTENCLR_RXERROR_Enabled|macro|NFCT_INTENCLR_RXERROR_Enabled
DECL|NFCT_INTENCLR_RXERROR_Msk|macro|NFCT_INTENCLR_RXERROR_Msk
DECL|NFCT_INTENCLR_RXERROR_Pos|macro|NFCT_INTENCLR_RXERROR_Pos
DECL|NFCT_INTENCLR_RXFRAMEEND_Clear|macro|NFCT_INTENCLR_RXFRAMEEND_Clear
DECL|NFCT_INTENCLR_RXFRAMEEND_Disabled|macro|NFCT_INTENCLR_RXFRAMEEND_Disabled
DECL|NFCT_INTENCLR_RXFRAMEEND_Enabled|macro|NFCT_INTENCLR_RXFRAMEEND_Enabled
DECL|NFCT_INTENCLR_RXFRAMEEND_Msk|macro|NFCT_INTENCLR_RXFRAMEEND_Msk
DECL|NFCT_INTENCLR_RXFRAMEEND_Pos|macro|NFCT_INTENCLR_RXFRAMEEND_Pos
DECL|NFCT_INTENCLR_RXFRAMESTART_Clear|macro|NFCT_INTENCLR_RXFRAMESTART_Clear
DECL|NFCT_INTENCLR_RXFRAMESTART_Disabled|macro|NFCT_INTENCLR_RXFRAMESTART_Disabled
DECL|NFCT_INTENCLR_RXFRAMESTART_Enabled|macro|NFCT_INTENCLR_RXFRAMESTART_Enabled
DECL|NFCT_INTENCLR_RXFRAMESTART_Msk|macro|NFCT_INTENCLR_RXFRAMESTART_Msk
DECL|NFCT_INTENCLR_RXFRAMESTART_Pos|macro|NFCT_INTENCLR_RXFRAMESTART_Pos
DECL|NFCT_INTENCLR_SELECTED_Clear|macro|NFCT_INTENCLR_SELECTED_Clear
DECL|NFCT_INTENCLR_SELECTED_Disabled|macro|NFCT_INTENCLR_SELECTED_Disabled
DECL|NFCT_INTENCLR_SELECTED_Enabled|macro|NFCT_INTENCLR_SELECTED_Enabled
DECL|NFCT_INTENCLR_SELECTED_Msk|macro|NFCT_INTENCLR_SELECTED_Msk
DECL|NFCT_INTENCLR_SELECTED_Pos|macro|NFCT_INTENCLR_SELECTED_Pos
DECL|NFCT_INTENCLR_STARTED_Clear|macro|NFCT_INTENCLR_STARTED_Clear
DECL|NFCT_INTENCLR_STARTED_Disabled|macro|NFCT_INTENCLR_STARTED_Disabled
DECL|NFCT_INTENCLR_STARTED_Enabled|macro|NFCT_INTENCLR_STARTED_Enabled
DECL|NFCT_INTENCLR_STARTED_Msk|macro|NFCT_INTENCLR_STARTED_Msk
DECL|NFCT_INTENCLR_STARTED_Pos|macro|NFCT_INTENCLR_STARTED_Pos
DECL|NFCT_INTENCLR_TXFRAMEEND_Clear|macro|NFCT_INTENCLR_TXFRAMEEND_Clear
DECL|NFCT_INTENCLR_TXFRAMEEND_Disabled|macro|NFCT_INTENCLR_TXFRAMEEND_Disabled
DECL|NFCT_INTENCLR_TXFRAMEEND_Enabled|macro|NFCT_INTENCLR_TXFRAMEEND_Enabled
DECL|NFCT_INTENCLR_TXFRAMEEND_Msk|macro|NFCT_INTENCLR_TXFRAMEEND_Msk
DECL|NFCT_INTENCLR_TXFRAMEEND_Pos|macro|NFCT_INTENCLR_TXFRAMEEND_Pos
DECL|NFCT_INTENCLR_TXFRAMESTART_Clear|macro|NFCT_INTENCLR_TXFRAMESTART_Clear
DECL|NFCT_INTENCLR_TXFRAMESTART_Disabled|macro|NFCT_INTENCLR_TXFRAMESTART_Disabled
DECL|NFCT_INTENCLR_TXFRAMESTART_Enabled|macro|NFCT_INTENCLR_TXFRAMESTART_Enabled
DECL|NFCT_INTENCLR_TXFRAMESTART_Msk|macro|NFCT_INTENCLR_TXFRAMESTART_Msk
DECL|NFCT_INTENCLR_TXFRAMESTART_Pos|macro|NFCT_INTENCLR_TXFRAMESTART_Pos
DECL|NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled|macro|NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled
DECL|NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled|macro|NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled
DECL|NFCT_INTENSET_AUTOCOLRESSTARTED_Msk|macro|NFCT_INTENSET_AUTOCOLRESSTARTED_Msk
DECL|NFCT_INTENSET_AUTOCOLRESSTARTED_Pos|macro|NFCT_INTENSET_AUTOCOLRESSTARTED_Pos
DECL|NFCT_INTENSET_AUTOCOLRESSTARTED_Set|macro|NFCT_INTENSET_AUTOCOLRESSTARTED_Set
DECL|NFCT_INTENSET_COLLISION_Disabled|macro|NFCT_INTENSET_COLLISION_Disabled
DECL|NFCT_INTENSET_COLLISION_Enabled|macro|NFCT_INTENSET_COLLISION_Enabled
DECL|NFCT_INTENSET_COLLISION_Msk|macro|NFCT_INTENSET_COLLISION_Msk
DECL|NFCT_INTENSET_COLLISION_Pos|macro|NFCT_INTENSET_COLLISION_Pos
DECL|NFCT_INTENSET_COLLISION_Set|macro|NFCT_INTENSET_COLLISION_Set
DECL|NFCT_INTENSET_ENDRX_Disabled|macro|NFCT_INTENSET_ENDRX_Disabled
DECL|NFCT_INTENSET_ENDRX_Enabled|macro|NFCT_INTENSET_ENDRX_Enabled
DECL|NFCT_INTENSET_ENDRX_Msk|macro|NFCT_INTENSET_ENDRX_Msk
DECL|NFCT_INTENSET_ENDRX_Pos|macro|NFCT_INTENSET_ENDRX_Pos
DECL|NFCT_INTENSET_ENDRX_Set|macro|NFCT_INTENSET_ENDRX_Set
DECL|NFCT_INTENSET_ENDTX_Disabled|macro|NFCT_INTENSET_ENDTX_Disabled
DECL|NFCT_INTENSET_ENDTX_Enabled|macro|NFCT_INTENSET_ENDTX_Enabled
DECL|NFCT_INTENSET_ENDTX_Msk|macro|NFCT_INTENSET_ENDTX_Msk
DECL|NFCT_INTENSET_ENDTX_Pos|macro|NFCT_INTENSET_ENDTX_Pos
DECL|NFCT_INTENSET_ENDTX_Set|macro|NFCT_INTENSET_ENDTX_Set
DECL|NFCT_INTENSET_ERROR_Disabled|macro|NFCT_INTENSET_ERROR_Disabled
DECL|NFCT_INTENSET_ERROR_Enabled|macro|NFCT_INTENSET_ERROR_Enabled
DECL|NFCT_INTENSET_ERROR_Msk|macro|NFCT_INTENSET_ERROR_Msk
DECL|NFCT_INTENSET_ERROR_Pos|macro|NFCT_INTENSET_ERROR_Pos
DECL|NFCT_INTENSET_ERROR_Set|macro|NFCT_INTENSET_ERROR_Set
DECL|NFCT_INTENSET_FIELDDETECTED_Disabled|macro|NFCT_INTENSET_FIELDDETECTED_Disabled
DECL|NFCT_INTENSET_FIELDDETECTED_Enabled|macro|NFCT_INTENSET_FIELDDETECTED_Enabled
DECL|NFCT_INTENSET_FIELDDETECTED_Msk|macro|NFCT_INTENSET_FIELDDETECTED_Msk
DECL|NFCT_INTENSET_FIELDDETECTED_Pos|macro|NFCT_INTENSET_FIELDDETECTED_Pos
DECL|NFCT_INTENSET_FIELDDETECTED_Set|macro|NFCT_INTENSET_FIELDDETECTED_Set
DECL|NFCT_INTENSET_FIELDLOST_Disabled|macro|NFCT_INTENSET_FIELDLOST_Disabled
DECL|NFCT_INTENSET_FIELDLOST_Enabled|macro|NFCT_INTENSET_FIELDLOST_Enabled
DECL|NFCT_INTENSET_FIELDLOST_Msk|macro|NFCT_INTENSET_FIELDLOST_Msk
DECL|NFCT_INTENSET_FIELDLOST_Pos|macro|NFCT_INTENSET_FIELDLOST_Pos
DECL|NFCT_INTENSET_FIELDLOST_Set|macro|NFCT_INTENSET_FIELDLOST_Set
DECL|NFCT_INTENSET_READY_Disabled|macro|NFCT_INTENSET_READY_Disabled
DECL|NFCT_INTENSET_READY_Enabled|macro|NFCT_INTENSET_READY_Enabled
DECL|NFCT_INTENSET_READY_Msk|macro|NFCT_INTENSET_READY_Msk
DECL|NFCT_INTENSET_READY_Pos|macro|NFCT_INTENSET_READY_Pos
DECL|NFCT_INTENSET_READY_Set|macro|NFCT_INTENSET_READY_Set
DECL|NFCT_INTENSET_RXERROR_Disabled|macro|NFCT_INTENSET_RXERROR_Disabled
DECL|NFCT_INTENSET_RXERROR_Enabled|macro|NFCT_INTENSET_RXERROR_Enabled
DECL|NFCT_INTENSET_RXERROR_Msk|macro|NFCT_INTENSET_RXERROR_Msk
DECL|NFCT_INTENSET_RXERROR_Pos|macro|NFCT_INTENSET_RXERROR_Pos
DECL|NFCT_INTENSET_RXERROR_Set|macro|NFCT_INTENSET_RXERROR_Set
DECL|NFCT_INTENSET_RXFRAMEEND_Disabled|macro|NFCT_INTENSET_RXFRAMEEND_Disabled
DECL|NFCT_INTENSET_RXFRAMEEND_Enabled|macro|NFCT_INTENSET_RXFRAMEEND_Enabled
DECL|NFCT_INTENSET_RXFRAMEEND_Msk|macro|NFCT_INTENSET_RXFRAMEEND_Msk
DECL|NFCT_INTENSET_RXFRAMEEND_Pos|macro|NFCT_INTENSET_RXFRAMEEND_Pos
DECL|NFCT_INTENSET_RXFRAMEEND_Set|macro|NFCT_INTENSET_RXFRAMEEND_Set
DECL|NFCT_INTENSET_RXFRAMESTART_Disabled|macro|NFCT_INTENSET_RXFRAMESTART_Disabled
DECL|NFCT_INTENSET_RXFRAMESTART_Enabled|macro|NFCT_INTENSET_RXFRAMESTART_Enabled
DECL|NFCT_INTENSET_RXFRAMESTART_Msk|macro|NFCT_INTENSET_RXFRAMESTART_Msk
DECL|NFCT_INTENSET_RXFRAMESTART_Pos|macro|NFCT_INTENSET_RXFRAMESTART_Pos
DECL|NFCT_INTENSET_RXFRAMESTART_Set|macro|NFCT_INTENSET_RXFRAMESTART_Set
DECL|NFCT_INTENSET_SELECTED_Disabled|macro|NFCT_INTENSET_SELECTED_Disabled
DECL|NFCT_INTENSET_SELECTED_Enabled|macro|NFCT_INTENSET_SELECTED_Enabled
DECL|NFCT_INTENSET_SELECTED_Msk|macro|NFCT_INTENSET_SELECTED_Msk
DECL|NFCT_INTENSET_SELECTED_Pos|macro|NFCT_INTENSET_SELECTED_Pos
DECL|NFCT_INTENSET_SELECTED_Set|macro|NFCT_INTENSET_SELECTED_Set
DECL|NFCT_INTENSET_STARTED_Disabled|macro|NFCT_INTENSET_STARTED_Disabled
DECL|NFCT_INTENSET_STARTED_Enabled|macro|NFCT_INTENSET_STARTED_Enabled
DECL|NFCT_INTENSET_STARTED_Msk|macro|NFCT_INTENSET_STARTED_Msk
DECL|NFCT_INTENSET_STARTED_Pos|macro|NFCT_INTENSET_STARTED_Pos
DECL|NFCT_INTENSET_STARTED_Set|macro|NFCT_INTENSET_STARTED_Set
DECL|NFCT_INTENSET_TXFRAMEEND_Disabled|macro|NFCT_INTENSET_TXFRAMEEND_Disabled
DECL|NFCT_INTENSET_TXFRAMEEND_Enabled|macro|NFCT_INTENSET_TXFRAMEEND_Enabled
DECL|NFCT_INTENSET_TXFRAMEEND_Msk|macro|NFCT_INTENSET_TXFRAMEEND_Msk
DECL|NFCT_INTENSET_TXFRAMEEND_Pos|macro|NFCT_INTENSET_TXFRAMEEND_Pos
DECL|NFCT_INTENSET_TXFRAMEEND_Set|macro|NFCT_INTENSET_TXFRAMEEND_Set
DECL|NFCT_INTENSET_TXFRAMESTART_Disabled|macro|NFCT_INTENSET_TXFRAMESTART_Disabled
DECL|NFCT_INTENSET_TXFRAMESTART_Enabled|macro|NFCT_INTENSET_TXFRAMESTART_Enabled
DECL|NFCT_INTENSET_TXFRAMESTART_Msk|macro|NFCT_INTENSET_TXFRAMESTART_Msk
DECL|NFCT_INTENSET_TXFRAMESTART_Pos|macro|NFCT_INTENSET_TXFRAMESTART_Pos
DECL|NFCT_INTENSET_TXFRAMESTART_Set|macro|NFCT_INTENSET_TXFRAMESTART_Set
DECL|NFCT_INTEN_AUTOCOLRESSTARTED_Disabled|macro|NFCT_INTEN_AUTOCOLRESSTARTED_Disabled
DECL|NFCT_INTEN_AUTOCOLRESSTARTED_Enabled|macro|NFCT_INTEN_AUTOCOLRESSTARTED_Enabled
DECL|NFCT_INTEN_AUTOCOLRESSTARTED_Msk|macro|NFCT_INTEN_AUTOCOLRESSTARTED_Msk
DECL|NFCT_INTEN_AUTOCOLRESSTARTED_Pos|macro|NFCT_INTEN_AUTOCOLRESSTARTED_Pos
DECL|NFCT_INTEN_COLLISION_Disabled|macro|NFCT_INTEN_COLLISION_Disabled
DECL|NFCT_INTEN_COLLISION_Enabled|macro|NFCT_INTEN_COLLISION_Enabled
DECL|NFCT_INTEN_COLLISION_Msk|macro|NFCT_INTEN_COLLISION_Msk
DECL|NFCT_INTEN_COLLISION_Pos|macro|NFCT_INTEN_COLLISION_Pos
DECL|NFCT_INTEN_ENDRX_Disabled|macro|NFCT_INTEN_ENDRX_Disabled
DECL|NFCT_INTEN_ENDRX_Enabled|macro|NFCT_INTEN_ENDRX_Enabled
DECL|NFCT_INTEN_ENDRX_Msk|macro|NFCT_INTEN_ENDRX_Msk
DECL|NFCT_INTEN_ENDRX_Pos|macro|NFCT_INTEN_ENDRX_Pos
DECL|NFCT_INTEN_ENDTX_Disabled|macro|NFCT_INTEN_ENDTX_Disabled
DECL|NFCT_INTEN_ENDTX_Enabled|macro|NFCT_INTEN_ENDTX_Enabled
DECL|NFCT_INTEN_ENDTX_Msk|macro|NFCT_INTEN_ENDTX_Msk
DECL|NFCT_INTEN_ENDTX_Pos|macro|NFCT_INTEN_ENDTX_Pos
DECL|NFCT_INTEN_ERROR_Disabled|macro|NFCT_INTEN_ERROR_Disabled
DECL|NFCT_INTEN_ERROR_Enabled|macro|NFCT_INTEN_ERROR_Enabled
DECL|NFCT_INTEN_ERROR_Msk|macro|NFCT_INTEN_ERROR_Msk
DECL|NFCT_INTEN_ERROR_Pos|macro|NFCT_INTEN_ERROR_Pos
DECL|NFCT_INTEN_FIELDDETECTED_Disabled|macro|NFCT_INTEN_FIELDDETECTED_Disabled
DECL|NFCT_INTEN_FIELDDETECTED_Enabled|macro|NFCT_INTEN_FIELDDETECTED_Enabled
DECL|NFCT_INTEN_FIELDDETECTED_Msk|macro|NFCT_INTEN_FIELDDETECTED_Msk
DECL|NFCT_INTEN_FIELDDETECTED_Pos|macro|NFCT_INTEN_FIELDDETECTED_Pos
DECL|NFCT_INTEN_FIELDLOST_Disabled|macro|NFCT_INTEN_FIELDLOST_Disabled
DECL|NFCT_INTEN_FIELDLOST_Enabled|macro|NFCT_INTEN_FIELDLOST_Enabled
DECL|NFCT_INTEN_FIELDLOST_Msk|macro|NFCT_INTEN_FIELDLOST_Msk
DECL|NFCT_INTEN_FIELDLOST_Pos|macro|NFCT_INTEN_FIELDLOST_Pos
DECL|NFCT_INTEN_READY_Disabled|macro|NFCT_INTEN_READY_Disabled
DECL|NFCT_INTEN_READY_Enabled|macro|NFCT_INTEN_READY_Enabled
DECL|NFCT_INTEN_READY_Msk|macro|NFCT_INTEN_READY_Msk
DECL|NFCT_INTEN_READY_Pos|macro|NFCT_INTEN_READY_Pos
DECL|NFCT_INTEN_RXERROR_Disabled|macro|NFCT_INTEN_RXERROR_Disabled
DECL|NFCT_INTEN_RXERROR_Enabled|macro|NFCT_INTEN_RXERROR_Enabled
DECL|NFCT_INTEN_RXERROR_Msk|macro|NFCT_INTEN_RXERROR_Msk
DECL|NFCT_INTEN_RXERROR_Pos|macro|NFCT_INTEN_RXERROR_Pos
DECL|NFCT_INTEN_RXFRAMEEND_Disabled|macro|NFCT_INTEN_RXFRAMEEND_Disabled
DECL|NFCT_INTEN_RXFRAMEEND_Enabled|macro|NFCT_INTEN_RXFRAMEEND_Enabled
DECL|NFCT_INTEN_RXFRAMEEND_Msk|macro|NFCT_INTEN_RXFRAMEEND_Msk
DECL|NFCT_INTEN_RXFRAMEEND_Pos|macro|NFCT_INTEN_RXFRAMEEND_Pos
DECL|NFCT_INTEN_RXFRAMESTART_Disabled|macro|NFCT_INTEN_RXFRAMESTART_Disabled
DECL|NFCT_INTEN_RXFRAMESTART_Enabled|macro|NFCT_INTEN_RXFRAMESTART_Enabled
DECL|NFCT_INTEN_RXFRAMESTART_Msk|macro|NFCT_INTEN_RXFRAMESTART_Msk
DECL|NFCT_INTEN_RXFRAMESTART_Pos|macro|NFCT_INTEN_RXFRAMESTART_Pos
DECL|NFCT_INTEN_SELECTED_Disabled|macro|NFCT_INTEN_SELECTED_Disabled
DECL|NFCT_INTEN_SELECTED_Enabled|macro|NFCT_INTEN_SELECTED_Enabled
DECL|NFCT_INTEN_SELECTED_Msk|macro|NFCT_INTEN_SELECTED_Msk
DECL|NFCT_INTEN_SELECTED_Pos|macro|NFCT_INTEN_SELECTED_Pos
DECL|NFCT_INTEN_STARTED_Disabled|macro|NFCT_INTEN_STARTED_Disabled
DECL|NFCT_INTEN_STARTED_Enabled|macro|NFCT_INTEN_STARTED_Enabled
DECL|NFCT_INTEN_STARTED_Msk|macro|NFCT_INTEN_STARTED_Msk
DECL|NFCT_INTEN_STARTED_Pos|macro|NFCT_INTEN_STARTED_Pos
DECL|NFCT_INTEN_TXFRAMEEND_Disabled|macro|NFCT_INTEN_TXFRAMEEND_Disabled
DECL|NFCT_INTEN_TXFRAMEEND_Enabled|macro|NFCT_INTEN_TXFRAMEEND_Enabled
DECL|NFCT_INTEN_TXFRAMEEND_Msk|macro|NFCT_INTEN_TXFRAMEEND_Msk
DECL|NFCT_INTEN_TXFRAMEEND_Pos|macro|NFCT_INTEN_TXFRAMEEND_Pos
DECL|NFCT_INTEN_TXFRAMESTART_Disabled|macro|NFCT_INTEN_TXFRAMESTART_Disabled
DECL|NFCT_INTEN_TXFRAMESTART_Enabled|macro|NFCT_INTEN_TXFRAMESTART_Enabled
DECL|NFCT_INTEN_TXFRAMESTART_Msk|macro|NFCT_INTEN_TXFRAMESTART_Msk
DECL|NFCT_INTEN_TXFRAMESTART_Pos|macro|NFCT_INTEN_TXFRAMESTART_Pos
DECL|NFCT_MAXLEN_MAXLEN_Msk|macro|NFCT_MAXLEN_MAXLEN_Msk
DECL|NFCT_MAXLEN_MAXLEN_Pos|macro|NFCT_MAXLEN_MAXLEN_Pos
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk|macro|NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos|macro|NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk|macro|NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos|macro|NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk|macro|NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk
DECL|NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos|macro|NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk|macro|NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos|macro|NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk|macro|NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos|macro|NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk|macro|NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk
DECL|NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos|macro|NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos
DECL|NFCT_NFCID1_LAST_NFCID1_W_Msk|macro|NFCT_NFCID1_LAST_NFCID1_W_Msk
DECL|NFCT_NFCID1_LAST_NFCID1_W_Pos|macro|NFCT_NFCID1_LAST_NFCID1_W_Pos
DECL|NFCT_NFCID1_LAST_NFCID1_X_Msk|macro|NFCT_NFCID1_LAST_NFCID1_X_Msk
DECL|NFCT_NFCID1_LAST_NFCID1_X_Pos|macro|NFCT_NFCID1_LAST_NFCID1_X_Pos
DECL|NFCT_NFCID1_LAST_NFCID1_Y_Msk|macro|NFCT_NFCID1_LAST_NFCID1_Y_Msk
DECL|NFCT_NFCID1_LAST_NFCID1_Y_Pos|macro|NFCT_NFCID1_LAST_NFCID1_Y_Pos
DECL|NFCT_NFCID1_LAST_NFCID1_Z_Msk|macro|NFCT_NFCID1_LAST_NFCID1_Z_Msk
DECL|NFCT_NFCID1_LAST_NFCID1_Z_Pos|macro|NFCT_NFCID1_LAST_NFCID1_Z_Pos
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Disabled|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Disabled
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_FrameDelay|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_FrameDelay
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Idle|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Idle
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Msk|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Msk
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_RampUp|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_RampUp
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Receive|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Receive
DECL|NFCT_NFCTAGSTATE_NFCTAGSTATE_Transmit|macro|NFCT_NFCTAGSTATE_NFCTAGSTATE_Transmit
DECL|NFCT_PACKETPTR_PTR_Msk|macro|NFCT_PACKETPTR_PTR_Msk
DECL|NFCT_PACKETPTR_PTR_Pos|macro|NFCT_PACKETPTR_PTR_Pos
DECL|NFCT_RXD_AMOUNT_RXDATABITS_Msk|macro|NFCT_RXD_AMOUNT_RXDATABITS_Msk
DECL|NFCT_RXD_AMOUNT_RXDATABITS_Pos|macro|NFCT_RXD_AMOUNT_RXDATABITS_Pos
DECL|NFCT_RXD_AMOUNT_RXDATABYTES_Msk|macro|NFCT_RXD_AMOUNT_RXDATABYTES_Msk
DECL|NFCT_RXD_AMOUNT_RXDATABYTES_Pos|macro|NFCT_RXD_AMOUNT_RXDATABYTES_Pos
DECL|NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX|macro|NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX
DECL|NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk|macro|NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk
DECL|NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX|macro|NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX
DECL|NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos|macro|NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos
DECL|NFCT_RXD_FRAMECONFIG_PARITY_Msk|macro|NFCT_RXD_FRAMECONFIG_PARITY_Msk
DECL|NFCT_RXD_FRAMECONFIG_PARITY_NoParity|macro|NFCT_RXD_FRAMECONFIG_PARITY_NoParity
DECL|NFCT_RXD_FRAMECONFIG_PARITY_Parity|macro|NFCT_RXD_FRAMECONFIG_PARITY_Parity
DECL|NFCT_RXD_FRAMECONFIG_PARITY_Pos|macro|NFCT_RXD_FRAMECONFIG_PARITY_Pos
DECL|NFCT_RXD_FRAMECONFIG_SOF_Msk|macro|NFCT_RXD_FRAMECONFIG_SOF_Msk
DECL|NFCT_RXD_FRAMECONFIG_SOF_NoSoF|macro|NFCT_RXD_FRAMECONFIG_SOF_NoSoF
DECL|NFCT_RXD_FRAMECONFIG_SOF_Pos|macro|NFCT_RXD_FRAMECONFIG_SOF_Pos
DECL|NFCT_RXD_FRAMECONFIG_SOF_SoF|macro|NFCT_RXD_FRAMECONFIG_SOF_SoF
DECL|NFCT_SELRES_CASCADE_Msk|macro|NFCT_SELRES_CASCADE_Msk
DECL|NFCT_SELRES_CASCADE_Pos|macro|NFCT_SELRES_CASCADE_Pos
DECL|NFCT_SELRES_PROTOCOL_Msk|macro|NFCT_SELRES_PROTOCOL_Msk
DECL|NFCT_SELRES_PROTOCOL_Pos|macro|NFCT_SELRES_PROTOCOL_Pos
DECL|NFCT_SELRES_RFU10_Msk|macro|NFCT_SELRES_RFU10_Msk
DECL|NFCT_SELRES_RFU10_Pos|macro|NFCT_SELRES_RFU10_Pos
DECL|NFCT_SELRES_RFU43_Msk|macro|NFCT_SELRES_RFU43_Msk
DECL|NFCT_SELRES_RFU43_Pos|macro|NFCT_SELRES_RFU43_Pos
DECL|NFCT_SELRES_RFU7_Msk|macro|NFCT_SELRES_RFU7_Msk
DECL|NFCT_SELRES_RFU7_Pos|macro|NFCT_SELRES_RFU7_Pos
DECL|NFCT_SENSRES_BITFRAMESDD_Msk|macro|NFCT_SENSRES_BITFRAMESDD_Msk
DECL|NFCT_SENSRES_BITFRAMESDD_Pos|macro|NFCT_SENSRES_BITFRAMESDD_Pos
DECL|NFCT_SENSRES_BITFRAMESDD_SDD00000|macro|NFCT_SENSRES_BITFRAMESDD_SDD00000
DECL|NFCT_SENSRES_BITFRAMESDD_SDD00001|macro|NFCT_SENSRES_BITFRAMESDD_SDD00001
DECL|NFCT_SENSRES_BITFRAMESDD_SDD00010|macro|NFCT_SENSRES_BITFRAMESDD_SDD00010
DECL|NFCT_SENSRES_BITFRAMESDD_SDD00100|macro|NFCT_SENSRES_BITFRAMESDD_SDD00100
DECL|NFCT_SENSRES_BITFRAMESDD_SDD01000|macro|NFCT_SENSRES_BITFRAMESDD_SDD01000
DECL|NFCT_SENSRES_BITFRAMESDD_SDD10000|macro|NFCT_SENSRES_BITFRAMESDD_SDD10000
DECL|NFCT_SENSRES_NFCIDSIZE_Msk|macro|NFCT_SENSRES_NFCIDSIZE_Msk
DECL|NFCT_SENSRES_NFCIDSIZE_NFCID1Double|macro|NFCT_SENSRES_NFCIDSIZE_NFCID1Double
DECL|NFCT_SENSRES_NFCIDSIZE_NFCID1Single|macro|NFCT_SENSRES_NFCIDSIZE_NFCID1Single
DECL|NFCT_SENSRES_NFCIDSIZE_NFCID1Triple|macro|NFCT_SENSRES_NFCIDSIZE_NFCID1Triple
DECL|NFCT_SENSRES_NFCIDSIZE_Pos|macro|NFCT_SENSRES_NFCIDSIZE_Pos
DECL|NFCT_SENSRES_PLATFCONFIG_Msk|macro|NFCT_SENSRES_PLATFCONFIG_Msk
DECL|NFCT_SENSRES_PLATFCONFIG_Pos|macro|NFCT_SENSRES_PLATFCONFIG_Pos
DECL|NFCT_SENSRES_RFU5_Msk|macro|NFCT_SENSRES_RFU5_Msk
DECL|NFCT_SENSRES_RFU5_Pos|macro|NFCT_SENSRES_RFU5_Pos
DECL|NFCT_SENSRES_RFU74_Msk|macro|NFCT_SENSRES_RFU74_Msk
DECL|NFCT_SENSRES_RFU74_Pos|macro|NFCT_SENSRES_RFU74_Pos
DECL|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled|macro|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled
DECL|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled|macro|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled
DECL|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk|macro|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk
DECL|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos|macro|NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos
DECL|NFCT_SHORTS_FIELDLOST_SENSE_Disabled|macro|NFCT_SHORTS_FIELDLOST_SENSE_Disabled
DECL|NFCT_SHORTS_FIELDLOST_SENSE_Enabled|macro|NFCT_SHORTS_FIELDLOST_SENSE_Enabled
DECL|NFCT_SHORTS_FIELDLOST_SENSE_Msk|macro|NFCT_SHORTS_FIELDLOST_SENSE_Msk
DECL|NFCT_SHORTS_FIELDLOST_SENSE_Pos|macro|NFCT_SHORTS_FIELDLOST_SENSE_Pos
DECL|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Disabled|macro|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Disabled
DECL|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Enabled|macro|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Enabled
DECL|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Msk|macro|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Msk
DECL|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos|macro|NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos
DECL|NFCT_TXD_AMOUNT_TXDATABITS_Msk|macro|NFCT_TXD_AMOUNT_TXDATABITS_Msk
DECL|NFCT_TXD_AMOUNT_TXDATABITS_Pos|macro|NFCT_TXD_AMOUNT_TXDATABITS_Pos
DECL|NFCT_TXD_AMOUNT_TXDATABYTES_Msk|macro|NFCT_TXD_AMOUNT_TXDATABYTES_Msk
DECL|NFCT_TXD_AMOUNT_TXDATABYTES_Pos|macro|NFCT_TXD_AMOUNT_TXDATABYTES_Pos
DECL|NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX|macro|NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX
DECL|NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk|macro|NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk
DECL|NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX|macro|NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX
DECL|NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos|macro|NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos
DECL|NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd|macro|NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd
DECL|NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart|macro|NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart
DECL|NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk|macro|NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk
DECL|NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos|macro|NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos
DECL|NFCT_TXD_FRAMECONFIG_PARITY_Msk|macro|NFCT_TXD_FRAMECONFIG_PARITY_Msk
DECL|NFCT_TXD_FRAMECONFIG_PARITY_NoParity|macro|NFCT_TXD_FRAMECONFIG_PARITY_NoParity
DECL|NFCT_TXD_FRAMECONFIG_PARITY_Parity|macro|NFCT_TXD_FRAMECONFIG_PARITY_Parity
DECL|NFCT_TXD_FRAMECONFIG_PARITY_Pos|macro|NFCT_TXD_FRAMECONFIG_PARITY_Pos
DECL|NFCT_TXD_FRAMECONFIG_SOF_Msk|macro|NFCT_TXD_FRAMECONFIG_SOF_Msk
DECL|NFCT_TXD_FRAMECONFIG_SOF_NoSoF|macro|NFCT_TXD_FRAMECONFIG_SOF_NoSoF
DECL|NFCT_TXD_FRAMECONFIG_SOF_Pos|macro|NFCT_TXD_FRAMECONFIG_SOF_Pos
DECL|NFCT_TXD_FRAMECONFIG_SOF_SoF|macro|NFCT_TXD_FRAMECONFIG_SOF_SoF
DECL|NVMC_CONFIG_WEN_Een|macro|NVMC_CONFIG_WEN_Een
DECL|NVMC_CONFIG_WEN_Msk|macro|NVMC_CONFIG_WEN_Msk
DECL|NVMC_CONFIG_WEN_Pos|macro|NVMC_CONFIG_WEN_Pos
DECL|NVMC_CONFIG_WEN_Ren|macro|NVMC_CONFIG_WEN_Ren
DECL|NVMC_CONFIG_WEN_Wen|macro|NVMC_CONFIG_WEN_Wen
DECL|NVMC_ERASEALL_ERASEALL_Erase|macro|NVMC_ERASEALL_ERASEALL_Erase
DECL|NVMC_ERASEALL_ERASEALL_Msk|macro|NVMC_ERASEALL_ERASEALL_Msk
DECL|NVMC_ERASEALL_ERASEALL_NoOperation|macro|NVMC_ERASEALL_ERASEALL_NoOperation
DECL|NVMC_ERASEALL_ERASEALL_Pos|macro|NVMC_ERASEALL_ERASEALL_Pos
DECL|NVMC_ERASEPAGE_ERASEPAGE_Msk|macro|NVMC_ERASEPAGE_ERASEPAGE_Msk
DECL|NVMC_ERASEPAGE_ERASEPAGE_Pos|macro|NVMC_ERASEPAGE_ERASEPAGE_Pos
DECL|NVMC_ERASEPCR0_ERASEPCR0_Msk|macro|NVMC_ERASEPCR0_ERASEPCR0_Msk
DECL|NVMC_ERASEPCR0_ERASEPCR0_Pos|macro|NVMC_ERASEPCR0_ERASEPCR0_Pos
DECL|NVMC_ERASEPCR1_ERASEPCR1_Msk|macro|NVMC_ERASEPCR1_ERASEPCR1_Msk
DECL|NVMC_ERASEPCR1_ERASEPCR1_Pos|macro|NVMC_ERASEPCR1_ERASEPCR1_Pos
DECL|NVMC_ERASEUICR_ERASEUICR_Erase|macro|NVMC_ERASEUICR_ERASEUICR_Erase
DECL|NVMC_ERASEUICR_ERASEUICR_Msk|macro|NVMC_ERASEUICR_ERASEUICR_Msk
DECL|NVMC_ERASEUICR_ERASEUICR_NoOperation|macro|NVMC_ERASEUICR_ERASEUICR_NoOperation
DECL|NVMC_ERASEUICR_ERASEUICR_Pos|macro|NVMC_ERASEUICR_ERASEUICR_Pos
DECL|NVMC_ICACHECNF_CACHEEN_Disabled|macro|NVMC_ICACHECNF_CACHEEN_Disabled
DECL|NVMC_ICACHECNF_CACHEEN_Enabled|macro|NVMC_ICACHECNF_CACHEEN_Enabled
DECL|NVMC_ICACHECNF_CACHEEN_Msk|macro|NVMC_ICACHECNF_CACHEEN_Msk
DECL|NVMC_ICACHECNF_CACHEEN_Pos|macro|NVMC_ICACHECNF_CACHEEN_Pos
DECL|NVMC_ICACHECNF_CACHEPROFEN_Disabled|macro|NVMC_ICACHECNF_CACHEPROFEN_Disabled
DECL|NVMC_ICACHECNF_CACHEPROFEN_Enabled|macro|NVMC_ICACHECNF_CACHEPROFEN_Enabled
DECL|NVMC_ICACHECNF_CACHEPROFEN_Msk|macro|NVMC_ICACHECNF_CACHEPROFEN_Msk
DECL|NVMC_ICACHECNF_CACHEPROFEN_Pos|macro|NVMC_ICACHECNF_CACHEPROFEN_Pos
DECL|NVMC_IHIT_HITS_Msk|macro|NVMC_IHIT_HITS_Msk
DECL|NVMC_IHIT_HITS_Pos|macro|NVMC_IHIT_HITS_Pos
DECL|NVMC_IMISS_MISSES_Msk|macro|NVMC_IMISS_MISSES_Msk
DECL|NVMC_IMISS_MISSES_Pos|macro|NVMC_IMISS_MISSES_Pos
DECL|NVMC_READY_READY_Busy|macro|NVMC_READY_READY_Busy
DECL|NVMC_READY_READY_Msk|macro|NVMC_READY_READY_Msk
DECL|NVMC_READY_READY_Pos|macro|NVMC_READY_READY_Pos
DECL|NVMC_READY_READY_Ready|macro|NVMC_READY_READY_Ready
DECL|PDM_ENABLE_ENABLE_Disabled|macro|PDM_ENABLE_ENABLE_Disabled
DECL|PDM_ENABLE_ENABLE_Enabled|macro|PDM_ENABLE_ENABLE_Enabled
DECL|PDM_ENABLE_ENABLE_Msk|macro|PDM_ENABLE_ENABLE_Msk
DECL|PDM_ENABLE_ENABLE_Pos|macro|PDM_ENABLE_ENABLE_Pos
DECL|PDM_GAINL_GAINL_DefaultGain|macro|PDM_GAINL_GAINL_DefaultGain
DECL|PDM_GAINL_GAINL_MaxGain|macro|PDM_GAINL_GAINL_MaxGain
DECL|PDM_GAINL_GAINL_MinGain|macro|PDM_GAINL_GAINL_MinGain
DECL|PDM_GAINL_GAINL_Msk|macro|PDM_GAINL_GAINL_Msk
DECL|PDM_GAINL_GAINL_Pos|macro|PDM_GAINL_GAINL_Pos
DECL|PDM_GAINR_GAINR_DefaultGain|macro|PDM_GAINR_GAINR_DefaultGain
DECL|PDM_GAINR_GAINR_MaxGain|macro|PDM_GAINR_GAINR_MaxGain
DECL|PDM_GAINR_GAINR_MinGain|macro|PDM_GAINR_GAINR_MinGain
DECL|PDM_GAINR_GAINR_Msk|macro|PDM_GAINR_GAINR_Msk
DECL|PDM_GAINR_GAINR_Pos|macro|PDM_GAINR_GAINR_Pos
DECL|PDM_INTENCLR_END_Clear|macro|PDM_INTENCLR_END_Clear
DECL|PDM_INTENCLR_END_Disabled|macro|PDM_INTENCLR_END_Disabled
DECL|PDM_INTENCLR_END_Enabled|macro|PDM_INTENCLR_END_Enabled
DECL|PDM_INTENCLR_END_Msk|macro|PDM_INTENCLR_END_Msk
DECL|PDM_INTENCLR_END_Pos|macro|PDM_INTENCLR_END_Pos
DECL|PDM_INTENCLR_STARTED_Clear|macro|PDM_INTENCLR_STARTED_Clear
DECL|PDM_INTENCLR_STARTED_Disabled|macro|PDM_INTENCLR_STARTED_Disabled
DECL|PDM_INTENCLR_STARTED_Enabled|macro|PDM_INTENCLR_STARTED_Enabled
DECL|PDM_INTENCLR_STARTED_Msk|macro|PDM_INTENCLR_STARTED_Msk
DECL|PDM_INTENCLR_STARTED_Pos|macro|PDM_INTENCLR_STARTED_Pos
DECL|PDM_INTENCLR_STOPPED_Clear|macro|PDM_INTENCLR_STOPPED_Clear
DECL|PDM_INTENCLR_STOPPED_Disabled|macro|PDM_INTENCLR_STOPPED_Disabled
DECL|PDM_INTENCLR_STOPPED_Enabled|macro|PDM_INTENCLR_STOPPED_Enabled
DECL|PDM_INTENCLR_STOPPED_Msk|macro|PDM_INTENCLR_STOPPED_Msk
DECL|PDM_INTENCLR_STOPPED_Pos|macro|PDM_INTENCLR_STOPPED_Pos
DECL|PDM_INTENSET_END_Disabled|macro|PDM_INTENSET_END_Disabled
DECL|PDM_INTENSET_END_Enabled|macro|PDM_INTENSET_END_Enabled
DECL|PDM_INTENSET_END_Msk|macro|PDM_INTENSET_END_Msk
DECL|PDM_INTENSET_END_Pos|macro|PDM_INTENSET_END_Pos
DECL|PDM_INTENSET_END_Set|macro|PDM_INTENSET_END_Set
DECL|PDM_INTENSET_STARTED_Disabled|macro|PDM_INTENSET_STARTED_Disabled
DECL|PDM_INTENSET_STARTED_Enabled|macro|PDM_INTENSET_STARTED_Enabled
DECL|PDM_INTENSET_STARTED_Msk|macro|PDM_INTENSET_STARTED_Msk
DECL|PDM_INTENSET_STARTED_Pos|macro|PDM_INTENSET_STARTED_Pos
DECL|PDM_INTENSET_STARTED_Set|macro|PDM_INTENSET_STARTED_Set
DECL|PDM_INTENSET_STOPPED_Disabled|macro|PDM_INTENSET_STOPPED_Disabled
DECL|PDM_INTENSET_STOPPED_Enabled|macro|PDM_INTENSET_STOPPED_Enabled
DECL|PDM_INTENSET_STOPPED_Msk|macro|PDM_INTENSET_STOPPED_Msk
DECL|PDM_INTENSET_STOPPED_Pos|macro|PDM_INTENSET_STOPPED_Pos
DECL|PDM_INTENSET_STOPPED_Set|macro|PDM_INTENSET_STOPPED_Set
DECL|PDM_INTEN_END_Disabled|macro|PDM_INTEN_END_Disabled
DECL|PDM_INTEN_END_Enabled|macro|PDM_INTEN_END_Enabled
DECL|PDM_INTEN_END_Msk|macro|PDM_INTEN_END_Msk
DECL|PDM_INTEN_END_Pos|macro|PDM_INTEN_END_Pos
DECL|PDM_INTEN_STARTED_Disabled|macro|PDM_INTEN_STARTED_Disabled
DECL|PDM_INTEN_STARTED_Enabled|macro|PDM_INTEN_STARTED_Enabled
DECL|PDM_INTEN_STARTED_Msk|macro|PDM_INTEN_STARTED_Msk
DECL|PDM_INTEN_STARTED_Pos|macro|PDM_INTEN_STARTED_Pos
DECL|PDM_INTEN_STOPPED_Disabled|macro|PDM_INTEN_STOPPED_Disabled
DECL|PDM_INTEN_STOPPED_Enabled|macro|PDM_INTEN_STOPPED_Enabled
DECL|PDM_INTEN_STOPPED_Msk|macro|PDM_INTEN_STOPPED_Msk
DECL|PDM_INTEN_STOPPED_Pos|macro|PDM_INTEN_STOPPED_Pos
DECL|PDM_MODE_EDGE_LeftFalling|macro|PDM_MODE_EDGE_LeftFalling
DECL|PDM_MODE_EDGE_LeftRising|macro|PDM_MODE_EDGE_LeftRising
DECL|PDM_MODE_EDGE_Msk|macro|PDM_MODE_EDGE_Msk
DECL|PDM_MODE_EDGE_Pos|macro|PDM_MODE_EDGE_Pos
DECL|PDM_MODE_OPERATION_Mono|macro|PDM_MODE_OPERATION_Mono
DECL|PDM_MODE_OPERATION_Msk|macro|PDM_MODE_OPERATION_Msk
DECL|PDM_MODE_OPERATION_Pos|macro|PDM_MODE_OPERATION_Pos
DECL|PDM_MODE_OPERATION_Stereo|macro|PDM_MODE_OPERATION_Stereo
DECL|PDM_PDMCLKCTRL_FREQ_1000K|macro|PDM_PDMCLKCTRL_FREQ_1000K
DECL|PDM_PDMCLKCTRL_FREQ_1067K|macro|PDM_PDMCLKCTRL_FREQ_1067K
DECL|PDM_PDMCLKCTRL_FREQ_1231K|macro|PDM_PDMCLKCTRL_FREQ_1231K
DECL|PDM_PDMCLKCTRL_FREQ_1280K|macro|PDM_PDMCLKCTRL_FREQ_1280K
DECL|PDM_PDMCLKCTRL_FREQ_1333K|macro|PDM_PDMCLKCTRL_FREQ_1333K
DECL|PDM_PDMCLKCTRL_FREQ_Default|macro|PDM_PDMCLKCTRL_FREQ_Default
DECL|PDM_PDMCLKCTRL_FREQ_Msk|macro|PDM_PDMCLKCTRL_FREQ_Msk
DECL|PDM_PDMCLKCTRL_FREQ_Pos|macro|PDM_PDMCLKCTRL_FREQ_Pos
DECL|PDM_PSEL_CLK_CONNECT_Connected|macro|PDM_PSEL_CLK_CONNECT_Connected
DECL|PDM_PSEL_CLK_CONNECT_Disconnected|macro|PDM_PSEL_CLK_CONNECT_Disconnected
DECL|PDM_PSEL_CLK_CONNECT_Msk|macro|PDM_PSEL_CLK_CONNECT_Msk
DECL|PDM_PSEL_CLK_CONNECT_Pos|macro|PDM_PSEL_CLK_CONNECT_Pos
DECL|PDM_PSEL_CLK_PIN_Msk|macro|PDM_PSEL_CLK_PIN_Msk
DECL|PDM_PSEL_CLK_PIN_Pos|macro|PDM_PSEL_CLK_PIN_Pos
DECL|PDM_PSEL_CLK_PORT_Msk|macro|PDM_PSEL_CLK_PORT_Msk
DECL|PDM_PSEL_CLK_PORT_Pos|macro|PDM_PSEL_CLK_PORT_Pos
DECL|PDM_PSEL_DIN_CONNECT_Connected|macro|PDM_PSEL_DIN_CONNECT_Connected
DECL|PDM_PSEL_DIN_CONNECT_Disconnected|macro|PDM_PSEL_DIN_CONNECT_Disconnected
DECL|PDM_PSEL_DIN_CONNECT_Msk|macro|PDM_PSEL_DIN_CONNECT_Msk
DECL|PDM_PSEL_DIN_CONNECT_Pos|macro|PDM_PSEL_DIN_CONNECT_Pos
DECL|PDM_PSEL_DIN_PIN_Msk|macro|PDM_PSEL_DIN_PIN_Msk
DECL|PDM_PSEL_DIN_PIN_Pos|macro|PDM_PSEL_DIN_PIN_Pos
DECL|PDM_PSEL_DIN_PORT_Msk|macro|PDM_PSEL_DIN_PORT_Msk
DECL|PDM_PSEL_DIN_PORT_Pos|macro|PDM_PSEL_DIN_PORT_Pos
DECL|PDM_RATIO_RATIO_Msk|macro|PDM_RATIO_RATIO_Msk
DECL|PDM_RATIO_RATIO_Pos|macro|PDM_RATIO_RATIO_Pos
DECL|PDM_RATIO_RATIO_Ratio64|macro|PDM_RATIO_RATIO_Ratio64
DECL|PDM_RATIO_RATIO_Ratio80|macro|PDM_RATIO_RATIO_Ratio80
DECL|PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk|macro|PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk
DECL|PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos|macro|PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos
DECL|PDM_SAMPLE_PTR_SAMPLEPTR_Msk|macro|PDM_SAMPLE_PTR_SAMPLEPTR_Msk
DECL|PDM_SAMPLE_PTR_SAMPLEPTR_Pos|macro|PDM_SAMPLE_PTR_SAMPLEPTR_Pos
DECL|POWER_DCDCEN0_DCDCEN_Disabled|macro|POWER_DCDCEN0_DCDCEN_Disabled
DECL|POWER_DCDCEN0_DCDCEN_Enabled|macro|POWER_DCDCEN0_DCDCEN_Enabled
DECL|POWER_DCDCEN0_DCDCEN_Msk|macro|POWER_DCDCEN0_DCDCEN_Msk
DECL|POWER_DCDCEN0_DCDCEN_Pos|macro|POWER_DCDCEN0_DCDCEN_Pos
DECL|POWER_DCDCEN_DCDCEN_Disabled|macro|POWER_DCDCEN_DCDCEN_Disabled
DECL|POWER_DCDCEN_DCDCEN_Enabled|macro|POWER_DCDCEN_DCDCEN_Enabled
DECL|POWER_DCDCEN_DCDCEN_Msk|macro|POWER_DCDCEN_DCDCEN_Msk
DECL|POWER_DCDCEN_DCDCEN_Pos|macro|POWER_DCDCEN_DCDCEN_Pos
DECL|POWER_GPREGRET2_GPREGRET_Msk|macro|POWER_GPREGRET2_GPREGRET_Msk
DECL|POWER_GPREGRET2_GPREGRET_Pos|macro|POWER_GPREGRET2_GPREGRET_Pos
DECL|POWER_GPREGRET_GPREGRET_Msk|macro|POWER_GPREGRET_GPREGRET_Msk
DECL|POWER_GPREGRET_GPREGRET_Pos|macro|POWER_GPREGRET_GPREGRET_Pos
DECL|POWER_INTENCLR_POFWARN_Clear|macro|POWER_INTENCLR_POFWARN_Clear
DECL|POWER_INTENCLR_POFWARN_Disabled|macro|POWER_INTENCLR_POFWARN_Disabled
DECL|POWER_INTENCLR_POFWARN_Enabled|macro|POWER_INTENCLR_POFWARN_Enabled
DECL|POWER_INTENCLR_POFWARN_Msk|macro|POWER_INTENCLR_POFWARN_Msk
DECL|POWER_INTENCLR_POFWARN_Pos|macro|POWER_INTENCLR_POFWARN_Pos
DECL|POWER_INTENCLR_SLEEPENTER_Clear|macro|POWER_INTENCLR_SLEEPENTER_Clear
DECL|POWER_INTENCLR_SLEEPENTER_Disabled|macro|POWER_INTENCLR_SLEEPENTER_Disabled
DECL|POWER_INTENCLR_SLEEPENTER_Enabled|macro|POWER_INTENCLR_SLEEPENTER_Enabled
DECL|POWER_INTENCLR_SLEEPENTER_Msk|macro|POWER_INTENCLR_SLEEPENTER_Msk
DECL|POWER_INTENCLR_SLEEPENTER_Pos|macro|POWER_INTENCLR_SLEEPENTER_Pos
DECL|POWER_INTENCLR_SLEEPEXIT_Clear|macro|POWER_INTENCLR_SLEEPEXIT_Clear
DECL|POWER_INTENCLR_SLEEPEXIT_Disabled|macro|POWER_INTENCLR_SLEEPEXIT_Disabled
DECL|POWER_INTENCLR_SLEEPEXIT_Enabled|macro|POWER_INTENCLR_SLEEPEXIT_Enabled
DECL|POWER_INTENCLR_SLEEPEXIT_Msk|macro|POWER_INTENCLR_SLEEPEXIT_Msk
DECL|POWER_INTENCLR_SLEEPEXIT_Pos|macro|POWER_INTENCLR_SLEEPEXIT_Pos
DECL|POWER_INTENCLR_USBDETECTED_Clear|macro|POWER_INTENCLR_USBDETECTED_Clear
DECL|POWER_INTENCLR_USBDETECTED_Disabled|macro|POWER_INTENCLR_USBDETECTED_Disabled
DECL|POWER_INTENCLR_USBDETECTED_Enabled|macro|POWER_INTENCLR_USBDETECTED_Enabled
DECL|POWER_INTENCLR_USBDETECTED_Msk|macro|POWER_INTENCLR_USBDETECTED_Msk
DECL|POWER_INTENCLR_USBDETECTED_Pos|macro|POWER_INTENCLR_USBDETECTED_Pos
DECL|POWER_INTENCLR_USBPWRRDY_Clear|macro|POWER_INTENCLR_USBPWRRDY_Clear
DECL|POWER_INTENCLR_USBPWRRDY_Disabled|macro|POWER_INTENCLR_USBPWRRDY_Disabled
DECL|POWER_INTENCLR_USBPWRRDY_Enabled|macro|POWER_INTENCLR_USBPWRRDY_Enabled
DECL|POWER_INTENCLR_USBPWRRDY_Msk|macro|POWER_INTENCLR_USBPWRRDY_Msk
DECL|POWER_INTENCLR_USBPWRRDY_Pos|macro|POWER_INTENCLR_USBPWRRDY_Pos
DECL|POWER_INTENCLR_USBREMOVED_Clear|macro|POWER_INTENCLR_USBREMOVED_Clear
DECL|POWER_INTENCLR_USBREMOVED_Disabled|macro|POWER_INTENCLR_USBREMOVED_Disabled
DECL|POWER_INTENCLR_USBREMOVED_Enabled|macro|POWER_INTENCLR_USBREMOVED_Enabled
DECL|POWER_INTENCLR_USBREMOVED_Msk|macro|POWER_INTENCLR_USBREMOVED_Msk
DECL|POWER_INTENCLR_USBREMOVED_Pos|macro|POWER_INTENCLR_USBREMOVED_Pos
DECL|POWER_INTENSET_POFWARN_Disabled|macro|POWER_INTENSET_POFWARN_Disabled
DECL|POWER_INTENSET_POFWARN_Enabled|macro|POWER_INTENSET_POFWARN_Enabled
DECL|POWER_INTENSET_POFWARN_Msk|macro|POWER_INTENSET_POFWARN_Msk
DECL|POWER_INTENSET_POFWARN_Pos|macro|POWER_INTENSET_POFWARN_Pos
DECL|POWER_INTENSET_POFWARN_Set|macro|POWER_INTENSET_POFWARN_Set
DECL|POWER_INTENSET_SLEEPENTER_Disabled|macro|POWER_INTENSET_SLEEPENTER_Disabled
DECL|POWER_INTENSET_SLEEPENTER_Enabled|macro|POWER_INTENSET_SLEEPENTER_Enabled
DECL|POWER_INTENSET_SLEEPENTER_Msk|macro|POWER_INTENSET_SLEEPENTER_Msk
DECL|POWER_INTENSET_SLEEPENTER_Pos|macro|POWER_INTENSET_SLEEPENTER_Pos
DECL|POWER_INTENSET_SLEEPENTER_Set|macro|POWER_INTENSET_SLEEPENTER_Set
DECL|POWER_INTENSET_SLEEPEXIT_Disabled|macro|POWER_INTENSET_SLEEPEXIT_Disabled
DECL|POWER_INTENSET_SLEEPEXIT_Enabled|macro|POWER_INTENSET_SLEEPEXIT_Enabled
DECL|POWER_INTENSET_SLEEPEXIT_Msk|macro|POWER_INTENSET_SLEEPEXIT_Msk
DECL|POWER_INTENSET_SLEEPEXIT_Pos|macro|POWER_INTENSET_SLEEPEXIT_Pos
DECL|POWER_INTENSET_SLEEPEXIT_Set|macro|POWER_INTENSET_SLEEPEXIT_Set
DECL|POWER_INTENSET_USBDETECTED_Disabled|macro|POWER_INTENSET_USBDETECTED_Disabled
DECL|POWER_INTENSET_USBDETECTED_Enabled|macro|POWER_INTENSET_USBDETECTED_Enabled
DECL|POWER_INTENSET_USBDETECTED_Msk|macro|POWER_INTENSET_USBDETECTED_Msk
DECL|POWER_INTENSET_USBDETECTED_Pos|macro|POWER_INTENSET_USBDETECTED_Pos
DECL|POWER_INTENSET_USBDETECTED_Set|macro|POWER_INTENSET_USBDETECTED_Set
DECL|POWER_INTENSET_USBPWRRDY_Disabled|macro|POWER_INTENSET_USBPWRRDY_Disabled
DECL|POWER_INTENSET_USBPWRRDY_Enabled|macro|POWER_INTENSET_USBPWRRDY_Enabled
DECL|POWER_INTENSET_USBPWRRDY_Msk|macro|POWER_INTENSET_USBPWRRDY_Msk
DECL|POWER_INTENSET_USBPWRRDY_Pos|macro|POWER_INTENSET_USBPWRRDY_Pos
DECL|POWER_INTENSET_USBPWRRDY_Set|macro|POWER_INTENSET_USBPWRRDY_Set
DECL|POWER_INTENSET_USBREMOVED_Disabled|macro|POWER_INTENSET_USBREMOVED_Disabled
DECL|POWER_INTENSET_USBREMOVED_Enabled|macro|POWER_INTENSET_USBREMOVED_Enabled
DECL|POWER_INTENSET_USBREMOVED_Msk|macro|POWER_INTENSET_USBREMOVED_Msk
DECL|POWER_INTENSET_USBREMOVED_Pos|macro|POWER_INTENSET_USBREMOVED_Pos
DECL|POWER_INTENSET_USBREMOVED_Set|macro|POWER_INTENSET_USBREMOVED_Set
DECL|POWER_MAINREGSTATUS_MAINREGSTATUS_High|macro|POWER_MAINREGSTATUS_MAINREGSTATUS_High
DECL|POWER_MAINREGSTATUS_MAINREGSTATUS_Msk|macro|POWER_MAINREGSTATUS_MAINREGSTATUS_Msk
DECL|POWER_MAINREGSTATUS_MAINREGSTATUS_Normal|macro|POWER_MAINREGSTATUS_MAINREGSTATUS_Normal
DECL|POWER_MAINREGSTATUS_MAINREGSTATUS_Pos|macro|POWER_MAINREGSTATUS_MAINREGSTATUS_Pos
DECL|POWER_POFCON_POF_Disabled|macro|POWER_POFCON_POF_Disabled
DECL|POWER_POFCON_POF_Enabled|macro|POWER_POFCON_POF_Enabled
DECL|POWER_POFCON_POF_Msk|macro|POWER_POFCON_POF_Msk
DECL|POWER_POFCON_POF_Pos|macro|POWER_POFCON_POF_Pos
DECL|POWER_POFCON_THRESHOLDVDDH_Msk|macro|POWER_POFCON_THRESHOLDVDDH_Msk
DECL|POWER_POFCON_THRESHOLDVDDH_Pos|macro|POWER_POFCON_THRESHOLDVDDH_Pos
DECL|POWER_POFCON_THRESHOLDVDDH_V27|macro|POWER_POFCON_THRESHOLDVDDH_V27
DECL|POWER_POFCON_THRESHOLDVDDH_V28|macro|POWER_POFCON_THRESHOLDVDDH_V28
DECL|POWER_POFCON_THRESHOLDVDDH_V29|macro|POWER_POFCON_THRESHOLDVDDH_V29
DECL|POWER_POFCON_THRESHOLDVDDH_V30|macro|POWER_POFCON_THRESHOLDVDDH_V30
DECL|POWER_POFCON_THRESHOLDVDDH_V31|macro|POWER_POFCON_THRESHOLDVDDH_V31
DECL|POWER_POFCON_THRESHOLDVDDH_V32|macro|POWER_POFCON_THRESHOLDVDDH_V32
DECL|POWER_POFCON_THRESHOLDVDDH_V33|macro|POWER_POFCON_THRESHOLDVDDH_V33
DECL|POWER_POFCON_THRESHOLDVDDH_V34|macro|POWER_POFCON_THRESHOLDVDDH_V34
DECL|POWER_POFCON_THRESHOLDVDDH_V35|macro|POWER_POFCON_THRESHOLDVDDH_V35
DECL|POWER_POFCON_THRESHOLDVDDH_V36|macro|POWER_POFCON_THRESHOLDVDDH_V36
DECL|POWER_POFCON_THRESHOLDVDDH_V37|macro|POWER_POFCON_THRESHOLDVDDH_V37
DECL|POWER_POFCON_THRESHOLDVDDH_V38|macro|POWER_POFCON_THRESHOLDVDDH_V38
DECL|POWER_POFCON_THRESHOLDVDDH_V39|macro|POWER_POFCON_THRESHOLDVDDH_V39
DECL|POWER_POFCON_THRESHOLDVDDH_V40|macro|POWER_POFCON_THRESHOLDVDDH_V40
DECL|POWER_POFCON_THRESHOLDVDDH_V41|macro|POWER_POFCON_THRESHOLDVDDH_V41
DECL|POWER_POFCON_THRESHOLDVDDH_V42|macro|POWER_POFCON_THRESHOLDVDDH_V42
DECL|POWER_POFCON_THRESHOLD_Msk|macro|POWER_POFCON_THRESHOLD_Msk
DECL|POWER_POFCON_THRESHOLD_Pos|macro|POWER_POFCON_THRESHOLD_Pos
DECL|POWER_POFCON_THRESHOLD_V17|macro|POWER_POFCON_THRESHOLD_V17
DECL|POWER_POFCON_THRESHOLD_V18|macro|POWER_POFCON_THRESHOLD_V18
DECL|POWER_POFCON_THRESHOLD_V19|macro|POWER_POFCON_THRESHOLD_V19
DECL|POWER_POFCON_THRESHOLD_V20|macro|POWER_POFCON_THRESHOLD_V20
DECL|POWER_POFCON_THRESHOLD_V21|macro|POWER_POFCON_THRESHOLD_V21
DECL|POWER_POFCON_THRESHOLD_V22|macro|POWER_POFCON_THRESHOLD_V22
DECL|POWER_POFCON_THRESHOLD_V23|macro|POWER_POFCON_THRESHOLD_V23
DECL|POWER_POFCON_THRESHOLD_V24|macro|POWER_POFCON_THRESHOLD_V24
DECL|POWER_POFCON_THRESHOLD_V25|macro|POWER_POFCON_THRESHOLD_V25
DECL|POWER_POFCON_THRESHOLD_V26|macro|POWER_POFCON_THRESHOLD_V26
DECL|POWER_POFCON_THRESHOLD_V27|macro|POWER_POFCON_THRESHOLD_V27
DECL|POWER_POFCON_THRESHOLD_V28|macro|POWER_POFCON_THRESHOLD_V28
DECL|POWER_RAMSTATUS_RAMBLOCK0_Msk|macro|POWER_RAMSTATUS_RAMBLOCK0_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK0_Off|macro|POWER_RAMSTATUS_RAMBLOCK0_Off
DECL|POWER_RAMSTATUS_RAMBLOCK0_On|macro|POWER_RAMSTATUS_RAMBLOCK0_On
DECL|POWER_RAMSTATUS_RAMBLOCK0_Pos|macro|POWER_RAMSTATUS_RAMBLOCK0_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK1_Msk|macro|POWER_RAMSTATUS_RAMBLOCK1_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK1_Off|macro|POWER_RAMSTATUS_RAMBLOCK1_Off
DECL|POWER_RAMSTATUS_RAMBLOCK1_On|macro|POWER_RAMSTATUS_RAMBLOCK1_On
DECL|POWER_RAMSTATUS_RAMBLOCK1_Pos|macro|POWER_RAMSTATUS_RAMBLOCK1_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK2_Msk|macro|POWER_RAMSTATUS_RAMBLOCK2_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK2_Off|macro|POWER_RAMSTATUS_RAMBLOCK2_Off
DECL|POWER_RAMSTATUS_RAMBLOCK2_On|macro|POWER_RAMSTATUS_RAMBLOCK2_On
DECL|POWER_RAMSTATUS_RAMBLOCK2_Pos|macro|POWER_RAMSTATUS_RAMBLOCK2_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK3_Msk|macro|POWER_RAMSTATUS_RAMBLOCK3_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK3_Off|macro|POWER_RAMSTATUS_RAMBLOCK3_Off
DECL|POWER_RAMSTATUS_RAMBLOCK3_On|macro|POWER_RAMSTATUS_RAMBLOCK3_On
DECL|POWER_RAMSTATUS_RAMBLOCK3_Pos|macro|POWER_RAMSTATUS_RAMBLOCK3_Pos
DECL|POWER_RAM_POWERCLR_S0POWER_Msk|macro|POWER_RAM_POWERCLR_S0POWER_Msk
DECL|POWER_RAM_POWERCLR_S0POWER_Off|macro|POWER_RAM_POWERCLR_S0POWER_Off
DECL|POWER_RAM_POWERCLR_S0POWER_Pos|macro|POWER_RAM_POWERCLR_S0POWER_Pos
DECL|POWER_RAM_POWERCLR_S0RETENTION_Msk|macro|POWER_RAM_POWERCLR_S0RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S0RETENTION_Off|macro|POWER_RAM_POWERCLR_S0RETENTION_Off
DECL|POWER_RAM_POWERCLR_S0RETENTION_Pos|macro|POWER_RAM_POWERCLR_S0RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S10POWER_Msk|macro|POWER_RAM_POWERCLR_S10POWER_Msk
DECL|POWER_RAM_POWERCLR_S10POWER_Off|macro|POWER_RAM_POWERCLR_S10POWER_Off
DECL|POWER_RAM_POWERCLR_S10POWER_Pos|macro|POWER_RAM_POWERCLR_S10POWER_Pos
DECL|POWER_RAM_POWERCLR_S10RETENTION_Msk|macro|POWER_RAM_POWERCLR_S10RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S10RETENTION_Off|macro|POWER_RAM_POWERCLR_S10RETENTION_Off
DECL|POWER_RAM_POWERCLR_S10RETENTION_Pos|macro|POWER_RAM_POWERCLR_S10RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S11POWER_Msk|macro|POWER_RAM_POWERCLR_S11POWER_Msk
DECL|POWER_RAM_POWERCLR_S11POWER_Off|macro|POWER_RAM_POWERCLR_S11POWER_Off
DECL|POWER_RAM_POWERCLR_S11POWER_Pos|macro|POWER_RAM_POWERCLR_S11POWER_Pos
DECL|POWER_RAM_POWERCLR_S11RETENTION_Msk|macro|POWER_RAM_POWERCLR_S11RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S11RETENTION_Off|macro|POWER_RAM_POWERCLR_S11RETENTION_Off
DECL|POWER_RAM_POWERCLR_S11RETENTION_Pos|macro|POWER_RAM_POWERCLR_S11RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S12POWER_Msk|macro|POWER_RAM_POWERCLR_S12POWER_Msk
DECL|POWER_RAM_POWERCLR_S12POWER_Off|macro|POWER_RAM_POWERCLR_S12POWER_Off
DECL|POWER_RAM_POWERCLR_S12POWER_Pos|macro|POWER_RAM_POWERCLR_S12POWER_Pos
DECL|POWER_RAM_POWERCLR_S12RETENTION_Msk|macro|POWER_RAM_POWERCLR_S12RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S12RETENTION_Off|macro|POWER_RAM_POWERCLR_S12RETENTION_Off
DECL|POWER_RAM_POWERCLR_S12RETENTION_Pos|macro|POWER_RAM_POWERCLR_S12RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S13POWER_Msk|macro|POWER_RAM_POWERCLR_S13POWER_Msk
DECL|POWER_RAM_POWERCLR_S13POWER_Off|macro|POWER_RAM_POWERCLR_S13POWER_Off
DECL|POWER_RAM_POWERCLR_S13POWER_Pos|macro|POWER_RAM_POWERCLR_S13POWER_Pos
DECL|POWER_RAM_POWERCLR_S13RETENTION_Msk|macro|POWER_RAM_POWERCLR_S13RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S13RETENTION_Off|macro|POWER_RAM_POWERCLR_S13RETENTION_Off
DECL|POWER_RAM_POWERCLR_S13RETENTION_Pos|macro|POWER_RAM_POWERCLR_S13RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S14POWER_Msk|macro|POWER_RAM_POWERCLR_S14POWER_Msk
DECL|POWER_RAM_POWERCLR_S14POWER_Off|macro|POWER_RAM_POWERCLR_S14POWER_Off
DECL|POWER_RAM_POWERCLR_S14POWER_Pos|macro|POWER_RAM_POWERCLR_S14POWER_Pos
DECL|POWER_RAM_POWERCLR_S14RETENTION_Msk|macro|POWER_RAM_POWERCLR_S14RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S14RETENTION_Off|macro|POWER_RAM_POWERCLR_S14RETENTION_Off
DECL|POWER_RAM_POWERCLR_S14RETENTION_Pos|macro|POWER_RAM_POWERCLR_S14RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S15POWER_Msk|macro|POWER_RAM_POWERCLR_S15POWER_Msk
DECL|POWER_RAM_POWERCLR_S15POWER_Off|macro|POWER_RAM_POWERCLR_S15POWER_Off
DECL|POWER_RAM_POWERCLR_S15POWER_Pos|macro|POWER_RAM_POWERCLR_S15POWER_Pos
DECL|POWER_RAM_POWERCLR_S15RETENTION_Msk|macro|POWER_RAM_POWERCLR_S15RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S15RETENTION_Off|macro|POWER_RAM_POWERCLR_S15RETENTION_Off
DECL|POWER_RAM_POWERCLR_S15RETENTION_Pos|macro|POWER_RAM_POWERCLR_S15RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S1POWER_Msk|macro|POWER_RAM_POWERCLR_S1POWER_Msk
DECL|POWER_RAM_POWERCLR_S1POWER_Off|macro|POWER_RAM_POWERCLR_S1POWER_Off
DECL|POWER_RAM_POWERCLR_S1POWER_Pos|macro|POWER_RAM_POWERCLR_S1POWER_Pos
DECL|POWER_RAM_POWERCLR_S1RETENTION_Msk|macro|POWER_RAM_POWERCLR_S1RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S1RETENTION_Off|macro|POWER_RAM_POWERCLR_S1RETENTION_Off
DECL|POWER_RAM_POWERCLR_S1RETENTION_Pos|macro|POWER_RAM_POWERCLR_S1RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S2POWER_Msk|macro|POWER_RAM_POWERCLR_S2POWER_Msk
DECL|POWER_RAM_POWERCLR_S2POWER_Off|macro|POWER_RAM_POWERCLR_S2POWER_Off
DECL|POWER_RAM_POWERCLR_S2POWER_Pos|macro|POWER_RAM_POWERCLR_S2POWER_Pos
DECL|POWER_RAM_POWERCLR_S2RETENTION_Msk|macro|POWER_RAM_POWERCLR_S2RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S2RETENTION_Off|macro|POWER_RAM_POWERCLR_S2RETENTION_Off
DECL|POWER_RAM_POWERCLR_S2RETENTION_Pos|macro|POWER_RAM_POWERCLR_S2RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S3POWER_Msk|macro|POWER_RAM_POWERCLR_S3POWER_Msk
DECL|POWER_RAM_POWERCLR_S3POWER_Off|macro|POWER_RAM_POWERCLR_S3POWER_Off
DECL|POWER_RAM_POWERCLR_S3POWER_Pos|macro|POWER_RAM_POWERCLR_S3POWER_Pos
DECL|POWER_RAM_POWERCLR_S3RETENTION_Msk|macro|POWER_RAM_POWERCLR_S3RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S3RETENTION_Off|macro|POWER_RAM_POWERCLR_S3RETENTION_Off
DECL|POWER_RAM_POWERCLR_S3RETENTION_Pos|macro|POWER_RAM_POWERCLR_S3RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S4POWER_Msk|macro|POWER_RAM_POWERCLR_S4POWER_Msk
DECL|POWER_RAM_POWERCLR_S4POWER_Off|macro|POWER_RAM_POWERCLR_S4POWER_Off
DECL|POWER_RAM_POWERCLR_S4POWER_Pos|macro|POWER_RAM_POWERCLR_S4POWER_Pos
DECL|POWER_RAM_POWERCLR_S4RETENTION_Msk|macro|POWER_RAM_POWERCLR_S4RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S4RETENTION_Off|macro|POWER_RAM_POWERCLR_S4RETENTION_Off
DECL|POWER_RAM_POWERCLR_S4RETENTION_Pos|macro|POWER_RAM_POWERCLR_S4RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S5POWER_Msk|macro|POWER_RAM_POWERCLR_S5POWER_Msk
DECL|POWER_RAM_POWERCLR_S5POWER_Off|macro|POWER_RAM_POWERCLR_S5POWER_Off
DECL|POWER_RAM_POWERCLR_S5POWER_Pos|macro|POWER_RAM_POWERCLR_S5POWER_Pos
DECL|POWER_RAM_POWERCLR_S5RETENTION_Msk|macro|POWER_RAM_POWERCLR_S5RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S5RETENTION_Off|macro|POWER_RAM_POWERCLR_S5RETENTION_Off
DECL|POWER_RAM_POWERCLR_S5RETENTION_Pos|macro|POWER_RAM_POWERCLR_S5RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S6POWER_Msk|macro|POWER_RAM_POWERCLR_S6POWER_Msk
DECL|POWER_RAM_POWERCLR_S6POWER_Off|macro|POWER_RAM_POWERCLR_S6POWER_Off
DECL|POWER_RAM_POWERCLR_S6POWER_Pos|macro|POWER_RAM_POWERCLR_S6POWER_Pos
DECL|POWER_RAM_POWERCLR_S6RETENTION_Msk|macro|POWER_RAM_POWERCLR_S6RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S6RETENTION_Off|macro|POWER_RAM_POWERCLR_S6RETENTION_Off
DECL|POWER_RAM_POWERCLR_S6RETENTION_Pos|macro|POWER_RAM_POWERCLR_S6RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S7POWER_Msk|macro|POWER_RAM_POWERCLR_S7POWER_Msk
DECL|POWER_RAM_POWERCLR_S7POWER_Off|macro|POWER_RAM_POWERCLR_S7POWER_Off
DECL|POWER_RAM_POWERCLR_S7POWER_Pos|macro|POWER_RAM_POWERCLR_S7POWER_Pos
DECL|POWER_RAM_POWERCLR_S7RETENTION_Msk|macro|POWER_RAM_POWERCLR_S7RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S7RETENTION_Off|macro|POWER_RAM_POWERCLR_S7RETENTION_Off
DECL|POWER_RAM_POWERCLR_S7RETENTION_Pos|macro|POWER_RAM_POWERCLR_S7RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S8POWER_Msk|macro|POWER_RAM_POWERCLR_S8POWER_Msk
DECL|POWER_RAM_POWERCLR_S8POWER_Off|macro|POWER_RAM_POWERCLR_S8POWER_Off
DECL|POWER_RAM_POWERCLR_S8POWER_Pos|macro|POWER_RAM_POWERCLR_S8POWER_Pos
DECL|POWER_RAM_POWERCLR_S8RETENTION_Msk|macro|POWER_RAM_POWERCLR_S8RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S8RETENTION_Off|macro|POWER_RAM_POWERCLR_S8RETENTION_Off
DECL|POWER_RAM_POWERCLR_S8RETENTION_Pos|macro|POWER_RAM_POWERCLR_S8RETENTION_Pos
DECL|POWER_RAM_POWERCLR_S9POWER_Msk|macro|POWER_RAM_POWERCLR_S9POWER_Msk
DECL|POWER_RAM_POWERCLR_S9POWER_Off|macro|POWER_RAM_POWERCLR_S9POWER_Off
DECL|POWER_RAM_POWERCLR_S9POWER_Pos|macro|POWER_RAM_POWERCLR_S9POWER_Pos
DECL|POWER_RAM_POWERCLR_S9RETENTION_Msk|macro|POWER_RAM_POWERCLR_S9RETENTION_Msk
DECL|POWER_RAM_POWERCLR_S9RETENTION_Off|macro|POWER_RAM_POWERCLR_S9RETENTION_Off
DECL|POWER_RAM_POWERCLR_S9RETENTION_Pos|macro|POWER_RAM_POWERCLR_S9RETENTION_Pos
DECL|POWER_RAM_POWERSET_S0POWER_Msk|macro|POWER_RAM_POWERSET_S0POWER_Msk
DECL|POWER_RAM_POWERSET_S0POWER_On|macro|POWER_RAM_POWERSET_S0POWER_On
DECL|POWER_RAM_POWERSET_S0POWER_Pos|macro|POWER_RAM_POWERSET_S0POWER_Pos
DECL|POWER_RAM_POWERSET_S0RETENTION_Msk|macro|POWER_RAM_POWERSET_S0RETENTION_Msk
DECL|POWER_RAM_POWERSET_S0RETENTION_On|macro|POWER_RAM_POWERSET_S0RETENTION_On
DECL|POWER_RAM_POWERSET_S0RETENTION_Pos|macro|POWER_RAM_POWERSET_S0RETENTION_Pos
DECL|POWER_RAM_POWERSET_S10POWER_Msk|macro|POWER_RAM_POWERSET_S10POWER_Msk
DECL|POWER_RAM_POWERSET_S10POWER_On|macro|POWER_RAM_POWERSET_S10POWER_On
DECL|POWER_RAM_POWERSET_S10POWER_Pos|macro|POWER_RAM_POWERSET_S10POWER_Pos
DECL|POWER_RAM_POWERSET_S10RETENTION_Msk|macro|POWER_RAM_POWERSET_S10RETENTION_Msk
DECL|POWER_RAM_POWERSET_S10RETENTION_On|macro|POWER_RAM_POWERSET_S10RETENTION_On
DECL|POWER_RAM_POWERSET_S10RETENTION_Pos|macro|POWER_RAM_POWERSET_S10RETENTION_Pos
DECL|POWER_RAM_POWERSET_S11POWER_Msk|macro|POWER_RAM_POWERSET_S11POWER_Msk
DECL|POWER_RAM_POWERSET_S11POWER_On|macro|POWER_RAM_POWERSET_S11POWER_On
DECL|POWER_RAM_POWERSET_S11POWER_Pos|macro|POWER_RAM_POWERSET_S11POWER_Pos
DECL|POWER_RAM_POWERSET_S11RETENTION_Msk|macro|POWER_RAM_POWERSET_S11RETENTION_Msk
DECL|POWER_RAM_POWERSET_S11RETENTION_On|macro|POWER_RAM_POWERSET_S11RETENTION_On
DECL|POWER_RAM_POWERSET_S11RETENTION_Pos|macro|POWER_RAM_POWERSET_S11RETENTION_Pos
DECL|POWER_RAM_POWERSET_S12POWER_Msk|macro|POWER_RAM_POWERSET_S12POWER_Msk
DECL|POWER_RAM_POWERSET_S12POWER_On|macro|POWER_RAM_POWERSET_S12POWER_On
DECL|POWER_RAM_POWERSET_S12POWER_Pos|macro|POWER_RAM_POWERSET_S12POWER_Pos
DECL|POWER_RAM_POWERSET_S12RETENTION_Msk|macro|POWER_RAM_POWERSET_S12RETENTION_Msk
DECL|POWER_RAM_POWERSET_S12RETENTION_On|macro|POWER_RAM_POWERSET_S12RETENTION_On
DECL|POWER_RAM_POWERSET_S12RETENTION_Pos|macro|POWER_RAM_POWERSET_S12RETENTION_Pos
DECL|POWER_RAM_POWERSET_S13POWER_Msk|macro|POWER_RAM_POWERSET_S13POWER_Msk
DECL|POWER_RAM_POWERSET_S13POWER_On|macro|POWER_RAM_POWERSET_S13POWER_On
DECL|POWER_RAM_POWERSET_S13POWER_Pos|macro|POWER_RAM_POWERSET_S13POWER_Pos
DECL|POWER_RAM_POWERSET_S13RETENTION_Msk|macro|POWER_RAM_POWERSET_S13RETENTION_Msk
DECL|POWER_RAM_POWERSET_S13RETENTION_On|macro|POWER_RAM_POWERSET_S13RETENTION_On
DECL|POWER_RAM_POWERSET_S13RETENTION_Pos|macro|POWER_RAM_POWERSET_S13RETENTION_Pos
DECL|POWER_RAM_POWERSET_S14POWER_Msk|macro|POWER_RAM_POWERSET_S14POWER_Msk
DECL|POWER_RAM_POWERSET_S14POWER_On|macro|POWER_RAM_POWERSET_S14POWER_On
DECL|POWER_RAM_POWERSET_S14POWER_Pos|macro|POWER_RAM_POWERSET_S14POWER_Pos
DECL|POWER_RAM_POWERSET_S14RETENTION_Msk|macro|POWER_RAM_POWERSET_S14RETENTION_Msk
DECL|POWER_RAM_POWERSET_S14RETENTION_On|macro|POWER_RAM_POWERSET_S14RETENTION_On
DECL|POWER_RAM_POWERSET_S14RETENTION_Pos|macro|POWER_RAM_POWERSET_S14RETENTION_Pos
DECL|POWER_RAM_POWERSET_S15POWER_Msk|macro|POWER_RAM_POWERSET_S15POWER_Msk
DECL|POWER_RAM_POWERSET_S15POWER_On|macro|POWER_RAM_POWERSET_S15POWER_On
DECL|POWER_RAM_POWERSET_S15POWER_Pos|macro|POWER_RAM_POWERSET_S15POWER_Pos
DECL|POWER_RAM_POWERSET_S15RETENTION_Msk|macro|POWER_RAM_POWERSET_S15RETENTION_Msk
DECL|POWER_RAM_POWERSET_S15RETENTION_On|macro|POWER_RAM_POWERSET_S15RETENTION_On
DECL|POWER_RAM_POWERSET_S15RETENTION_Pos|macro|POWER_RAM_POWERSET_S15RETENTION_Pos
DECL|POWER_RAM_POWERSET_S1POWER_Msk|macro|POWER_RAM_POWERSET_S1POWER_Msk
DECL|POWER_RAM_POWERSET_S1POWER_On|macro|POWER_RAM_POWERSET_S1POWER_On
DECL|POWER_RAM_POWERSET_S1POWER_Pos|macro|POWER_RAM_POWERSET_S1POWER_Pos
DECL|POWER_RAM_POWERSET_S1RETENTION_Msk|macro|POWER_RAM_POWERSET_S1RETENTION_Msk
DECL|POWER_RAM_POWERSET_S1RETENTION_On|macro|POWER_RAM_POWERSET_S1RETENTION_On
DECL|POWER_RAM_POWERSET_S1RETENTION_Pos|macro|POWER_RAM_POWERSET_S1RETENTION_Pos
DECL|POWER_RAM_POWERSET_S2POWER_Msk|macro|POWER_RAM_POWERSET_S2POWER_Msk
DECL|POWER_RAM_POWERSET_S2POWER_On|macro|POWER_RAM_POWERSET_S2POWER_On
DECL|POWER_RAM_POWERSET_S2POWER_Pos|macro|POWER_RAM_POWERSET_S2POWER_Pos
DECL|POWER_RAM_POWERSET_S2RETENTION_Msk|macro|POWER_RAM_POWERSET_S2RETENTION_Msk
DECL|POWER_RAM_POWERSET_S2RETENTION_On|macro|POWER_RAM_POWERSET_S2RETENTION_On
DECL|POWER_RAM_POWERSET_S2RETENTION_Pos|macro|POWER_RAM_POWERSET_S2RETENTION_Pos
DECL|POWER_RAM_POWERSET_S3POWER_Msk|macro|POWER_RAM_POWERSET_S3POWER_Msk
DECL|POWER_RAM_POWERSET_S3POWER_On|macro|POWER_RAM_POWERSET_S3POWER_On
DECL|POWER_RAM_POWERSET_S3POWER_Pos|macro|POWER_RAM_POWERSET_S3POWER_Pos
DECL|POWER_RAM_POWERSET_S3RETENTION_Msk|macro|POWER_RAM_POWERSET_S3RETENTION_Msk
DECL|POWER_RAM_POWERSET_S3RETENTION_On|macro|POWER_RAM_POWERSET_S3RETENTION_On
DECL|POWER_RAM_POWERSET_S3RETENTION_Pos|macro|POWER_RAM_POWERSET_S3RETENTION_Pos
DECL|POWER_RAM_POWERSET_S4POWER_Msk|macro|POWER_RAM_POWERSET_S4POWER_Msk
DECL|POWER_RAM_POWERSET_S4POWER_On|macro|POWER_RAM_POWERSET_S4POWER_On
DECL|POWER_RAM_POWERSET_S4POWER_Pos|macro|POWER_RAM_POWERSET_S4POWER_Pos
DECL|POWER_RAM_POWERSET_S4RETENTION_Msk|macro|POWER_RAM_POWERSET_S4RETENTION_Msk
DECL|POWER_RAM_POWERSET_S4RETENTION_On|macro|POWER_RAM_POWERSET_S4RETENTION_On
DECL|POWER_RAM_POWERSET_S4RETENTION_Pos|macro|POWER_RAM_POWERSET_S4RETENTION_Pos
DECL|POWER_RAM_POWERSET_S5POWER_Msk|macro|POWER_RAM_POWERSET_S5POWER_Msk
DECL|POWER_RAM_POWERSET_S5POWER_On|macro|POWER_RAM_POWERSET_S5POWER_On
DECL|POWER_RAM_POWERSET_S5POWER_Pos|macro|POWER_RAM_POWERSET_S5POWER_Pos
DECL|POWER_RAM_POWERSET_S5RETENTION_Msk|macro|POWER_RAM_POWERSET_S5RETENTION_Msk
DECL|POWER_RAM_POWERSET_S5RETENTION_On|macro|POWER_RAM_POWERSET_S5RETENTION_On
DECL|POWER_RAM_POWERSET_S5RETENTION_Pos|macro|POWER_RAM_POWERSET_S5RETENTION_Pos
DECL|POWER_RAM_POWERSET_S6POWER_Msk|macro|POWER_RAM_POWERSET_S6POWER_Msk
DECL|POWER_RAM_POWERSET_S6POWER_On|macro|POWER_RAM_POWERSET_S6POWER_On
DECL|POWER_RAM_POWERSET_S6POWER_Pos|macro|POWER_RAM_POWERSET_S6POWER_Pos
DECL|POWER_RAM_POWERSET_S6RETENTION_Msk|macro|POWER_RAM_POWERSET_S6RETENTION_Msk
DECL|POWER_RAM_POWERSET_S6RETENTION_On|macro|POWER_RAM_POWERSET_S6RETENTION_On
DECL|POWER_RAM_POWERSET_S6RETENTION_Pos|macro|POWER_RAM_POWERSET_S6RETENTION_Pos
DECL|POWER_RAM_POWERSET_S7POWER_Msk|macro|POWER_RAM_POWERSET_S7POWER_Msk
DECL|POWER_RAM_POWERSET_S7POWER_On|macro|POWER_RAM_POWERSET_S7POWER_On
DECL|POWER_RAM_POWERSET_S7POWER_Pos|macro|POWER_RAM_POWERSET_S7POWER_Pos
DECL|POWER_RAM_POWERSET_S7RETENTION_Msk|macro|POWER_RAM_POWERSET_S7RETENTION_Msk
DECL|POWER_RAM_POWERSET_S7RETENTION_On|macro|POWER_RAM_POWERSET_S7RETENTION_On
DECL|POWER_RAM_POWERSET_S7RETENTION_Pos|macro|POWER_RAM_POWERSET_S7RETENTION_Pos
DECL|POWER_RAM_POWERSET_S8POWER_Msk|macro|POWER_RAM_POWERSET_S8POWER_Msk
DECL|POWER_RAM_POWERSET_S8POWER_On|macro|POWER_RAM_POWERSET_S8POWER_On
DECL|POWER_RAM_POWERSET_S8POWER_Pos|macro|POWER_RAM_POWERSET_S8POWER_Pos
DECL|POWER_RAM_POWERSET_S8RETENTION_Msk|macro|POWER_RAM_POWERSET_S8RETENTION_Msk
DECL|POWER_RAM_POWERSET_S8RETENTION_On|macro|POWER_RAM_POWERSET_S8RETENTION_On
DECL|POWER_RAM_POWERSET_S8RETENTION_Pos|macro|POWER_RAM_POWERSET_S8RETENTION_Pos
DECL|POWER_RAM_POWERSET_S9POWER_Msk|macro|POWER_RAM_POWERSET_S9POWER_Msk
DECL|POWER_RAM_POWERSET_S9POWER_On|macro|POWER_RAM_POWERSET_S9POWER_On
DECL|POWER_RAM_POWERSET_S9POWER_Pos|macro|POWER_RAM_POWERSET_S9POWER_Pos
DECL|POWER_RAM_POWERSET_S9RETENTION_Msk|macro|POWER_RAM_POWERSET_S9RETENTION_Msk
DECL|POWER_RAM_POWERSET_S9RETENTION_On|macro|POWER_RAM_POWERSET_S9RETENTION_On
DECL|POWER_RAM_POWERSET_S9RETENTION_Pos|macro|POWER_RAM_POWERSET_S9RETENTION_Pos
DECL|POWER_RAM_POWER_S0POWER_Msk|macro|POWER_RAM_POWER_S0POWER_Msk
DECL|POWER_RAM_POWER_S0POWER_Off|macro|POWER_RAM_POWER_S0POWER_Off
DECL|POWER_RAM_POWER_S0POWER_On|macro|POWER_RAM_POWER_S0POWER_On
DECL|POWER_RAM_POWER_S0POWER_Pos|macro|POWER_RAM_POWER_S0POWER_Pos
DECL|POWER_RAM_POWER_S0RETENTION_Msk|macro|POWER_RAM_POWER_S0RETENTION_Msk
DECL|POWER_RAM_POWER_S0RETENTION_Off|macro|POWER_RAM_POWER_S0RETENTION_Off
DECL|POWER_RAM_POWER_S0RETENTION_On|macro|POWER_RAM_POWER_S0RETENTION_On
DECL|POWER_RAM_POWER_S0RETENTION_Pos|macro|POWER_RAM_POWER_S0RETENTION_Pos
DECL|POWER_RAM_POWER_S10POWER_Msk|macro|POWER_RAM_POWER_S10POWER_Msk
DECL|POWER_RAM_POWER_S10POWER_Off|macro|POWER_RAM_POWER_S10POWER_Off
DECL|POWER_RAM_POWER_S10POWER_On|macro|POWER_RAM_POWER_S10POWER_On
DECL|POWER_RAM_POWER_S10POWER_Pos|macro|POWER_RAM_POWER_S10POWER_Pos
DECL|POWER_RAM_POWER_S10RETENTION_Msk|macro|POWER_RAM_POWER_S10RETENTION_Msk
DECL|POWER_RAM_POWER_S10RETENTION_Off|macro|POWER_RAM_POWER_S10RETENTION_Off
DECL|POWER_RAM_POWER_S10RETENTION_On|macro|POWER_RAM_POWER_S10RETENTION_On
DECL|POWER_RAM_POWER_S10RETENTION_Pos|macro|POWER_RAM_POWER_S10RETENTION_Pos
DECL|POWER_RAM_POWER_S11POWER_Msk|macro|POWER_RAM_POWER_S11POWER_Msk
DECL|POWER_RAM_POWER_S11POWER_Off|macro|POWER_RAM_POWER_S11POWER_Off
DECL|POWER_RAM_POWER_S11POWER_On|macro|POWER_RAM_POWER_S11POWER_On
DECL|POWER_RAM_POWER_S11POWER_Pos|macro|POWER_RAM_POWER_S11POWER_Pos
DECL|POWER_RAM_POWER_S11RETENTION_Msk|macro|POWER_RAM_POWER_S11RETENTION_Msk
DECL|POWER_RAM_POWER_S11RETENTION_Off|macro|POWER_RAM_POWER_S11RETENTION_Off
DECL|POWER_RAM_POWER_S11RETENTION_On|macro|POWER_RAM_POWER_S11RETENTION_On
DECL|POWER_RAM_POWER_S11RETENTION_Pos|macro|POWER_RAM_POWER_S11RETENTION_Pos
DECL|POWER_RAM_POWER_S12POWER_Msk|macro|POWER_RAM_POWER_S12POWER_Msk
DECL|POWER_RAM_POWER_S12POWER_Off|macro|POWER_RAM_POWER_S12POWER_Off
DECL|POWER_RAM_POWER_S12POWER_On|macro|POWER_RAM_POWER_S12POWER_On
DECL|POWER_RAM_POWER_S12POWER_Pos|macro|POWER_RAM_POWER_S12POWER_Pos
DECL|POWER_RAM_POWER_S12RETENTION_Msk|macro|POWER_RAM_POWER_S12RETENTION_Msk
DECL|POWER_RAM_POWER_S12RETENTION_Off|macro|POWER_RAM_POWER_S12RETENTION_Off
DECL|POWER_RAM_POWER_S12RETENTION_On|macro|POWER_RAM_POWER_S12RETENTION_On
DECL|POWER_RAM_POWER_S12RETENTION_Pos|macro|POWER_RAM_POWER_S12RETENTION_Pos
DECL|POWER_RAM_POWER_S13POWER_Msk|macro|POWER_RAM_POWER_S13POWER_Msk
DECL|POWER_RAM_POWER_S13POWER_Off|macro|POWER_RAM_POWER_S13POWER_Off
DECL|POWER_RAM_POWER_S13POWER_On|macro|POWER_RAM_POWER_S13POWER_On
DECL|POWER_RAM_POWER_S13POWER_Pos|macro|POWER_RAM_POWER_S13POWER_Pos
DECL|POWER_RAM_POWER_S13RETENTION_Msk|macro|POWER_RAM_POWER_S13RETENTION_Msk
DECL|POWER_RAM_POWER_S13RETENTION_Off|macro|POWER_RAM_POWER_S13RETENTION_Off
DECL|POWER_RAM_POWER_S13RETENTION_On|macro|POWER_RAM_POWER_S13RETENTION_On
DECL|POWER_RAM_POWER_S13RETENTION_Pos|macro|POWER_RAM_POWER_S13RETENTION_Pos
DECL|POWER_RAM_POWER_S14POWER_Msk|macro|POWER_RAM_POWER_S14POWER_Msk
DECL|POWER_RAM_POWER_S14POWER_Off|macro|POWER_RAM_POWER_S14POWER_Off
DECL|POWER_RAM_POWER_S14POWER_On|macro|POWER_RAM_POWER_S14POWER_On
DECL|POWER_RAM_POWER_S14POWER_Pos|macro|POWER_RAM_POWER_S14POWER_Pos
DECL|POWER_RAM_POWER_S14RETENTION_Msk|macro|POWER_RAM_POWER_S14RETENTION_Msk
DECL|POWER_RAM_POWER_S14RETENTION_Off|macro|POWER_RAM_POWER_S14RETENTION_Off
DECL|POWER_RAM_POWER_S14RETENTION_On|macro|POWER_RAM_POWER_S14RETENTION_On
DECL|POWER_RAM_POWER_S14RETENTION_Pos|macro|POWER_RAM_POWER_S14RETENTION_Pos
DECL|POWER_RAM_POWER_S15POWER_Msk|macro|POWER_RAM_POWER_S15POWER_Msk
DECL|POWER_RAM_POWER_S15POWER_Off|macro|POWER_RAM_POWER_S15POWER_Off
DECL|POWER_RAM_POWER_S15POWER_On|macro|POWER_RAM_POWER_S15POWER_On
DECL|POWER_RAM_POWER_S15POWER_Pos|macro|POWER_RAM_POWER_S15POWER_Pos
DECL|POWER_RAM_POWER_S15RETENTION_Msk|macro|POWER_RAM_POWER_S15RETENTION_Msk
DECL|POWER_RAM_POWER_S15RETENTION_Off|macro|POWER_RAM_POWER_S15RETENTION_Off
DECL|POWER_RAM_POWER_S15RETENTION_On|macro|POWER_RAM_POWER_S15RETENTION_On
DECL|POWER_RAM_POWER_S15RETENTION_Pos|macro|POWER_RAM_POWER_S15RETENTION_Pos
DECL|POWER_RAM_POWER_S1POWER_Msk|macro|POWER_RAM_POWER_S1POWER_Msk
DECL|POWER_RAM_POWER_S1POWER_Off|macro|POWER_RAM_POWER_S1POWER_Off
DECL|POWER_RAM_POWER_S1POWER_On|macro|POWER_RAM_POWER_S1POWER_On
DECL|POWER_RAM_POWER_S1POWER_Pos|macro|POWER_RAM_POWER_S1POWER_Pos
DECL|POWER_RAM_POWER_S1RETENTION_Msk|macro|POWER_RAM_POWER_S1RETENTION_Msk
DECL|POWER_RAM_POWER_S1RETENTION_Off|macro|POWER_RAM_POWER_S1RETENTION_Off
DECL|POWER_RAM_POWER_S1RETENTION_On|macro|POWER_RAM_POWER_S1RETENTION_On
DECL|POWER_RAM_POWER_S1RETENTION_Pos|macro|POWER_RAM_POWER_S1RETENTION_Pos
DECL|POWER_RAM_POWER_S2POWER_Msk|macro|POWER_RAM_POWER_S2POWER_Msk
DECL|POWER_RAM_POWER_S2POWER_Off|macro|POWER_RAM_POWER_S2POWER_Off
DECL|POWER_RAM_POWER_S2POWER_On|macro|POWER_RAM_POWER_S2POWER_On
DECL|POWER_RAM_POWER_S2POWER_Pos|macro|POWER_RAM_POWER_S2POWER_Pos
DECL|POWER_RAM_POWER_S2RETENTION_Msk|macro|POWER_RAM_POWER_S2RETENTION_Msk
DECL|POWER_RAM_POWER_S2RETENTION_Off|macro|POWER_RAM_POWER_S2RETENTION_Off
DECL|POWER_RAM_POWER_S2RETENTION_On|macro|POWER_RAM_POWER_S2RETENTION_On
DECL|POWER_RAM_POWER_S2RETENTION_Pos|macro|POWER_RAM_POWER_S2RETENTION_Pos
DECL|POWER_RAM_POWER_S3POWER_Msk|macro|POWER_RAM_POWER_S3POWER_Msk
DECL|POWER_RAM_POWER_S3POWER_Off|macro|POWER_RAM_POWER_S3POWER_Off
DECL|POWER_RAM_POWER_S3POWER_On|macro|POWER_RAM_POWER_S3POWER_On
DECL|POWER_RAM_POWER_S3POWER_Pos|macro|POWER_RAM_POWER_S3POWER_Pos
DECL|POWER_RAM_POWER_S3RETENTION_Msk|macro|POWER_RAM_POWER_S3RETENTION_Msk
DECL|POWER_RAM_POWER_S3RETENTION_Off|macro|POWER_RAM_POWER_S3RETENTION_Off
DECL|POWER_RAM_POWER_S3RETENTION_On|macro|POWER_RAM_POWER_S3RETENTION_On
DECL|POWER_RAM_POWER_S3RETENTION_Pos|macro|POWER_RAM_POWER_S3RETENTION_Pos
DECL|POWER_RAM_POWER_S4POWER_Msk|macro|POWER_RAM_POWER_S4POWER_Msk
DECL|POWER_RAM_POWER_S4POWER_Off|macro|POWER_RAM_POWER_S4POWER_Off
DECL|POWER_RAM_POWER_S4POWER_On|macro|POWER_RAM_POWER_S4POWER_On
DECL|POWER_RAM_POWER_S4POWER_Pos|macro|POWER_RAM_POWER_S4POWER_Pos
DECL|POWER_RAM_POWER_S4RETENTION_Msk|macro|POWER_RAM_POWER_S4RETENTION_Msk
DECL|POWER_RAM_POWER_S4RETENTION_Off|macro|POWER_RAM_POWER_S4RETENTION_Off
DECL|POWER_RAM_POWER_S4RETENTION_On|macro|POWER_RAM_POWER_S4RETENTION_On
DECL|POWER_RAM_POWER_S4RETENTION_Pos|macro|POWER_RAM_POWER_S4RETENTION_Pos
DECL|POWER_RAM_POWER_S5POWER_Msk|macro|POWER_RAM_POWER_S5POWER_Msk
DECL|POWER_RAM_POWER_S5POWER_Off|macro|POWER_RAM_POWER_S5POWER_Off
DECL|POWER_RAM_POWER_S5POWER_On|macro|POWER_RAM_POWER_S5POWER_On
DECL|POWER_RAM_POWER_S5POWER_Pos|macro|POWER_RAM_POWER_S5POWER_Pos
DECL|POWER_RAM_POWER_S5RETENTION_Msk|macro|POWER_RAM_POWER_S5RETENTION_Msk
DECL|POWER_RAM_POWER_S5RETENTION_Off|macro|POWER_RAM_POWER_S5RETENTION_Off
DECL|POWER_RAM_POWER_S5RETENTION_On|macro|POWER_RAM_POWER_S5RETENTION_On
DECL|POWER_RAM_POWER_S5RETENTION_Pos|macro|POWER_RAM_POWER_S5RETENTION_Pos
DECL|POWER_RAM_POWER_S6POWER_Msk|macro|POWER_RAM_POWER_S6POWER_Msk
DECL|POWER_RAM_POWER_S6POWER_Off|macro|POWER_RAM_POWER_S6POWER_Off
DECL|POWER_RAM_POWER_S6POWER_On|macro|POWER_RAM_POWER_S6POWER_On
DECL|POWER_RAM_POWER_S6POWER_Pos|macro|POWER_RAM_POWER_S6POWER_Pos
DECL|POWER_RAM_POWER_S6RETENTION_Msk|macro|POWER_RAM_POWER_S6RETENTION_Msk
DECL|POWER_RAM_POWER_S6RETENTION_Off|macro|POWER_RAM_POWER_S6RETENTION_Off
DECL|POWER_RAM_POWER_S6RETENTION_On|macro|POWER_RAM_POWER_S6RETENTION_On
DECL|POWER_RAM_POWER_S6RETENTION_Pos|macro|POWER_RAM_POWER_S6RETENTION_Pos
DECL|POWER_RAM_POWER_S7POWER_Msk|macro|POWER_RAM_POWER_S7POWER_Msk
DECL|POWER_RAM_POWER_S7POWER_Off|macro|POWER_RAM_POWER_S7POWER_Off
DECL|POWER_RAM_POWER_S7POWER_On|macro|POWER_RAM_POWER_S7POWER_On
DECL|POWER_RAM_POWER_S7POWER_Pos|macro|POWER_RAM_POWER_S7POWER_Pos
DECL|POWER_RAM_POWER_S7RETENTION_Msk|macro|POWER_RAM_POWER_S7RETENTION_Msk
DECL|POWER_RAM_POWER_S7RETENTION_Off|macro|POWER_RAM_POWER_S7RETENTION_Off
DECL|POWER_RAM_POWER_S7RETENTION_On|macro|POWER_RAM_POWER_S7RETENTION_On
DECL|POWER_RAM_POWER_S7RETENTION_Pos|macro|POWER_RAM_POWER_S7RETENTION_Pos
DECL|POWER_RAM_POWER_S8POWER_Msk|macro|POWER_RAM_POWER_S8POWER_Msk
DECL|POWER_RAM_POWER_S8POWER_Off|macro|POWER_RAM_POWER_S8POWER_Off
DECL|POWER_RAM_POWER_S8POWER_On|macro|POWER_RAM_POWER_S8POWER_On
DECL|POWER_RAM_POWER_S8POWER_Pos|macro|POWER_RAM_POWER_S8POWER_Pos
DECL|POWER_RAM_POWER_S8RETENTION_Msk|macro|POWER_RAM_POWER_S8RETENTION_Msk
DECL|POWER_RAM_POWER_S8RETENTION_Off|macro|POWER_RAM_POWER_S8RETENTION_Off
DECL|POWER_RAM_POWER_S8RETENTION_On|macro|POWER_RAM_POWER_S8RETENTION_On
DECL|POWER_RAM_POWER_S8RETENTION_Pos|macro|POWER_RAM_POWER_S8RETENTION_Pos
DECL|POWER_RAM_POWER_S9POWER_Msk|macro|POWER_RAM_POWER_S9POWER_Msk
DECL|POWER_RAM_POWER_S9POWER_Off|macro|POWER_RAM_POWER_S9POWER_Off
DECL|POWER_RAM_POWER_S9POWER_On|macro|POWER_RAM_POWER_S9POWER_On
DECL|POWER_RAM_POWER_S9POWER_Pos|macro|POWER_RAM_POWER_S9POWER_Pos
DECL|POWER_RAM_POWER_S9RETENTION_Msk|macro|POWER_RAM_POWER_S9RETENTION_Msk
DECL|POWER_RAM_POWER_S9RETENTION_Off|macro|POWER_RAM_POWER_S9RETENTION_Off
DECL|POWER_RAM_POWER_S9RETENTION_On|macro|POWER_RAM_POWER_S9RETENTION_On
DECL|POWER_RAM_POWER_S9RETENTION_Pos|macro|POWER_RAM_POWER_S9RETENTION_Pos
DECL|POWER_RESETREAS_DIF_Detected|macro|POWER_RESETREAS_DIF_Detected
DECL|POWER_RESETREAS_DIF_Msk|macro|POWER_RESETREAS_DIF_Msk
DECL|POWER_RESETREAS_DIF_NotDetected|macro|POWER_RESETREAS_DIF_NotDetected
DECL|POWER_RESETREAS_DIF_Pos|macro|POWER_RESETREAS_DIF_Pos
DECL|POWER_RESETREAS_DOG_Detected|macro|POWER_RESETREAS_DOG_Detected
DECL|POWER_RESETREAS_DOG_Msk|macro|POWER_RESETREAS_DOG_Msk
DECL|POWER_RESETREAS_DOG_NotDetected|macro|POWER_RESETREAS_DOG_NotDetected
DECL|POWER_RESETREAS_DOG_Pos|macro|POWER_RESETREAS_DOG_Pos
DECL|POWER_RESETREAS_LOCKUP_Detected|macro|POWER_RESETREAS_LOCKUP_Detected
DECL|POWER_RESETREAS_LOCKUP_Msk|macro|POWER_RESETREAS_LOCKUP_Msk
DECL|POWER_RESETREAS_LOCKUP_NotDetected|macro|POWER_RESETREAS_LOCKUP_NotDetected
DECL|POWER_RESETREAS_LOCKUP_Pos|macro|POWER_RESETREAS_LOCKUP_Pos
DECL|POWER_RESETREAS_LPCOMP_Detected|macro|POWER_RESETREAS_LPCOMP_Detected
DECL|POWER_RESETREAS_LPCOMP_Msk|macro|POWER_RESETREAS_LPCOMP_Msk
DECL|POWER_RESETREAS_LPCOMP_NotDetected|macro|POWER_RESETREAS_LPCOMP_NotDetected
DECL|POWER_RESETREAS_LPCOMP_Pos|macro|POWER_RESETREAS_LPCOMP_Pos
DECL|POWER_RESETREAS_NFC_Detected|macro|POWER_RESETREAS_NFC_Detected
DECL|POWER_RESETREAS_NFC_Msk|macro|POWER_RESETREAS_NFC_Msk
DECL|POWER_RESETREAS_NFC_NotDetected|macro|POWER_RESETREAS_NFC_NotDetected
DECL|POWER_RESETREAS_NFC_Pos|macro|POWER_RESETREAS_NFC_Pos
DECL|POWER_RESETREAS_OFF_Detected|macro|POWER_RESETREAS_OFF_Detected
DECL|POWER_RESETREAS_OFF_Msk|macro|POWER_RESETREAS_OFF_Msk
DECL|POWER_RESETREAS_OFF_NotDetected|macro|POWER_RESETREAS_OFF_NotDetected
DECL|POWER_RESETREAS_OFF_Pos|macro|POWER_RESETREAS_OFF_Pos
DECL|POWER_RESETREAS_RESETPIN_Detected|macro|POWER_RESETREAS_RESETPIN_Detected
DECL|POWER_RESETREAS_RESETPIN_Msk|macro|POWER_RESETREAS_RESETPIN_Msk
DECL|POWER_RESETREAS_RESETPIN_NotDetected|macro|POWER_RESETREAS_RESETPIN_NotDetected
DECL|POWER_RESETREAS_RESETPIN_Pos|macro|POWER_RESETREAS_RESETPIN_Pos
DECL|POWER_RESETREAS_SREQ_Detected|macro|POWER_RESETREAS_SREQ_Detected
DECL|POWER_RESETREAS_SREQ_Msk|macro|POWER_RESETREAS_SREQ_Msk
DECL|POWER_RESETREAS_SREQ_NotDetected|macro|POWER_RESETREAS_SREQ_NotDetected
DECL|POWER_RESETREAS_SREQ_Pos|macro|POWER_RESETREAS_SREQ_Pos
DECL|POWER_RESETREAS_VBUS_Detected|macro|POWER_RESETREAS_VBUS_Detected
DECL|POWER_RESETREAS_VBUS_Msk|macro|POWER_RESETREAS_VBUS_Msk
DECL|POWER_RESETREAS_VBUS_NotDetected|macro|POWER_RESETREAS_VBUS_NotDetected
DECL|POWER_RESETREAS_VBUS_Pos|macro|POWER_RESETREAS_VBUS_Pos
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Enter|macro|POWER_SYSTEMOFF_SYSTEMOFF_Enter
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Msk|macro|POWER_SYSTEMOFF_SYSTEMOFF_Msk
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Pos|macro|POWER_SYSTEMOFF_SYSTEMOFF_Pos
DECL|POWER_USBREGSTATUS_OUTPUTRDY_Msk|macro|POWER_USBREGSTATUS_OUTPUTRDY_Msk
DECL|POWER_USBREGSTATUS_OUTPUTRDY_NotReady|macro|POWER_USBREGSTATUS_OUTPUTRDY_NotReady
DECL|POWER_USBREGSTATUS_OUTPUTRDY_Pos|macro|POWER_USBREGSTATUS_OUTPUTRDY_Pos
DECL|POWER_USBREGSTATUS_OUTPUTRDY_Ready|macro|POWER_USBREGSTATUS_OUTPUTRDY_Ready
DECL|POWER_USBREGSTATUS_VBUSDETECT_Msk|macro|POWER_USBREGSTATUS_VBUSDETECT_Msk
DECL|POWER_USBREGSTATUS_VBUSDETECT_NoVbus|macro|POWER_USBREGSTATUS_VBUSDETECT_NoVbus
DECL|POWER_USBREGSTATUS_VBUSDETECT_Pos|macro|POWER_USBREGSTATUS_VBUSDETECT_Pos
DECL|POWER_USBREGSTATUS_VBUSDETECT_VbusPresent|macro|POWER_USBREGSTATUS_VBUSDETECT_VbusPresent
DECL|PPI_CHENCLR_CH0_Clear|macro|PPI_CHENCLR_CH0_Clear
DECL|PPI_CHENCLR_CH0_Disabled|macro|PPI_CHENCLR_CH0_Disabled
DECL|PPI_CHENCLR_CH0_Enabled|macro|PPI_CHENCLR_CH0_Enabled
DECL|PPI_CHENCLR_CH0_Msk|macro|PPI_CHENCLR_CH0_Msk
DECL|PPI_CHENCLR_CH0_Pos|macro|PPI_CHENCLR_CH0_Pos
DECL|PPI_CHENCLR_CH10_Clear|macro|PPI_CHENCLR_CH10_Clear
DECL|PPI_CHENCLR_CH10_Disabled|macro|PPI_CHENCLR_CH10_Disabled
DECL|PPI_CHENCLR_CH10_Enabled|macro|PPI_CHENCLR_CH10_Enabled
DECL|PPI_CHENCLR_CH10_Msk|macro|PPI_CHENCLR_CH10_Msk
DECL|PPI_CHENCLR_CH10_Pos|macro|PPI_CHENCLR_CH10_Pos
DECL|PPI_CHENCLR_CH11_Clear|macro|PPI_CHENCLR_CH11_Clear
DECL|PPI_CHENCLR_CH11_Disabled|macro|PPI_CHENCLR_CH11_Disabled
DECL|PPI_CHENCLR_CH11_Enabled|macro|PPI_CHENCLR_CH11_Enabled
DECL|PPI_CHENCLR_CH11_Msk|macro|PPI_CHENCLR_CH11_Msk
DECL|PPI_CHENCLR_CH11_Pos|macro|PPI_CHENCLR_CH11_Pos
DECL|PPI_CHENCLR_CH12_Clear|macro|PPI_CHENCLR_CH12_Clear
DECL|PPI_CHENCLR_CH12_Disabled|macro|PPI_CHENCLR_CH12_Disabled
DECL|PPI_CHENCLR_CH12_Enabled|macro|PPI_CHENCLR_CH12_Enabled
DECL|PPI_CHENCLR_CH12_Msk|macro|PPI_CHENCLR_CH12_Msk
DECL|PPI_CHENCLR_CH12_Pos|macro|PPI_CHENCLR_CH12_Pos
DECL|PPI_CHENCLR_CH13_Clear|macro|PPI_CHENCLR_CH13_Clear
DECL|PPI_CHENCLR_CH13_Disabled|macro|PPI_CHENCLR_CH13_Disabled
DECL|PPI_CHENCLR_CH13_Enabled|macro|PPI_CHENCLR_CH13_Enabled
DECL|PPI_CHENCLR_CH13_Msk|macro|PPI_CHENCLR_CH13_Msk
DECL|PPI_CHENCLR_CH13_Pos|macro|PPI_CHENCLR_CH13_Pos
DECL|PPI_CHENCLR_CH14_Clear|macro|PPI_CHENCLR_CH14_Clear
DECL|PPI_CHENCLR_CH14_Disabled|macro|PPI_CHENCLR_CH14_Disabled
DECL|PPI_CHENCLR_CH14_Enabled|macro|PPI_CHENCLR_CH14_Enabled
DECL|PPI_CHENCLR_CH14_Msk|macro|PPI_CHENCLR_CH14_Msk
DECL|PPI_CHENCLR_CH14_Pos|macro|PPI_CHENCLR_CH14_Pos
DECL|PPI_CHENCLR_CH15_Clear|macro|PPI_CHENCLR_CH15_Clear
DECL|PPI_CHENCLR_CH15_Disabled|macro|PPI_CHENCLR_CH15_Disabled
DECL|PPI_CHENCLR_CH15_Enabled|macro|PPI_CHENCLR_CH15_Enabled
DECL|PPI_CHENCLR_CH15_Msk|macro|PPI_CHENCLR_CH15_Msk
DECL|PPI_CHENCLR_CH15_Pos|macro|PPI_CHENCLR_CH15_Pos
DECL|PPI_CHENCLR_CH16_Clear|macro|PPI_CHENCLR_CH16_Clear
DECL|PPI_CHENCLR_CH16_Disabled|macro|PPI_CHENCLR_CH16_Disabled
DECL|PPI_CHENCLR_CH16_Enabled|macro|PPI_CHENCLR_CH16_Enabled
DECL|PPI_CHENCLR_CH16_Msk|macro|PPI_CHENCLR_CH16_Msk
DECL|PPI_CHENCLR_CH16_Pos|macro|PPI_CHENCLR_CH16_Pos
DECL|PPI_CHENCLR_CH17_Clear|macro|PPI_CHENCLR_CH17_Clear
DECL|PPI_CHENCLR_CH17_Disabled|macro|PPI_CHENCLR_CH17_Disabled
DECL|PPI_CHENCLR_CH17_Enabled|macro|PPI_CHENCLR_CH17_Enabled
DECL|PPI_CHENCLR_CH17_Msk|macro|PPI_CHENCLR_CH17_Msk
DECL|PPI_CHENCLR_CH17_Pos|macro|PPI_CHENCLR_CH17_Pos
DECL|PPI_CHENCLR_CH18_Clear|macro|PPI_CHENCLR_CH18_Clear
DECL|PPI_CHENCLR_CH18_Disabled|macro|PPI_CHENCLR_CH18_Disabled
DECL|PPI_CHENCLR_CH18_Enabled|macro|PPI_CHENCLR_CH18_Enabled
DECL|PPI_CHENCLR_CH18_Msk|macro|PPI_CHENCLR_CH18_Msk
DECL|PPI_CHENCLR_CH18_Pos|macro|PPI_CHENCLR_CH18_Pos
DECL|PPI_CHENCLR_CH19_Clear|macro|PPI_CHENCLR_CH19_Clear
DECL|PPI_CHENCLR_CH19_Disabled|macro|PPI_CHENCLR_CH19_Disabled
DECL|PPI_CHENCLR_CH19_Enabled|macro|PPI_CHENCLR_CH19_Enabled
DECL|PPI_CHENCLR_CH19_Msk|macro|PPI_CHENCLR_CH19_Msk
DECL|PPI_CHENCLR_CH19_Pos|macro|PPI_CHENCLR_CH19_Pos
DECL|PPI_CHENCLR_CH1_Clear|macro|PPI_CHENCLR_CH1_Clear
DECL|PPI_CHENCLR_CH1_Disabled|macro|PPI_CHENCLR_CH1_Disabled
DECL|PPI_CHENCLR_CH1_Enabled|macro|PPI_CHENCLR_CH1_Enabled
DECL|PPI_CHENCLR_CH1_Msk|macro|PPI_CHENCLR_CH1_Msk
DECL|PPI_CHENCLR_CH1_Pos|macro|PPI_CHENCLR_CH1_Pos
DECL|PPI_CHENCLR_CH20_Clear|macro|PPI_CHENCLR_CH20_Clear
DECL|PPI_CHENCLR_CH20_Disabled|macro|PPI_CHENCLR_CH20_Disabled
DECL|PPI_CHENCLR_CH20_Enabled|macro|PPI_CHENCLR_CH20_Enabled
DECL|PPI_CHENCLR_CH20_Msk|macro|PPI_CHENCLR_CH20_Msk
DECL|PPI_CHENCLR_CH20_Pos|macro|PPI_CHENCLR_CH20_Pos
DECL|PPI_CHENCLR_CH21_Clear|macro|PPI_CHENCLR_CH21_Clear
DECL|PPI_CHENCLR_CH21_Disabled|macro|PPI_CHENCLR_CH21_Disabled
DECL|PPI_CHENCLR_CH21_Enabled|macro|PPI_CHENCLR_CH21_Enabled
DECL|PPI_CHENCLR_CH21_Msk|macro|PPI_CHENCLR_CH21_Msk
DECL|PPI_CHENCLR_CH21_Pos|macro|PPI_CHENCLR_CH21_Pos
DECL|PPI_CHENCLR_CH22_Clear|macro|PPI_CHENCLR_CH22_Clear
DECL|PPI_CHENCLR_CH22_Disabled|macro|PPI_CHENCLR_CH22_Disabled
DECL|PPI_CHENCLR_CH22_Enabled|macro|PPI_CHENCLR_CH22_Enabled
DECL|PPI_CHENCLR_CH22_Msk|macro|PPI_CHENCLR_CH22_Msk
DECL|PPI_CHENCLR_CH22_Pos|macro|PPI_CHENCLR_CH22_Pos
DECL|PPI_CHENCLR_CH23_Clear|macro|PPI_CHENCLR_CH23_Clear
DECL|PPI_CHENCLR_CH23_Disabled|macro|PPI_CHENCLR_CH23_Disabled
DECL|PPI_CHENCLR_CH23_Enabled|macro|PPI_CHENCLR_CH23_Enabled
DECL|PPI_CHENCLR_CH23_Msk|macro|PPI_CHENCLR_CH23_Msk
DECL|PPI_CHENCLR_CH23_Pos|macro|PPI_CHENCLR_CH23_Pos
DECL|PPI_CHENCLR_CH24_Clear|macro|PPI_CHENCLR_CH24_Clear
DECL|PPI_CHENCLR_CH24_Disabled|macro|PPI_CHENCLR_CH24_Disabled
DECL|PPI_CHENCLR_CH24_Enabled|macro|PPI_CHENCLR_CH24_Enabled
DECL|PPI_CHENCLR_CH24_Msk|macro|PPI_CHENCLR_CH24_Msk
DECL|PPI_CHENCLR_CH24_Pos|macro|PPI_CHENCLR_CH24_Pos
DECL|PPI_CHENCLR_CH25_Clear|macro|PPI_CHENCLR_CH25_Clear
DECL|PPI_CHENCLR_CH25_Disabled|macro|PPI_CHENCLR_CH25_Disabled
DECL|PPI_CHENCLR_CH25_Enabled|macro|PPI_CHENCLR_CH25_Enabled
DECL|PPI_CHENCLR_CH25_Msk|macro|PPI_CHENCLR_CH25_Msk
DECL|PPI_CHENCLR_CH25_Pos|macro|PPI_CHENCLR_CH25_Pos
DECL|PPI_CHENCLR_CH26_Clear|macro|PPI_CHENCLR_CH26_Clear
DECL|PPI_CHENCLR_CH26_Disabled|macro|PPI_CHENCLR_CH26_Disabled
DECL|PPI_CHENCLR_CH26_Enabled|macro|PPI_CHENCLR_CH26_Enabled
DECL|PPI_CHENCLR_CH26_Msk|macro|PPI_CHENCLR_CH26_Msk
DECL|PPI_CHENCLR_CH26_Pos|macro|PPI_CHENCLR_CH26_Pos
DECL|PPI_CHENCLR_CH27_Clear|macro|PPI_CHENCLR_CH27_Clear
DECL|PPI_CHENCLR_CH27_Disabled|macro|PPI_CHENCLR_CH27_Disabled
DECL|PPI_CHENCLR_CH27_Enabled|macro|PPI_CHENCLR_CH27_Enabled
DECL|PPI_CHENCLR_CH27_Msk|macro|PPI_CHENCLR_CH27_Msk
DECL|PPI_CHENCLR_CH27_Pos|macro|PPI_CHENCLR_CH27_Pos
DECL|PPI_CHENCLR_CH28_Clear|macro|PPI_CHENCLR_CH28_Clear
DECL|PPI_CHENCLR_CH28_Disabled|macro|PPI_CHENCLR_CH28_Disabled
DECL|PPI_CHENCLR_CH28_Enabled|macro|PPI_CHENCLR_CH28_Enabled
DECL|PPI_CHENCLR_CH28_Msk|macro|PPI_CHENCLR_CH28_Msk
DECL|PPI_CHENCLR_CH28_Pos|macro|PPI_CHENCLR_CH28_Pos
DECL|PPI_CHENCLR_CH29_Clear|macro|PPI_CHENCLR_CH29_Clear
DECL|PPI_CHENCLR_CH29_Disabled|macro|PPI_CHENCLR_CH29_Disabled
DECL|PPI_CHENCLR_CH29_Enabled|macro|PPI_CHENCLR_CH29_Enabled
DECL|PPI_CHENCLR_CH29_Msk|macro|PPI_CHENCLR_CH29_Msk
DECL|PPI_CHENCLR_CH29_Pos|macro|PPI_CHENCLR_CH29_Pos
DECL|PPI_CHENCLR_CH2_Clear|macro|PPI_CHENCLR_CH2_Clear
DECL|PPI_CHENCLR_CH2_Disabled|macro|PPI_CHENCLR_CH2_Disabled
DECL|PPI_CHENCLR_CH2_Enabled|macro|PPI_CHENCLR_CH2_Enabled
DECL|PPI_CHENCLR_CH2_Msk|macro|PPI_CHENCLR_CH2_Msk
DECL|PPI_CHENCLR_CH2_Pos|macro|PPI_CHENCLR_CH2_Pos
DECL|PPI_CHENCLR_CH30_Clear|macro|PPI_CHENCLR_CH30_Clear
DECL|PPI_CHENCLR_CH30_Disabled|macro|PPI_CHENCLR_CH30_Disabled
DECL|PPI_CHENCLR_CH30_Enabled|macro|PPI_CHENCLR_CH30_Enabled
DECL|PPI_CHENCLR_CH30_Msk|macro|PPI_CHENCLR_CH30_Msk
DECL|PPI_CHENCLR_CH30_Pos|macro|PPI_CHENCLR_CH30_Pos
DECL|PPI_CHENCLR_CH31_Clear|macro|PPI_CHENCLR_CH31_Clear
DECL|PPI_CHENCLR_CH31_Disabled|macro|PPI_CHENCLR_CH31_Disabled
DECL|PPI_CHENCLR_CH31_Enabled|macro|PPI_CHENCLR_CH31_Enabled
DECL|PPI_CHENCLR_CH31_Msk|macro|PPI_CHENCLR_CH31_Msk
DECL|PPI_CHENCLR_CH31_Pos|macro|PPI_CHENCLR_CH31_Pos
DECL|PPI_CHENCLR_CH3_Clear|macro|PPI_CHENCLR_CH3_Clear
DECL|PPI_CHENCLR_CH3_Disabled|macro|PPI_CHENCLR_CH3_Disabled
DECL|PPI_CHENCLR_CH3_Enabled|macro|PPI_CHENCLR_CH3_Enabled
DECL|PPI_CHENCLR_CH3_Msk|macro|PPI_CHENCLR_CH3_Msk
DECL|PPI_CHENCLR_CH3_Pos|macro|PPI_CHENCLR_CH3_Pos
DECL|PPI_CHENCLR_CH4_Clear|macro|PPI_CHENCLR_CH4_Clear
DECL|PPI_CHENCLR_CH4_Disabled|macro|PPI_CHENCLR_CH4_Disabled
DECL|PPI_CHENCLR_CH4_Enabled|macro|PPI_CHENCLR_CH4_Enabled
DECL|PPI_CHENCLR_CH4_Msk|macro|PPI_CHENCLR_CH4_Msk
DECL|PPI_CHENCLR_CH4_Pos|macro|PPI_CHENCLR_CH4_Pos
DECL|PPI_CHENCLR_CH5_Clear|macro|PPI_CHENCLR_CH5_Clear
DECL|PPI_CHENCLR_CH5_Disabled|macro|PPI_CHENCLR_CH5_Disabled
DECL|PPI_CHENCLR_CH5_Enabled|macro|PPI_CHENCLR_CH5_Enabled
DECL|PPI_CHENCLR_CH5_Msk|macro|PPI_CHENCLR_CH5_Msk
DECL|PPI_CHENCLR_CH5_Pos|macro|PPI_CHENCLR_CH5_Pos
DECL|PPI_CHENCLR_CH6_Clear|macro|PPI_CHENCLR_CH6_Clear
DECL|PPI_CHENCLR_CH6_Disabled|macro|PPI_CHENCLR_CH6_Disabled
DECL|PPI_CHENCLR_CH6_Enabled|macro|PPI_CHENCLR_CH6_Enabled
DECL|PPI_CHENCLR_CH6_Msk|macro|PPI_CHENCLR_CH6_Msk
DECL|PPI_CHENCLR_CH6_Pos|macro|PPI_CHENCLR_CH6_Pos
DECL|PPI_CHENCLR_CH7_Clear|macro|PPI_CHENCLR_CH7_Clear
DECL|PPI_CHENCLR_CH7_Disabled|macro|PPI_CHENCLR_CH7_Disabled
DECL|PPI_CHENCLR_CH7_Enabled|macro|PPI_CHENCLR_CH7_Enabled
DECL|PPI_CHENCLR_CH7_Msk|macro|PPI_CHENCLR_CH7_Msk
DECL|PPI_CHENCLR_CH7_Pos|macro|PPI_CHENCLR_CH7_Pos
DECL|PPI_CHENCLR_CH8_Clear|macro|PPI_CHENCLR_CH8_Clear
DECL|PPI_CHENCLR_CH8_Disabled|macro|PPI_CHENCLR_CH8_Disabled
DECL|PPI_CHENCLR_CH8_Enabled|macro|PPI_CHENCLR_CH8_Enabled
DECL|PPI_CHENCLR_CH8_Msk|macro|PPI_CHENCLR_CH8_Msk
DECL|PPI_CHENCLR_CH8_Pos|macro|PPI_CHENCLR_CH8_Pos
DECL|PPI_CHENCLR_CH9_Clear|macro|PPI_CHENCLR_CH9_Clear
DECL|PPI_CHENCLR_CH9_Disabled|macro|PPI_CHENCLR_CH9_Disabled
DECL|PPI_CHENCLR_CH9_Enabled|macro|PPI_CHENCLR_CH9_Enabled
DECL|PPI_CHENCLR_CH9_Msk|macro|PPI_CHENCLR_CH9_Msk
DECL|PPI_CHENCLR_CH9_Pos|macro|PPI_CHENCLR_CH9_Pos
DECL|PPI_CHENSET_CH0_Disabled|macro|PPI_CHENSET_CH0_Disabled
DECL|PPI_CHENSET_CH0_Enabled|macro|PPI_CHENSET_CH0_Enabled
DECL|PPI_CHENSET_CH0_Msk|macro|PPI_CHENSET_CH0_Msk
DECL|PPI_CHENSET_CH0_Pos|macro|PPI_CHENSET_CH0_Pos
DECL|PPI_CHENSET_CH0_Set|macro|PPI_CHENSET_CH0_Set
DECL|PPI_CHENSET_CH10_Disabled|macro|PPI_CHENSET_CH10_Disabled
DECL|PPI_CHENSET_CH10_Enabled|macro|PPI_CHENSET_CH10_Enabled
DECL|PPI_CHENSET_CH10_Msk|macro|PPI_CHENSET_CH10_Msk
DECL|PPI_CHENSET_CH10_Pos|macro|PPI_CHENSET_CH10_Pos
DECL|PPI_CHENSET_CH10_Set|macro|PPI_CHENSET_CH10_Set
DECL|PPI_CHENSET_CH11_Disabled|macro|PPI_CHENSET_CH11_Disabled
DECL|PPI_CHENSET_CH11_Enabled|macro|PPI_CHENSET_CH11_Enabled
DECL|PPI_CHENSET_CH11_Msk|macro|PPI_CHENSET_CH11_Msk
DECL|PPI_CHENSET_CH11_Pos|macro|PPI_CHENSET_CH11_Pos
DECL|PPI_CHENSET_CH11_Set|macro|PPI_CHENSET_CH11_Set
DECL|PPI_CHENSET_CH12_Disabled|macro|PPI_CHENSET_CH12_Disabled
DECL|PPI_CHENSET_CH12_Enabled|macro|PPI_CHENSET_CH12_Enabled
DECL|PPI_CHENSET_CH12_Msk|macro|PPI_CHENSET_CH12_Msk
DECL|PPI_CHENSET_CH12_Pos|macro|PPI_CHENSET_CH12_Pos
DECL|PPI_CHENSET_CH12_Set|macro|PPI_CHENSET_CH12_Set
DECL|PPI_CHENSET_CH13_Disabled|macro|PPI_CHENSET_CH13_Disabled
DECL|PPI_CHENSET_CH13_Enabled|macro|PPI_CHENSET_CH13_Enabled
DECL|PPI_CHENSET_CH13_Msk|macro|PPI_CHENSET_CH13_Msk
DECL|PPI_CHENSET_CH13_Pos|macro|PPI_CHENSET_CH13_Pos
DECL|PPI_CHENSET_CH13_Set|macro|PPI_CHENSET_CH13_Set
DECL|PPI_CHENSET_CH14_Disabled|macro|PPI_CHENSET_CH14_Disabled
DECL|PPI_CHENSET_CH14_Enabled|macro|PPI_CHENSET_CH14_Enabled
DECL|PPI_CHENSET_CH14_Msk|macro|PPI_CHENSET_CH14_Msk
DECL|PPI_CHENSET_CH14_Pos|macro|PPI_CHENSET_CH14_Pos
DECL|PPI_CHENSET_CH14_Set|macro|PPI_CHENSET_CH14_Set
DECL|PPI_CHENSET_CH15_Disabled|macro|PPI_CHENSET_CH15_Disabled
DECL|PPI_CHENSET_CH15_Enabled|macro|PPI_CHENSET_CH15_Enabled
DECL|PPI_CHENSET_CH15_Msk|macro|PPI_CHENSET_CH15_Msk
DECL|PPI_CHENSET_CH15_Pos|macro|PPI_CHENSET_CH15_Pos
DECL|PPI_CHENSET_CH15_Set|macro|PPI_CHENSET_CH15_Set
DECL|PPI_CHENSET_CH16_Disabled|macro|PPI_CHENSET_CH16_Disabled
DECL|PPI_CHENSET_CH16_Enabled|macro|PPI_CHENSET_CH16_Enabled
DECL|PPI_CHENSET_CH16_Msk|macro|PPI_CHENSET_CH16_Msk
DECL|PPI_CHENSET_CH16_Pos|macro|PPI_CHENSET_CH16_Pos
DECL|PPI_CHENSET_CH16_Set|macro|PPI_CHENSET_CH16_Set
DECL|PPI_CHENSET_CH17_Disabled|macro|PPI_CHENSET_CH17_Disabled
DECL|PPI_CHENSET_CH17_Enabled|macro|PPI_CHENSET_CH17_Enabled
DECL|PPI_CHENSET_CH17_Msk|macro|PPI_CHENSET_CH17_Msk
DECL|PPI_CHENSET_CH17_Pos|macro|PPI_CHENSET_CH17_Pos
DECL|PPI_CHENSET_CH17_Set|macro|PPI_CHENSET_CH17_Set
DECL|PPI_CHENSET_CH18_Disabled|macro|PPI_CHENSET_CH18_Disabled
DECL|PPI_CHENSET_CH18_Enabled|macro|PPI_CHENSET_CH18_Enabled
DECL|PPI_CHENSET_CH18_Msk|macro|PPI_CHENSET_CH18_Msk
DECL|PPI_CHENSET_CH18_Pos|macro|PPI_CHENSET_CH18_Pos
DECL|PPI_CHENSET_CH18_Set|macro|PPI_CHENSET_CH18_Set
DECL|PPI_CHENSET_CH19_Disabled|macro|PPI_CHENSET_CH19_Disabled
DECL|PPI_CHENSET_CH19_Enabled|macro|PPI_CHENSET_CH19_Enabled
DECL|PPI_CHENSET_CH19_Msk|macro|PPI_CHENSET_CH19_Msk
DECL|PPI_CHENSET_CH19_Pos|macro|PPI_CHENSET_CH19_Pos
DECL|PPI_CHENSET_CH19_Set|macro|PPI_CHENSET_CH19_Set
DECL|PPI_CHENSET_CH1_Disabled|macro|PPI_CHENSET_CH1_Disabled
DECL|PPI_CHENSET_CH1_Enabled|macro|PPI_CHENSET_CH1_Enabled
DECL|PPI_CHENSET_CH1_Msk|macro|PPI_CHENSET_CH1_Msk
DECL|PPI_CHENSET_CH1_Pos|macro|PPI_CHENSET_CH1_Pos
DECL|PPI_CHENSET_CH1_Set|macro|PPI_CHENSET_CH1_Set
DECL|PPI_CHENSET_CH20_Disabled|macro|PPI_CHENSET_CH20_Disabled
DECL|PPI_CHENSET_CH20_Enabled|macro|PPI_CHENSET_CH20_Enabled
DECL|PPI_CHENSET_CH20_Msk|macro|PPI_CHENSET_CH20_Msk
DECL|PPI_CHENSET_CH20_Pos|macro|PPI_CHENSET_CH20_Pos
DECL|PPI_CHENSET_CH20_Set|macro|PPI_CHENSET_CH20_Set
DECL|PPI_CHENSET_CH21_Disabled|macro|PPI_CHENSET_CH21_Disabled
DECL|PPI_CHENSET_CH21_Enabled|macro|PPI_CHENSET_CH21_Enabled
DECL|PPI_CHENSET_CH21_Msk|macro|PPI_CHENSET_CH21_Msk
DECL|PPI_CHENSET_CH21_Pos|macro|PPI_CHENSET_CH21_Pos
DECL|PPI_CHENSET_CH21_Set|macro|PPI_CHENSET_CH21_Set
DECL|PPI_CHENSET_CH22_Disabled|macro|PPI_CHENSET_CH22_Disabled
DECL|PPI_CHENSET_CH22_Enabled|macro|PPI_CHENSET_CH22_Enabled
DECL|PPI_CHENSET_CH22_Msk|macro|PPI_CHENSET_CH22_Msk
DECL|PPI_CHENSET_CH22_Pos|macro|PPI_CHENSET_CH22_Pos
DECL|PPI_CHENSET_CH22_Set|macro|PPI_CHENSET_CH22_Set
DECL|PPI_CHENSET_CH23_Disabled|macro|PPI_CHENSET_CH23_Disabled
DECL|PPI_CHENSET_CH23_Enabled|macro|PPI_CHENSET_CH23_Enabled
DECL|PPI_CHENSET_CH23_Msk|macro|PPI_CHENSET_CH23_Msk
DECL|PPI_CHENSET_CH23_Pos|macro|PPI_CHENSET_CH23_Pos
DECL|PPI_CHENSET_CH23_Set|macro|PPI_CHENSET_CH23_Set
DECL|PPI_CHENSET_CH24_Disabled|macro|PPI_CHENSET_CH24_Disabled
DECL|PPI_CHENSET_CH24_Enabled|macro|PPI_CHENSET_CH24_Enabled
DECL|PPI_CHENSET_CH24_Msk|macro|PPI_CHENSET_CH24_Msk
DECL|PPI_CHENSET_CH24_Pos|macro|PPI_CHENSET_CH24_Pos
DECL|PPI_CHENSET_CH24_Set|macro|PPI_CHENSET_CH24_Set
DECL|PPI_CHENSET_CH25_Disabled|macro|PPI_CHENSET_CH25_Disabled
DECL|PPI_CHENSET_CH25_Enabled|macro|PPI_CHENSET_CH25_Enabled
DECL|PPI_CHENSET_CH25_Msk|macro|PPI_CHENSET_CH25_Msk
DECL|PPI_CHENSET_CH25_Pos|macro|PPI_CHENSET_CH25_Pos
DECL|PPI_CHENSET_CH25_Set|macro|PPI_CHENSET_CH25_Set
DECL|PPI_CHENSET_CH26_Disabled|macro|PPI_CHENSET_CH26_Disabled
DECL|PPI_CHENSET_CH26_Enabled|macro|PPI_CHENSET_CH26_Enabled
DECL|PPI_CHENSET_CH26_Msk|macro|PPI_CHENSET_CH26_Msk
DECL|PPI_CHENSET_CH26_Pos|macro|PPI_CHENSET_CH26_Pos
DECL|PPI_CHENSET_CH26_Set|macro|PPI_CHENSET_CH26_Set
DECL|PPI_CHENSET_CH27_Disabled|macro|PPI_CHENSET_CH27_Disabled
DECL|PPI_CHENSET_CH27_Enabled|macro|PPI_CHENSET_CH27_Enabled
DECL|PPI_CHENSET_CH27_Msk|macro|PPI_CHENSET_CH27_Msk
DECL|PPI_CHENSET_CH27_Pos|macro|PPI_CHENSET_CH27_Pos
DECL|PPI_CHENSET_CH27_Set|macro|PPI_CHENSET_CH27_Set
DECL|PPI_CHENSET_CH28_Disabled|macro|PPI_CHENSET_CH28_Disabled
DECL|PPI_CHENSET_CH28_Enabled|macro|PPI_CHENSET_CH28_Enabled
DECL|PPI_CHENSET_CH28_Msk|macro|PPI_CHENSET_CH28_Msk
DECL|PPI_CHENSET_CH28_Pos|macro|PPI_CHENSET_CH28_Pos
DECL|PPI_CHENSET_CH28_Set|macro|PPI_CHENSET_CH28_Set
DECL|PPI_CHENSET_CH29_Disabled|macro|PPI_CHENSET_CH29_Disabled
DECL|PPI_CHENSET_CH29_Enabled|macro|PPI_CHENSET_CH29_Enabled
DECL|PPI_CHENSET_CH29_Msk|macro|PPI_CHENSET_CH29_Msk
DECL|PPI_CHENSET_CH29_Pos|macro|PPI_CHENSET_CH29_Pos
DECL|PPI_CHENSET_CH29_Set|macro|PPI_CHENSET_CH29_Set
DECL|PPI_CHENSET_CH2_Disabled|macro|PPI_CHENSET_CH2_Disabled
DECL|PPI_CHENSET_CH2_Enabled|macro|PPI_CHENSET_CH2_Enabled
DECL|PPI_CHENSET_CH2_Msk|macro|PPI_CHENSET_CH2_Msk
DECL|PPI_CHENSET_CH2_Pos|macro|PPI_CHENSET_CH2_Pos
DECL|PPI_CHENSET_CH2_Set|macro|PPI_CHENSET_CH2_Set
DECL|PPI_CHENSET_CH30_Disabled|macro|PPI_CHENSET_CH30_Disabled
DECL|PPI_CHENSET_CH30_Enabled|macro|PPI_CHENSET_CH30_Enabled
DECL|PPI_CHENSET_CH30_Msk|macro|PPI_CHENSET_CH30_Msk
DECL|PPI_CHENSET_CH30_Pos|macro|PPI_CHENSET_CH30_Pos
DECL|PPI_CHENSET_CH30_Set|macro|PPI_CHENSET_CH30_Set
DECL|PPI_CHENSET_CH31_Disabled|macro|PPI_CHENSET_CH31_Disabled
DECL|PPI_CHENSET_CH31_Enabled|macro|PPI_CHENSET_CH31_Enabled
DECL|PPI_CHENSET_CH31_Msk|macro|PPI_CHENSET_CH31_Msk
DECL|PPI_CHENSET_CH31_Pos|macro|PPI_CHENSET_CH31_Pos
DECL|PPI_CHENSET_CH31_Set|macro|PPI_CHENSET_CH31_Set
DECL|PPI_CHENSET_CH3_Disabled|macro|PPI_CHENSET_CH3_Disabled
DECL|PPI_CHENSET_CH3_Enabled|macro|PPI_CHENSET_CH3_Enabled
DECL|PPI_CHENSET_CH3_Msk|macro|PPI_CHENSET_CH3_Msk
DECL|PPI_CHENSET_CH3_Pos|macro|PPI_CHENSET_CH3_Pos
DECL|PPI_CHENSET_CH3_Set|macro|PPI_CHENSET_CH3_Set
DECL|PPI_CHENSET_CH4_Disabled|macro|PPI_CHENSET_CH4_Disabled
DECL|PPI_CHENSET_CH4_Enabled|macro|PPI_CHENSET_CH4_Enabled
DECL|PPI_CHENSET_CH4_Msk|macro|PPI_CHENSET_CH4_Msk
DECL|PPI_CHENSET_CH4_Pos|macro|PPI_CHENSET_CH4_Pos
DECL|PPI_CHENSET_CH4_Set|macro|PPI_CHENSET_CH4_Set
DECL|PPI_CHENSET_CH5_Disabled|macro|PPI_CHENSET_CH5_Disabled
DECL|PPI_CHENSET_CH5_Enabled|macro|PPI_CHENSET_CH5_Enabled
DECL|PPI_CHENSET_CH5_Msk|macro|PPI_CHENSET_CH5_Msk
DECL|PPI_CHENSET_CH5_Pos|macro|PPI_CHENSET_CH5_Pos
DECL|PPI_CHENSET_CH5_Set|macro|PPI_CHENSET_CH5_Set
DECL|PPI_CHENSET_CH6_Disabled|macro|PPI_CHENSET_CH6_Disabled
DECL|PPI_CHENSET_CH6_Enabled|macro|PPI_CHENSET_CH6_Enabled
DECL|PPI_CHENSET_CH6_Msk|macro|PPI_CHENSET_CH6_Msk
DECL|PPI_CHENSET_CH6_Pos|macro|PPI_CHENSET_CH6_Pos
DECL|PPI_CHENSET_CH6_Set|macro|PPI_CHENSET_CH6_Set
DECL|PPI_CHENSET_CH7_Disabled|macro|PPI_CHENSET_CH7_Disabled
DECL|PPI_CHENSET_CH7_Enabled|macro|PPI_CHENSET_CH7_Enabled
DECL|PPI_CHENSET_CH7_Msk|macro|PPI_CHENSET_CH7_Msk
DECL|PPI_CHENSET_CH7_Pos|macro|PPI_CHENSET_CH7_Pos
DECL|PPI_CHENSET_CH7_Set|macro|PPI_CHENSET_CH7_Set
DECL|PPI_CHENSET_CH8_Disabled|macro|PPI_CHENSET_CH8_Disabled
DECL|PPI_CHENSET_CH8_Enabled|macro|PPI_CHENSET_CH8_Enabled
DECL|PPI_CHENSET_CH8_Msk|macro|PPI_CHENSET_CH8_Msk
DECL|PPI_CHENSET_CH8_Pos|macro|PPI_CHENSET_CH8_Pos
DECL|PPI_CHENSET_CH8_Set|macro|PPI_CHENSET_CH8_Set
DECL|PPI_CHENSET_CH9_Disabled|macro|PPI_CHENSET_CH9_Disabled
DECL|PPI_CHENSET_CH9_Enabled|macro|PPI_CHENSET_CH9_Enabled
DECL|PPI_CHENSET_CH9_Msk|macro|PPI_CHENSET_CH9_Msk
DECL|PPI_CHENSET_CH9_Pos|macro|PPI_CHENSET_CH9_Pos
DECL|PPI_CHENSET_CH9_Set|macro|PPI_CHENSET_CH9_Set
DECL|PPI_CHEN_CH0_Disabled|macro|PPI_CHEN_CH0_Disabled
DECL|PPI_CHEN_CH0_Enabled|macro|PPI_CHEN_CH0_Enabled
DECL|PPI_CHEN_CH0_Msk|macro|PPI_CHEN_CH0_Msk
DECL|PPI_CHEN_CH0_Pos|macro|PPI_CHEN_CH0_Pos
DECL|PPI_CHEN_CH10_Disabled|macro|PPI_CHEN_CH10_Disabled
DECL|PPI_CHEN_CH10_Enabled|macro|PPI_CHEN_CH10_Enabled
DECL|PPI_CHEN_CH10_Msk|macro|PPI_CHEN_CH10_Msk
DECL|PPI_CHEN_CH10_Pos|macro|PPI_CHEN_CH10_Pos
DECL|PPI_CHEN_CH11_Disabled|macro|PPI_CHEN_CH11_Disabled
DECL|PPI_CHEN_CH11_Enabled|macro|PPI_CHEN_CH11_Enabled
DECL|PPI_CHEN_CH11_Msk|macro|PPI_CHEN_CH11_Msk
DECL|PPI_CHEN_CH11_Pos|macro|PPI_CHEN_CH11_Pos
DECL|PPI_CHEN_CH12_Disabled|macro|PPI_CHEN_CH12_Disabled
DECL|PPI_CHEN_CH12_Enabled|macro|PPI_CHEN_CH12_Enabled
DECL|PPI_CHEN_CH12_Msk|macro|PPI_CHEN_CH12_Msk
DECL|PPI_CHEN_CH12_Pos|macro|PPI_CHEN_CH12_Pos
DECL|PPI_CHEN_CH13_Disabled|macro|PPI_CHEN_CH13_Disabled
DECL|PPI_CHEN_CH13_Enabled|macro|PPI_CHEN_CH13_Enabled
DECL|PPI_CHEN_CH13_Msk|macro|PPI_CHEN_CH13_Msk
DECL|PPI_CHEN_CH13_Pos|macro|PPI_CHEN_CH13_Pos
DECL|PPI_CHEN_CH14_Disabled|macro|PPI_CHEN_CH14_Disabled
DECL|PPI_CHEN_CH14_Enabled|macro|PPI_CHEN_CH14_Enabled
DECL|PPI_CHEN_CH14_Msk|macro|PPI_CHEN_CH14_Msk
DECL|PPI_CHEN_CH14_Pos|macro|PPI_CHEN_CH14_Pos
DECL|PPI_CHEN_CH15_Disabled|macro|PPI_CHEN_CH15_Disabled
DECL|PPI_CHEN_CH15_Enabled|macro|PPI_CHEN_CH15_Enabled
DECL|PPI_CHEN_CH15_Msk|macro|PPI_CHEN_CH15_Msk
DECL|PPI_CHEN_CH15_Pos|macro|PPI_CHEN_CH15_Pos
DECL|PPI_CHEN_CH16_Disabled|macro|PPI_CHEN_CH16_Disabled
DECL|PPI_CHEN_CH16_Enabled|macro|PPI_CHEN_CH16_Enabled
DECL|PPI_CHEN_CH16_Msk|macro|PPI_CHEN_CH16_Msk
DECL|PPI_CHEN_CH16_Pos|macro|PPI_CHEN_CH16_Pos
DECL|PPI_CHEN_CH17_Disabled|macro|PPI_CHEN_CH17_Disabled
DECL|PPI_CHEN_CH17_Enabled|macro|PPI_CHEN_CH17_Enabled
DECL|PPI_CHEN_CH17_Msk|macro|PPI_CHEN_CH17_Msk
DECL|PPI_CHEN_CH17_Pos|macro|PPI_CHEN_CH17_Pos
DECL|PPI_CHEN_CH18_Disabled|macro|PPI_CHEN_CH18_Disabled
DECL|PPI_CHEN_CH18_Enabled|macro|PPI_CHEN_CH18_Enabled
DECL|PPI_CHEN_CH18_Msk|macro|PPI_CHEN_CH18_Msk
DECL|PPI_CHEN_CH18_Pos|macro|PPI_CHEN_CH18_Pos
DECL|PPI_CHEN_CH19_Disabled|macro|PPI_CHEN_CH19_Disabled
DECL|PPI_CHEN_CH19_Enabled|macro|PPI_CHEN_CH19_Enabled
DECL|PPI_CHEN_CH19_Msk|macro|PPI_CHEN_CH19_Msk
DECL|PPI_CHEN_CH19_Pos|macro|PPI_CHEN_CH19_Pos
DECL|PPI_CHEN_CH1_Disabled|macro|PPI_CHEN_CH1_Disabled
DECL|PPI_CHEN_CH1_Enabled|macro|PPI_CHEN_CH1_Enabled
DECL|PPI_CHEN_CH1_Msk|macro|PPI_CHEN_CH1_Msk
DECL|PPI_CHEN_CH1_Pos|macro|PPI_CHEN_CH1_Pos
DECL|PPI_CHEN_CH20_Disabled|macro|PPI_CHEN_CH20_Disabled
DECL|PPI_CHEN_CH20_Enabled|macro|PPI_CHEN_CH20_Enabled
DECL|PPI_CHEN_CH20_Msk|macro|PPI_CHEN_CH20_Msk
DECL|PPI_CHEN_CH20_Pos|macro|PPI_CHEN_CH20_Pos
DECL|PPI_CHEN_CH21_Disabled|macro|PPI_CHEN_CH21_Disabled
DECL|PPI_CHEN_CH21_Enabled|macro|PPI_CHEN_CH21_Enabled
DECL|PPI_CHEN_CH21_Msk|macro|PPI_CHEN_CH21_Msk
DECL|PPI_CHEN_CH21_Pos|macro|PPI_CHEN_CH21_Pos
DECL|PPI_CHEN_CH22_Disabled|macro|PPI_CHEN_CH22_Disabled
DECL|PPI_CHEN_CH22_Enabled|macro|PPI_CHEN_CH22_Enabled
DECL|PPI_CHEN_CH22_Msk|macro|PPI_CHEN_CH22_Msk
DECL|PPI_CHEN_CH22_Pos|macro|PPI_CHEN_CH22_Pos
DECL|PPI_CHEN_CH23_Disabled|macro|PPI_CHEN_CH23_Disabled
DECL|PPI_CHEN_CH23_Enabled|macro|PPI_CHEN_CH23_Enabled
DECL|PPI_CHEN_CH23_Msk|macro|PPI_CHEN_CH23_Msk
DECL|PPI_CHEN_CH23_Pos|macro|PPI_CHEN_CH23_Pos
DECL|PPI_CHEN_CH24_Disabled|macro|PPI_CHEN_CH24_Disabled
DECL|PPI_CHEN_CH24_Enabled|macro|PPI_CHEN_CH24_Enabled
DECL|PPI_CHEN_CH24_Msk|macro|PPI_CHEN_CH24_Msk
DECL|PPI_CHEN_CH24_Pos|macro|PPI_CHEN_CH24_Pos
DECL|PPI_CHEN_CH25_Disabled|macro|PPI_CHEN_CH25_Disabled
DECL|PPI_CHEN_CH25_Enabled|macro|PPI_CHEN_CH25_Enabled
DECL|PPI_CHEN_CH25_Msk|macro|PPI_CHEN_CH25_Msk
DECL|PPI_CHEN_CH25_Pos|macro|PPI_CHEN_CH25_Pos
DECL|PPI_CHEN_CH26_Disabled|macro|PPI_CHEN_CH26_Disabled
DECL|PPI_CHEN_CH26_Enabled|macro|PPI_CHEN_CH26_Enabled
DECL|PPI_CHEN_CH26_Msk|macro|PPI_CHEN_CH26_Msk
DECL|PPI_CHEN_CH26_Pos|macro|PPI_CHEN_CH26_Pos
DECL|PPI_CHEN_CH27_Disabled|macro|PPI_CHEN_CH27_Disabled
DECL|PPI_CHEN_CH27_Enabled|macro|PPI_CHEN_CH27_Enabled
DECL|PPI_CHEN_CH27_Msk|macro|PPI_CHEN_CH27_Msk
DECL|PPI_CHEN_CH27_Pos|macro|PPI_CHEN_CH27_Pos
DECL|PPI_CHEN_CH28_Disabled|macro|PPI_CHEN_CH28_Disabled
DECL|PPI_CHEN_CH28_Enabled|macro|PPI_CHEN_CH28_Enabled
DECL|PPI_CHEN_CH28_Msk|macro|PPI_CHEN_CH28_Msk
DECL|PPI_CHEN_CH28_Pos|macro|PPI_CHEN_CH28_Pos
DECL|PPI_CHEN_CH29_Disabled|macro|PPI_CHEN_CH29_Disabled
DECL|PPI_CHEN_CH29_Enabled|macro|PPI_CHEN_CH29_Enabled
DECL|PPI_CHEN_CH29_Msk|macro|PPI_CHEN_CH29_Msk
DECL|PPI_CHEN_CH29_Pos|macro|PPI_CHEN_CH29_Pos
DECL|PPI_CHEN_CH2_Disabled|macro|PPI_CHEN_CH2_Disabled
DECL|PPI_CHEN_CH2_Enabled|macro|PPI_CHEN_CH2_Enabled
DECL|PPI_CHEN_CH2_Msk|macro|PPI_CHEN_CH2_Msk
DECL|PPI_CHEN_CH2_Pos|macro|PPI_CHEN_CH2_Pos
DECL|PPI_CHEN_CH30_Disabled|macro|PPI_CHEN_CH30_Disabled
DECL|PPI_CHEN_CH30_Enabled|macro|PPI_CHEN_CH30_Enabled
DECL|PPI_CHEN_CH30_Msk|macro|PPI_CHEN_CH30_Msk
DECL|PPI_CHEN_CH30_Pos|macro|PPI_CHEN_CH30_Pos
DECL|PPI_CHEN_CH31_Disabled|macro|PPI_CHEN_CH31_Disabled
DECL|PPI_CHEN_CH31_Enabled|macro|PPI_CHEN_CH31_Enabled
DECL|PPI_CHEN_CH31_Msk|macro|PPI_CHEN_CH31_Msk
DECL|PPI_CHEN_CH31_Pos|macro|PPI_CHEN_CH31_Pos
DECL|PPI_CHEN_CH3_Disabled|macro|PPI_CHEN_CH3_Disabled
DECL|PPI_CHEN_CH3_Enabled|macro|PPI_CHEN_CH3_Enabled
DECL|PPI_CHEN_CH3_Msk|macro|PPI_CHEN_CH3_Msk
DECL|PPI_CHEN_CH3_Pos|macro|PPI_CHEN_CH3_Pos
DECL|PPI_CHEN_CH4_Disabled|macro|PPI_CHEN_CH4_Disabled
DECL|PPI_CHEN_CH4_Enabled|macro|PPI_CHEN_CH4_Enabled
DECL|PPI_CHEN_CH4_Msk|macro|PPI_CHEN_CH4_Msk
DECL|PPI_CHEN_CH4_Pos|macro|PPI_CHEN_CH4_Pos
DECL|PPI_CHEN_CH5_Disabled|macro|PPI_CHEN_CH5_Disabled
DECL|PPI_CHEN_CH5_Enabled|macro|PPI_CHEN_CH5_Enabled
DECL|PPI_CHEN_CH5_Msk|macro|PPI_CHEN_CH5_Msk
DECL|PPI_CHEN_CH5_Pos|macro|PPI_CHEN_CH5_Pos
DECL|PPI_CHEN_CH6_Disabled|macro|PPI_CHEN_CH6_Disabled
DECL|PPI_CHEN_CH6_Enabled|macro|PPI_CHEN_CH6_Enabled
DECL|PPI_CHEN_CH6_Msk|macro|PPI_CHEN_CH6_Msk
DECL|PPI_CHEN_CH6_Pos|macro|PPI_CHEN_CH6_Pos
DECL|PPI_CHEN_CH7_Disabled|macro|PPI_CHEN_CH7_Disabled
DECL|PPI_CHEN_CH7_Enabled|macro|PPI_CHEN_CH7_Enabled
DECL|PPI_CHEN_CH7_Msk|macro|PPI_CHEN_CH7_Msk
DECL|PPI_CHEN_CH7_Pos|macro|PPI_CHEN_CH7_Pos
DECL|PPI_CHEN_CH8_Disabled|macro|PPI_CHEN_CH8_Disabled
DECL|PPI_CHEN_CH8_Enabled|macro|PPI_CHEN_CH8_Enabled
DECL|PPI_CHEN_CH8_Msk|macro|PPI_CHEN_CH8_Msk
DECL|PPI_CHEN_CH8_Pos|macro|PPI_CHEN_CH8_Pos
DECL|PPI_CHEN_CH9_Disabled|macro|PPI_CHEN_CH9_Disabled
DECL|PPI_CHEN_CH9_Enabled|macro|PPI_CHEN_CH9_Enabled
DECL|PPI_CHEN_CH9_Msk|macro|PPI_CHEN_CH9_Msk
DECL|PPI_CHEN_CH9_Pos|macro|PPI_CHEN_CH9_Pos
DECL|PPI_CHG_CH0_Excluded|macro|PPI_CHG_CH0_Excluded
DECL|PPI_CHG_CH0_Included|macro|PPI_CHG_CH0_Included
DECL|PPI_CHG_CH0_Msk|macro|PPI_CHG_CH0_Msk
DECL|PPI_CHG_CH0_Pos|macro|PPI_CHG_CH0_Pos
DECL|PPI_CHG_CH10_Excluded|macro|PPI_CHG_CH10_Excluded
DECL|PPI_CHG_CH10_Included|macro|PPI_CHG_CH10_Included
DECL|PPI_CHG_CH10_Msk|macro|PPI_CHG_CH10_Msk
DECL|PPI_CHG_CH10_Pos|macro|PPI_CHG_CH10_Pos
DECL|PPI_CHG_CH11_Excluded|macro|PPI_CHG_CH11_Excluded
DECL|PPI_CHG_CH11_Included|macro|PPI_CHG_CH11_Included
DECL|PPI_CHG_CH11_Msk|macro|PPI_CHG_CH11_Msk
DECL|PPI_CHG_CH11_Pos|macro|PPI_CHG_CH11_Pos
DECL|PPI_CHG_CH12_Excluded|macro|PPI_CHG_CH12_Excluded
DECL|PPI_CHG_CH12_Included|macro|PPI_CHG_CH12_Included
DECL|PPI_CHG_CH12_Msk|macro|PPI_CHG_CH12_Msk
DECL|PPI_CHG_CH12_Pos|macro|PPI_CHG_CH12_Pos
DECL|PPI_CHG_CH13_Excluded|macro|PPI_CHG_CH13_Excluded
DECL|PPI_CHG_CH13_Included|macro|PPI_CHG_CH13_Included
DECL|PPI_CHG_CH13_Msk|macro|PPI_CHG_CH13_Msk
DECL|PPI_CHG_CH13_Pos|macro|PPI_CHG_CH13_Pos
DECL|PPI_CHG_CH14_Excluded|macro|PPI_CHG_CH14_Excluded
DECL|PPI_CHG_CH14_Included|macro|PPI_CHG_CH14_Included
DECL|PPI_CHG_CH14_Msk|macro|PPI_CHG_CH14_Msk
DECL|PPI_CHG_CH14_Pos|macro|PPI_CHG_CH14_Pos
DECL|PPI_CHG_CH15_Excluded|macro|PPI_CHG_CH15_Excluded
DECL|PPI_CHG_CH15_Included|macro|PPI_CHG_CH15_Included
DECL|PPI_CHG_CH15_Msk|macro|PPI_CHG_CH15_Msk
DECL|PPI_CHG_CH15_Pos|macro|PPI_CHG_CH15_Pos
DECL|PPI_CHG_CH16_Excluded|macro|PPI_CHG_CH16_Excluded
DECL|PPI_CHG_CH16_Included|macro|PPI_CHG_CH16_Included
DECL|PPI_CHG_CH16_Msk|macro|PPI_CHG_CH16_Msk
DECL|PPI_CHG_CH16_Pos|macro|PPI_CHG_CH16_Pos
DECL|PPI_CHG_CH17_Excluded|macro|PPI_CHG_CH17_Excluded
DECL|PPI_CHG_CH17_Included|macro|PPI_CHG_CH17_Included
DECL|PPI_CHG_CH17_Msk|macro|PPI_CHG_CH17_Msk
DECL|PPI_CHG_CH17_Pos|macro|PPI_CHG_CH17_Pos
DECL|PPI_CHG_CH18_Excluded|macro|PPI_CHG_CH18_Excluded
DECL|PPI_CHG_CH18_Included|macro|PPI_CHG_CH18_Included
DECL|PPI_CHG_CH18_Msk|macro|PPI_CHG_CH18_Msk
DECL|PPI_CHG_CH18_Pos|macro|PPI_CHG_CH18_Pos
DECL|PPI_CHG_CH19_Excluded|macro|PPI_CHG_CH19_Excluded
DECL|PPI_CHG_CH19_Included|macro|PPI_CHG_CH19_Included
DECL|PPI_CHG_CH19_Msk|macro|PPI_CHG_CH19_Msk
DECL|PPI_CHG_CH19_Pos|macro|PPI_CHG_CH19_Pos
DECL|PPI_CHG_CH1_Excluded|macro|PPI_CHG_CH1_Excluded
DECL|PPI_CHG_CH1_Included|macro|PPI_CHG_CH1_Included
DECL|PPI_CHG_CH1_Msk|macro|PPI_CHG_CH1_Msk
DECL|PPI_CHG_CH1_Pos|macro|PPI_CHG_CH1_Pos
DECL|PPI_CHG_CH20_Excluded|macro|PPI_CHG_CH20_Excluded
DECL|PPI_CHG_CH20_Included|macro|PPI_CHG_CH20_Included
DECL|PPI_CHG_CH20_Msk|macro|PPI_CHG_CH20_Msk
DECL|PPI_CHG_CH20_Pos|macro|PPI_CHG_CH20_Pos
DECL|PPI_CHG_CH21_Excluded|macro|PPI_CHG_CH21_Excluded
DECL|PPI_CHG_CH21_Included|macro|PPI_CHG_CH21_Included
DECL|PPI_CHG_CH21_Msk|macro|PPI_CHG_CH21_Msk
DECL|PPI_CHG_CH21_Pos|macro|PPI_CHG_CH21_Pos
DECL|PPI_CHG_CH22_Excluded|macro|PPI_CHG_CH22_Excluded
DECL|PPI_CHG_CH22_Included|macro|PPI_CHG_CH22_Included
DECL|PPI_CHG_CH22_Msk|macro|PPI_CHG_CH22_Msk
DECL|PPI_CHG_CH22_Pos|macro|PPI_CHG_CH22_Pos
DECL|PPI_CHG_CH23_Excluded|macro|PPI_CHG_CH23_Excluded
DECL|PPI_CHG_CH23_Included|macro|PPI_CHG_CH23_Included
DECL|PPI_CHG_CH23_Msk|macro|PPI_CHG_CH23_Msk
DECL|PPI_CHG_CH23_Pos|macro|PPI_CHG_CH23_Pos
DECL|PPI_CHG_CH24_Excluded|macro|PPI_CHG_CH24_Excluded
DECL|PPI_CHG_CH24_Included|macro|PPI_CHG_CH24_Included
DECL|PPI_CHG_CH24_Msk|macro|PPI_CHG_CH24_Msk
DECL|PPI_CHG_CH24_Pos|macro|PPI_CHG_CH24_Pos
DECL|PPI_CHG_CH25_Excluded|macro|PPI_CHG_CH25_Excluded
DECL|PPI_CHG_CH25_Included|macro|PPI_CHG_CH25_Included
DECL|PPI_CHG_CH25_Msk|macro|PPI_CHG_CH25_Msk
DECL|PPI_CHG_CH25_Pos|macro|PPI_CHG_CH25_Pos
DECL|PPI_CHG_CH26_Excluded|macro|PPI_CHG_CH26_Excluded
DECL|PPI_CHG_CH26_Included|macro|PPI_CHG_CH26_Included
DECL|PPI_CHG_CH26_Msk|macro|PPI_CHG_CH26_Msk
DECL|PPI_CHG_CH26_Pos|macro|PPI_CHG_CH26_Pos
DECL|PPI_CHG_CH27_Excluded|macro|PPI_CHG_CH27_Excluded
DECL|PPI_CHG_CH27_Included|macro|PPI_CHG_CH27_Included
DECL|PPI_CHG_CH27_Msk|macro|PPI_CHG_CH27_Msk
DECL|PPI_CHG_CH27_Pos|macro|PPI_CHG_CH27_Pos
DECL|PPI_CHG_CH28_Excluded|macro|PPI_CHG_CH28_Excluded
DECL|PPI_CHG_CH28_Included|macro|PPI_CHG_CH28_Included
DECL|PPI_CHG_CH28_Msk|macro|PPI_CHG_CH28_Msk
DECL|PPI_CHG_CH28_Pos|macro|PPI_CHG_CH28_Pos
DECL|PPI_CHG_CH29_Excluded|macro|PPI_CHG_CH29_Excluded
DECL|PPI_CHG_CH29_Included|macro|PPI_CHG_CH29_Included
DECL|PPI_CHG_CH29_Msk|macro|PPI_CHG_CH29_Msk
DECL|PPI_CHG_CH29_Pos|macro|PPI_CHG_CH29_Pos
DECL|PPI_CHG_CH2_Excluded|macro|PPI_CHG_CH2_Excluded
DECL|PPI_CHG_CH2_Included|macro|PPI_CHG_CH2_Included
DECL|PPI_CHG_CH2_Msk|macro|PPI_CHG_CH2_Msk
DECL|PPI_CHG_CH2_Pos|macro|PPI_CHG_CH2_Pos
DECL|PPI_CHG_CH30_Excluded|macro|PPI_CHG_CH30_Excluded
DECL|PPI_CHG_CH30_Included|macro|PPI_CHG_CH30_Included
DECL|PPI_CHG_CH30_Msk|macro|PPI_CHG_CH30_Msk
DECL|PPI_CHG_CH30_Pos|macro|PPI_CHG_CH30_Pos
DECL|PPI_CHG_CH31_Excluded|macro|PPI_CHG_CH31_Excluded
DECL|PPI_CHG_CH31_Included|macro|PPI_CHG_CH31_Included
DECL|PPI_CHG_CH31_Msk|macro|PPI_CHG_CH31_Msk
DECL|PPI_CHG_CH31_Pos|macro|PPI_CHG_CH31_Pos
DECL|PPI_CHG_CH3_Excluded|macro|PPI_CHG_CH3_Excluded
DECL|PPI_CHG_CH3_Included|macro|PPI_CHG_CH3_Included
DECL|PPI_CHG_CH3_Msk|macro|PPI_CHG_CH3_Msk
DECL|PPI_CHG_CH3_Pos|macro|PPI_CHG_CH3_Pos
DECL|PPI_CHG_CH4_Excluded|macro|PPI_CHG_CH4_Excluded
DECL|PPI_CHG_CH4_Included|macro|PPI_CHG_CH4_Included
DECL|PPI_CHG_CH4_Msk|macro|PPI_CHG_CH4_Msk
DECL|PPI_CHG_CH4_Pos|macro|PPI_CHG_CH4_Pos
DECL|PPI_CHG_CH5_Excluded|macro|PPI_CHG_CH5_Excluded
DECL|PPI_CHG_CH5_Included|macro|PPI_CHG_CH5_Included
DECL|PPI_CHG_CH5_Msk|macro|PPI_CHG_CH5_Msk
DECL|PPI_CHG_CH5_Pos|macro|PPI_CHG_CH5_Pos
DECL|PPI_CHG_CH6_Excluded|macro|PPI_CHG_CH6_Excluded
DECL|PPI_CHG_CH6_Included|macro|PPI_CHG_CH6_Included
DECL|PPI_CHG_CH6_Msk|macro|PPI_CHG_CH6_Msk
DECL|PPI_CHG_CH6_Pos|macro|PPI_CHG_CH6_Pos
DECL|PPI_CHG_CH7_Excluded|macro|PPI_CHG_CH7_Excluded
DECL|PPI_CHG_CH7_Included|macro|PPI_CHG_CH7_Included
DECL|PPI_CHG_CH7_Msk|macro|PPI_CHG_CH7_Msk
DECL|PPI_CHG_CH7_Pos|macro|PPI_CHG_CH7_Pos
DECL|PPI_CHG_CH8_Excluded|macro|PPI_CHG_CH8_Excluded
DECL|PPI_CHG_CH8_Included|macro|PPI_CHG_CH8_Included
DECL|PPI_CHG_CH8_Msk|macro|PPI_CHG_CH8_Msk
DECL|PPI_CHG_CH8_Pos|macro|PPI_CHG_CH8_Pos
DECL|PPI_CHG_CH9_Excluded|macro|PPI_CHG_CH9_Excluded
DECL|PPI_CHG_CH9_Included|macro|PPI_CHG_CH9_Included
DECL|PPI_CHG_CH9_Msk|macro|PPI_CHG_CH9_Msk
DECL|PPI_CHG_CH9_Pos|macro|PPI_CHG_CH9_Pos
DECL|PPI_CH_EEP_EEP_Msk|macro|PPI_CH_EEP_EEP_Msk
DECL|PPI_CH_EEP_EEP_Pos|macro|PPI_CH_EEP_EEP_Pos
DECL|PPI_CH_TEP_TEP_Msk|macro|PPI_CH_TEP_TEP_Msk
DECL|PPI_CH_TEP_TEP_Pos|macro|PPI_CH_TEP_TEP_Pos
DECL|PPI_FORK_TEP_TEP_Msk|macro|PPI_FORK_TEP_TEP_Msk
DECL|PPI_FORK_TEP_TEP_Pos|macro|PPI_FORK_TEP_TEP_Pos
DECL|PWM_COUNTERTOP_COUNTERTOP_Msk|macro|PWM_COUNTERTOP_COUNTERTOP_Msk
DECL|PWM_COUNTERTOP_COUNTERTOP_Pos|macro|PWM_COUNTERTOP_COUNTERTOP_Pos
DECL|PWM_DECODER_LOAD_Common|macro|PWM_DECODER_LOAD_Common
DECL|PWM_DECODER_LOAD_Grouped|macro|PWM_DECODER_LOAD_Grouped
DECL|PWM_DECODER_LOAD_Individual|macro|PWM_DECODER_LOAD_Individual
DECL|PWM_DECODER_LOAD_Msk|macro|PWM_DECODER_LOAD_Msk
DECL|PWM_DECODER_LOAD_Pos|macro|PWM_DECODER_LOAD_Pos
DECL|PWM_DECODER_LOAD_WaveForm|macro|PWM_DECODER_LOAD_WaveForm
DECL|PWM_DECODER_MODE_Msk|macro|PWM_DECODER_MODE_Msk
DECL|PWM_DECODER_MODE_NextStep|macro|PWM_DECODER_MODE_NextStep
DECL|PWM_DECODER_MODE_Pos|macro|PWM_DECODER_MODE_Pos
DECL|PWM_DECODER_MODE_RefreshCount|macro|PWM_DECODER_MODE_RefreshCount
DECL|PWM_ENABLE_ENABLE_Disabled|macro|PWM_ENABLE_ENABLE_Disabled
DECL|PWM_ENABLE_ENABLE_Enabled|macro|PWM_ENABLE_ENABLE_Enabled
DECL|PWM_ENABLE_ENABLE_Msk|macro|PWM_ENABLE_ENABLE_Msk
DECL|PWM_ENABLE_ENABLE_Pos|macro|PWM_ENABLE_ENABLE_Pos
DECL|PWM_INTENCLR_LOOPSDONE_Clear|macro|PWM_INTENCLR_LOOPSDONE_Clear
DECL|PWM_INTENCLR_LOOPSDONE_Disabled|macro|PWM_INTENCLR_LOOPSDONE_Disabled
DECL|PWM_INTENCLR_LOOPSDONE_Enabled|macro|PWM_INTENCLR_LOOPSDONE_Enabled
DECL|PWM_INTENCLR_LOOPSDONE_Msk|macro|PWM_INTENCLR_LOOPSDONE_Msk
DECL|PWM_INTENCLR_LOOPSDONE_Pos|macro|PWM_INTENCLR_LOOPSDONE_Pos
DECL|PWM_INTENCLR_PWMPERIODEND_Clear|macro|PWM_INTENCLR_PWMPERIODEND_Clear
DECL|PWM_INTENCLR_PWMPERIODEND_Disabled|macro|PWM_INTENCLR_PWMPERIODEND_Disabled
DECL|PWM_INTENCLR_PWMPERIODEND_Enabled|macro|PWM_INTENCLR_PWMPERIODEND_Enabled
DECL|PWM_INTENCLR_PWMPERIODEND_Msk|macro|PWM_INTENCLR_PWMPERIODEND_Msk
DECL|PWM_INTENCLR_PWMPERIODEND_Pos|macro|PWM_INTENCLR_PWMPERIODEND_Pos
DECL|PWM_INTENCLR_SEQEND0_Clear|macro|PWM_INTENCLR_SEQEND0_Clear
DECL|PWM_INTENCLR_SEQEND0_Disabled|macro|PWM_INTENCLR_SEQEND0_Disabled
DECL|PWM_INTENCLR_SEQEND0_Enabled|macro|PWM_INTENCLR_SEQEND0_Enabled
DECL|PWM_INTENCLR_SEQEND0_Msk|macro|PWM_INTENCLR_SEQEND0_Msk
DECL|PWM_INTENCLR_SEQEND0_Pos|macro|PWM_INTENCLR_SEQEND0_Pos
DECL|PWM_INTENCLR_SEQEND1_Clear|macro|PWM_INTENCLR_SEQEND1_Clear
DECL|PWM_INTENCLR_SEQEND1_Disabled|macro|PWM_INTENCLR_SEQEND1_Disabled
DECL|PWM_INTENCLR_SEQEND1_Enabled|macro|PWM_INTENCLR_SEQEND1_Enabled
DECL|PWM_INTENCLR_SEQEND1_Msk|macro|PWM_INTENCLR_SEQEND1_Msk
DECL|PWM_INTENCLR_SEQEND1_Pos|macro|PWM_INTENCLR_SEQEND1_Pos
DECL|PWM_INTENCLR_SEQSTARTED0_Clear|macro|PWM_INTENCLR_SEQSTARTED0_Clear
DECL|PWM_INTENCLR_SEQSTARTED0_Disabled|macro|PWM_INTENCLR_SEQSTARTED0_Disabled
DECL|PWM_INTENCLR_SEQSTARTED0_Enabled|macro|PWM_INTENCLR_SEQSTARTED0_Enabled
DECL|PWM_INTENCLR_SEQSTARTED0_Msk|macro|PWM_INTENCLR_SEQSTARTED0_Msk
DECL|PWM_INTENCLR_SEQSTARTED0_Pos|macro|PWM_INTENCLR_SEQSTARTED0_Pos
DECL|PWM_INTENCLR_SEQSTARTED1_Clear|macro|PWM_INTENCLR_SEQSTARTED1_Clear
DECL|PWM_INTENCLR_SEQSTARTED1_Disabled|macro|PWM_INTENCLR_SEQSTARTED1_Disabled
DECL|PWM_INTENCLR_SEQSTARTED1_Enabled|macro|PWM_INTENCLR_SEQSTARTED1_Enabled
DECL|PWM_INTENCLR_SEQSTARTED1_Msk|macro|PWM_INTENCLR_SEQSTARTED1_Msk
DECL|PWM_INTENCLR_SEQSTARTED1_Pos|macro|PWM_INTENCLR_SEQSTARTED1_Pos
DECL|PWM_INTENCLR_STOPPED_Clear|macro|PWM_INTENCLR_STOPPED_Clear
DECL|PWM_INTENCLR_STOPPED_Disabled|macro|PWM_INTENCLR_STOPPED_Disabled
DECL|PWM_INTENCLR_STOPPED_Enabled|macro|PWM_INTENCLR_STOPPED_Enabled
DECL|PWM_INTENCLR_STOPPED_Msk|macro|PWM_INTENCLR_STOPPED_Msk
DECL|PWM_INTENCLR_STOPPED_Pos|macro|PWM_INTENCLR_STOPPED_Pos
DECL|PWM_INTENSET_LOOPSDONE_Disabled|macro|PWM_INTENSET_LOOPSDONE_Disabled
DECL|PWM_INTENSET_LOOPSDONE_Enabled|macro|PWM_INTENSET_LOOPSDONE_Enabled
DECL|PWM_INTENSET_LOOPSDONE_Msk|macro|PWM_INTENSET_LOOPSDONE_Msk
DECL|PWM_INTENSET_LOOPSDONE_Pos|macro|PWM_INTENSET_LOOPSDONE_Pos
DECL|PWM_INTENSET_LOOPSDONE_Set|macro|PWM_INTENSET_LOOPSDONE_Set
DECL|PWM_INTENSET_PWMPERIODEND_Disabled|macro|PWM_INTENSET_PWMPERIODEND_Disabled
DECL|PWM_INTENSET_PWMPERIODEND_Enabled|macro|PWM_INTENSET_PWMPERIODEND_Enabled
DECL|PWM_INTENSET_PWMPERIODEND_Msk|macro|PWM_INTENSET_PWMPERIODEND_Msk
DECL|PWM_INTENSET_PWMPERIODEND_Pos|macro|PWM_INTENSET_PWMPERIODEND_Pos
DECL|PWM_INTENSET_PWMPERIODEND_Set|macro|PWM_INTENSET_PWMPERIODEND_Set
DECL|PWM_INTENSET_SEQEND0_Disabled|macro|PWM_INTENSET_SEQEND0_Disabled
DECL|PWM_INTENSET_SEQEND0_Enabled|macro|PWM_INTENSET_SEQEND0_Enabled
DECL|PWM_INTENSET_SEQEND0_Msk|macro|PWM_INTENSET_SEQEND0_Msk
DECL|PWM_INTENSET_SEQEND0_Pos|macro|PWM_INTENSET_SEQEND0_Pos
DECL|PWM_INTENSET_SEQEND0_Set|macro|PWM_INTENSET_SEQEND0_Set
DECL|PWM_INTENSET_SEQEND1_Disabled|macro|PWM_INTENSET_SEQEND1_Disabled
DECL|PWM_INTENSET_SEQEND1_Enabled|macro|PWM_INTENSET_SEQEND1_Enabled
DECL|PWM_INTENSET_SEQEND1_Msk|macro|PWM_INTENSET_SEQEND1_Msk
DECL|PWM_INTENSET_SEQEND1_Pos|macro|PWM_INTENSET_SEQEND1_Pos
DECL|PWM_INTENSET_SEQEND1_Set|macro|PWM_INTENSET_SEQEND1_Set
DECL|PWM_INTENSET_SEQSTARTED0_Disabled|macro|PWM_INTENSET_SEQSTARTED0_Disabled
DECL|PWM_INTENSET_SEQSTARTED0_Enabled|macro|PWM_INTENSET_SEQSTARTED0_Enabled
DECL|PWM_INTENSET_SEQSTARTED0_Msk|macro|PWM_INTENSET_SEQSTARTED0_Msk
DECL|PWM_INTENSET_SEQSTARTED0_Pos|macro|PWM_INTENSET_SEQSTARTED0_Pos
DECL|PWM_INTENSET_SEQSTARTED0_Set|macro|PWM_INTENSET_SEQSTARTED0_Set
DECL|PWM_INTENSET_SEQSTARTED1_Disabled|macro|PWM_INTENSET_SEQSTARTED1_Disabled
DECL|PWM_INTENSET_SEQSTARTED1_Enabled|macro|PWM_INTENSET_SEQSTARTED1_Enabled
DECL|PWM_INTENSET_SEQSTARTED1_Msk|macro|PWM_INTENSET_SEQSTARTED1_Msk
DECL|PWM_INTENSET_SEQSTARTED1_Pos|macro|PWM_INTENSET_SEQSTARTED1_Pos
DECL|PWM_INTENSET_SEQSTARTED1_Set|macro|PWM_INTENSET_SEQSTARTED1_Set
DECL|PWM_INTENSET_STOPPED_Disabled|macro|PWM_INTENSET_STOPPED_Disabled
DECL|PWM_INTENSET_STOPPED_Enabled|macro|PWM_INTENSET_STOPPED_Enabled
DECL|PWM_INTENSET_STOPPED_Msk|macro|PWM_INTENSET_STOPPED_Msk
DECL|PWM_INTENSET_STOPPED_Pos|macro|PWM_INTENSET_STOPPED_Pos
DECL|PWM_INTENSET_STOPPED_Set|macro|PWM_INTENSET_STOPPED_Set
DECL|PWM_INTEN_LOOPSDONE_Disabled|macro|PWM_INTEN_LOOPSDONE_Disabled
DECL|PWM_INTEN_LOOPSDONE_Enabled|macro|PWM_INTEN_LOOPSDONE_Enabled
DECL|PWM_INTEN_LOOPSDONE_Msk|macro|PWM_INTEN_LOOPSDONE_Msk
DECL|PWM_INTEN_LOOPSDONE_Pos|macro|PWM_INTEN_LOOPSDONE_Pos
DECL|PWM_INTEN_PWMPERIODEND_Disabled|macro|PWM_INTEN_PWMPERIODEND_Disabled
DECL|PWM_INTEN_PWMPERIODEND_Enabled|macro|PWM_INTEN_PWMPERIODEND_Enabled
DECL|PWM_INTEN_PWMPERIODEND_Msk|macro|PWM_INTEN_PWMPERIODEND_Msk
DECL|PWM_INTEN_PWMPERIODEND_Pos|macro|PWM_INTEN_PWMPERIODEND_Pos
DECL|PWM_INTEN_SEQEND0_Disabled|macro|PWM_INTEN_SEQEND0_Disabled
DECL|PWM_INTEN_SEQEND0_Enabled|macro|PWM_INTEN_SEQEND0_Enabled
DECL|PWM_INTEN_SEQEND0_Msk|macro|PWM_INTEN_SEQEND0_Msk
DECL|PWM_INTEN_SEQEND0_Pos|macro|PWM_INTEN_SEQEND0_Pos
DECL|PWM_INTEN_SEQEND1_Disabled|macro|PWM_INTEN_SEQEND1_Disabled
DECL|PWM_INTEN_SEQEND1_Enabled|macro|PWM_INTEN_SEQEND1_Enabled
DECL|PWM_INTEN_SEQEND1_Msk|macro|PWM_INTEN_SEQEND1_Msk
DECL|PWM_INTEN_SEQEND1_Pos|macro|PWM_INTEN_SEQEND1_Pos
DECL|PWM_INTEN_SEQSTARTED0_Disabled|macro|PWM_INTEN_SEQSTARTED0_Disabled
DECL|PWM_INTEN_SEQSTARTED0_Enabled|macro|PWM_INTEN_SEQSTARTED0_Enabled
DECL|PWM_INTEN_SEQSTARTED0_Msk|macro|PWM_INTEN_SEQSTARTED0_Msk
DECL|PWM_INTEN_SEQSTARTED0_Pos|macro|PWM_INTEN_SEQSTARTED0_Pos
DECL|PWM_INTEN_SEQSTARTED1_Disabled|macro|PWM_INTEN_SEQSTARTED1_Disabled
DECL|PWM_INTEN_SEQSTARTED1_Enabled|macro|PWM_INTEN_SEQSTARTED1_Enabled
DECL|PWM_INTEN_SEQSTARTED1_Msk|macro|PWM_INTEN_SEQSTARTED1_Msk
DECL|PWM_INTEN_SEQSTARTED1_Pos|macro|PWM_INTEN_SEQSTARTED1_Pos
DECL|PWM_INTEN_STOPPED_Disabled|macro|PWM_INTEN_STOPPED_Disabled
DECL|PWM_INTEN_STOPPED_Enabled|macro|PWM_INTEN_STOPPED_Enabled
DECL|PWM_INTEN_STOPPED_Msk|macro|PWM_INTEN_STOPPED_Msk
DECL|PWM_INTEN_STOPPED_Pos|macro|PWM_INTEN_STOPPED_Pos
DECL|PWM_LOOP_CNT_Disabled|macro|PWM_LOOP_CNT_Disabled
DECL|PWM_LOOP_CNT_Msk|macro|PWM_LOOP_CNT_Msk
DECL|PWM_LOOP_CNT_Pos|macro|PWM_LOOP_CNT_Pos
DECL|PWM_MODE_UPDOWN_Msk|macro|PWM_MODE_UPDOWN_Msk
DECL|PWM_MODE_UPDOWN_Pos|macro|PWM_MODE_UPDOWN_Pos
DECL|PWM_MODE_UPDOWN_UpAndDown|macro|PWM_MODE_UPDOWN_UpAndDown
DECL|PWM_MODE_UPDOWN_Up|macro|PWM_MODE_UPDOWN_Up
DECL|PWM_PRESCALER_PRESCALER_DIV_128|macro|PWM_PRESCALER_PRESCALER_DIV_128
DECL|PWM_PRESCALER_PRESCALER_DIV_16|macro|PWM_PRESCALER_PRESCALER_DIV_16
DECL|PWM_PRESCALER_PRESCALER_DIV_1|macro|PWM_PRESCALER_PRESCALER_DIV_1
DECL|PWM_PRESCALER_PRESCALER_DIV_2|macro|PWM_PRESCALER_PRESCALER_DIV_2
DECL|PWM_PRESCALER_PRESCALER_DIV_32|macro|PWM_PRESCALER_PRESCALER_DIV_32
DECL|PWM_PRESCALER_PRESCALER_DIV_4|macro|PWM_PRESCALER_PRESCALER_DIV_4
DECL|PWM_PRESCALER_PRESCALER_DIV_64|macro|PWM_PRESCALER_PRESCALER_DIV_64
DECL|PWM_PRESCALER_PRESCALER_DIV_8|macro|PWM_PRESCALER_PRESCALER_DIV_8
DECL|PWM_PRESCALER_PRESCALER_Msk|macro|PWM_PRESCALER_PRESCALER_Msk
DECL|PWM_PRESCALER_PRESCALER_Pos|macro|PWM_PRESCALER_PRESCALER_Pos
DECL|PWM_PSEL_OUT_CONNECT_Connected|macro|PWM_PSEL_OUT_CONNECT_Connected
DECL|PWM_PSEL_OUT_CONNECT_Disconnected|macro|PWM_PSEL_OUT_CONNECT_Disconnected
DECL|PWM_PSEL_OUT_CONNECT_Msk|macro|PWM_PSEL_OUT_CONNECT_Msk
DECL|PWM_PSEL_OUT_CONNECT_Pos|macro|PWM_PSEL_OUT_CONNECT_Pos
DECL|PWM_PSEL_OUT_PIN_Msk|macro|PWM_PSEL_OUT_PIN_Msk
DECL|PWM_PSEL_OUT_PIN_Pos|macro|PWM_PSEL_OUT_PIN_Pos
DECL|PWM_PSEL_OUT_PORT_Msk|macro|PWM_PSEL_OUT_PORT_Msk
DECL|PWM_PSEL_OUT_PORT_Pos|macro|PWM_PSEL_OUT_PORT_Pos
DECL|PWM_SEQ_CNT_CNT_Disabled|macro|PWM_SEQ_CNT_CNT_Disabled
DECL|PWM_SEQ_CNT_CNT_Msk|macro|PWM_SEQ_CNT_CNT_Msk
DECL|PWM_SEQ_CNT_CNT_Pos|macro|PWM_SEQ_CNT_CNT_Pos
DECL|PWM_SEQ_ENDDELAY_CNT_Msk|macro|PWM_SEQ_ENDDELAY_CNT_Msk
DECL|PWM_SEQ_ENDDELAY_CNT_Pos|macro|PWM_SEQ_ENDDELAY_CNT_Pos
DECL|PWM_SEQ_PTR_PTR_Msk|macro|PWM_SEQ_PTR_PTR_Msk
DECL|PWM_SEQ_PTR_PTR_Pos|macro|PWM_SEQ_PTR_PTR_Pos
DECL|PWM_SEQ_REFRESH_CNT_Continuous|macro|PWM_SEQ_REFRESH_CNT_Continuous
DECL|PWM_SEQ_REFRESH_CNT_Msk|macro|PWM_SEQ_REFRESH_CNT_Msk
DECL|PWM_SEQ_REFRESH_CNT_Pos|macro|PWM_SEQ_REFRESH_CNT_Pos
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled|macro|PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled|macro|PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk|macro|PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos|macro|PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled|macro|PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled|macro|PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk|macro|PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk
DECL|PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos|macro|PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos
DECL|PWM_SHORTS_LOOPSDONE_STOP_Disabled|macro|PWM_SHORTS_LOOPSDONE_STOP_Disabled
DECL|PWM_SHORTS_LOOPSDONE_STOP_Enabled|macro|PWM_SHORTS_LOOPSDONE_STOP_Enabled
DECL|PWM_SHORTS_LOOPSDONE_STOP_Msk|macro|PWM_SHORTS_LOOPSDONE_STOP_Msk
DECL|PWM_SHORTS_LOOPSDONE_STOP_Pos|macro|PWM_SHORTS_LOOPSDONE_STOP_Pos
DECL|PWM_SHORTS_SEQEND0_STOP_Disabled|macro|PWM_SHORTS_SEQEND0_STOP_Disabled
DECL|PWM_SHORTS_SEQEND0_STOP_Enabled|macro|PWM_SHORTS_SEQEND0_STOP_Enabled
DECL|PWM_SHORTS_SEQEND0_STOP_Msk|macro|PWM_SHORTS_SEQEND0_STOP_Msk
DECL|PWM_SHORTS_SEQEND0_STOP_Pos|macro|PWM_SHORTS_SEQEND0_STOP_Pos
DECL|PWM_SHORTS_SEQEND1_STOP_Disabled|macro|PWM_SHORTS_SEQEND1_STOP_Disabled
DECL|PWM_SHORTS_SEQEND1_STOP_Enabled|macro|PWM_SHORTS_SEQEND1_STOP_Enabled
DECL|PWM_SHORTS_SEQEND1_STOP_Msk|macro|PWM_SHORTS_SEQEND1_STOP_Msk
DECL|PWM_SHORTS_SEQEND1_STOP_Pos|macro|PWM_SHORTS_SEQEND1_STOP_Pos
DECL|QDEC_ACCDBLREAD_ACCDBLREAD_Msk|macro|QDEC_ACCDBLREAD_ACCDBLREAD_Msk
DECL|QDEC_ACCDBLREAD_ACCDBLREAD_Pos|macro|QDEC_ACCDBLREAD_ACCDBLREAD_Pos
DECL|QDEC_ACCDBL_ACCDBL_Msk|macro|QDEC_ACCDBL_ACCDBL_Msk
DECL|QDEC_ACCDBL_ACCDBL_Pos|macro|QDEC_ACCDBL_ACCDBL_Pos
DECL|QDEC_ACCREAD_ACCREAD_Msk|macro|QDEC_ACCREAD_ACCREAD_Msk
DECL|QDEC_ACCREAD_ACCREAD_Pos|macro|QDEC_ACCREAD_ACCREAD_Pos
DECL|QDEC_ACC_ACC_Msk|macro|QDEC_ACC_ACC_Msk
DECL|QDEC_ACC_ACC_Pos|macro|QDEC_ACC_ACC_Pos
DECL|QDEC_DBFEN_DBFEN_Disabled|macro|QDEC_DBFEN_DBFEN_Disabled
DECL|QDEC_DBFEN_DBFEN_Enabled|macro|QDEC_DBFEN_DBFEN_Enabled
DECL|QDEC_DBFEN_DBFEN_Msk|macro|QDEC_DBFEN_DBFEN_Msk
DECL|QDEC_DBFEN_DBFEN_Pos|macro|QDEC_DBFEN_DBFEN_Pos
DECL|QDEC_ENABLE_ENABLE_Disabled|macro|QDEC_ENABLE_ENABLE_Disabled
DECL|QDEC_ENABLE_ENABLE_Enabled|macro|QDEC_ENABLE_ENABLE_Enabled
DECL|QDEC_ENABLE_ENABLE_Msk|macro|QDEC_ENABLE_ENABLE_Msk
DECL|QDEC_ENABLE_ENABLE_Pos|macro|QDEC_ENABLE_ENABLE_Pos
DECL|QDEC_INTENCLR_ACCOF_Clear|macro|QDEC_INTENCLR_ACCOF_Clear
DECL|QDEC_INTENCLR_ACCOF_Disabled|macro|QDEC_INTENCLR_ACCOF_Disabled
DECL|QDEC_INTENCLR_ACCOF_Enabled|macro|QDEC_INTENCLR_ACCOF_Enabled
DECL|QDEC_INTENCLR_ACCOF_Msk|macro|QDEC_INTENCLR_ACCOF_Msk
DECL|QDEC_INTENCLR_ACCOF_Pos|macro|QDEC_INTENCLR_ACCOF_Pos
DECL|QDEC_INTENCLR_DBLRDY_Clear|macro|QDEC_INTENCLR_DBLRDY_Clear
DECL|QDEC_INTENCLR_DBLRDY_Disabled|macro|QDEC_INTENCLR_DBLRDY_Disabled
DECL|QDEC_INTENCLR_DBLRDY_Enabled|macro|QDEC_INTENCLR_DBLRDY_Enabled
DECL|QDEC_INTENCLR_DBLRDY_Msk|macro|QDEC_INTENCLR_DBLRDY_Msk
DECL|QDEC_INTENCLR_DBLRDY_Pos|macro|QDEC_INTENCLR_DBLRDY_Pos
DECL|QDEC_INTENCLR_REPORTRDY_Clear|macro|QDEC_INTENCLR_REPORTRDY_Clear
DECL|QDEC_INTENCLR_REPORTRDY_Disabled|macro|QDEC_INTENCLR_REPORTRDY_Disabled
DECL|QDEC_INTENCLR_REPORTRDY_Enabled|macro|QDEC_INTENCLR_REPORTRDY_Enabled
DECL|QDEC_INTENCLR_REPORTRDY_Msk|macro|QDEC_INTENCLR_REPORTRDY_Msk
DECL|QDEC_INTENCLR_REPORTRDY_Pos|macro|QDEC_INTENCLR_REPORTRDY_Pos
DECL|QDEC_INTENCLR_SAMPLERDY_Clear|macro|QDEC_INTENCLR_SAMPLERDY_Clear
DECL|QDEC_INTENCLR_SAMPLERDY_Disabled|macro|QDEC_INTENCLR_SAMPLERDY_Disabled
DECL|QDEC_INTENCLR_SAMPLERDY_Enabled|macro|QDEC_INTENCLR_SAMPLERDY_Enabled
DECL|QDEC_INTENCLR_SAMPLERDY_Msk|macro|QDEC_INTENCLR_SAMPLERDY_Msk
DECL|QDEC_INTENCLR_SAMPLERDY_Pos|macro|QDEC_INTENCLR_SAMPLERDY_Pos
DECL|QDEC_INTENCLR_STOPPED_Clear|macro|QDEC_INTENCLR_STOPPED_Clear
DECL|QDEC_INTENCLR_STOPPED_Disabled|macro|QDEC_INTENCLR_STOPPED_Disabled
DECL|QDEC_INTENCLR_STOPPED_Enabled|macro|QDEC_INTENCLR_STOPPED_Enabled
DECL|QDEC_INTENCLR_STOPPED_Msk|macro|QDEC_INTENCLR_STOPPED_Msk
DECL|QDEC_INTENCLR_STOPPED_Pos|macro|QDEC_INTENCLR_STOPPED_Pos
DECL|QDEC_INTENSET_ACCOF_Disabled|macro|QDEC_INTENSET_ACCOF_Disabled
DECL|QDEC_INTENSET_ACCOF_Enabled|macro|QDEC_INTENSET_ACCOF_Enabled
DECL|QDEC_INTENSET_ACCOF_Msk|macro|QDEC_INTENSET_ACCOF_Msk
DECL|QDEC_INTENSET_ACCOF_Pos|macro|QDEC_INTENSET_ACCOF_Pos
DECL|QDEC_INTENSET_ACCOF_Set|macro|QDEC_INTENSET_ACCOF_Set
DECL|QDEC_INTENSET_DBLRDY_Disabled|macro|QDEC_INTENSET_DBLRDY_Disabled
DECL|QDEC_INTENSET_DBLRDY_Enabled|macro|QDEC_INTENSET_DBLRDY_Enabled
DECL|QDEC_INTENSET_DBLRDY_Msk|macro|QDEC_INTENSET_DBLRDY_Msk
DECL|QDEC_INTENSET_DBLRDY_Pos|macro|QDEC_INTENSET_DBLRDY_Pos
DECL|QDEC_INTENSET_DBLRDY_Set|macro|QDEC_INTENSET_DBLRDY_Set
DECL|QDEC_INTENSET_REPORTRDY_Disabled|macro|QDEC_INTENSET_REPORTRDY_Disabled
DECL|QDEC_INTENSET_REPORTRDY_Enabled|macro|QDEC_INTENSET_REPORTRDY_Enabled
DECL|QDEC_INTENSET_REPORTRDY_Msk|macro|QDEC_INTENSET_REPORTRDY_Msk
DECL|QDEC_INTENSET_REPORTRDY_Pos|macro|QDEC_INTENSET_REPORTRDY_Pos
DECL|QDEC_INTENSET_REPORTRDY_Set|macro|QDEC_INTENSET_REPORTRDY_Set
DECL|QDEC_INTENSET_SAMPLERDY_Disabled|macro|QDEC_INTENSET_SAMPLERDY_Disabled
DECL|QDEC_INTENSET_SAMPLERDY_Enabled|macro|QDEC_INTENSET_SAMPLERDY_Enabled
DECL|QDEC_INTENSET_SAMPLERDY_Msk|macro|QDEC_INTENSET_SAMPLERDY_Msk
DECL|QDEC_INTENSET_SAMPLERDY_Pos|macro|QDEC_INTENSET_SAMPLERDY_Pos
DECL|QDEC_INTENSET_SAMPLERDY_Set|macro|QDEC_INTENSET_SAMPLERDY_Set
DECL|QDEC_INTENSET_STOPPED_Disabled|macro|QDEC_INTENSET_STOPPED_Disabled
DECL|QDEC_INTENSET_STOPPED_Enabled|macro|QDEC_INTENSET_STOPPED_Enabled
DECL|QDEC_INTENSET_STOPPED_Msk|macro|QDEC_INTENSET_STOPPED_Msk
DECL|QDEC_INTENSET_STOPPED_Pos|macro|QDEC_INTENSET_STOPPED_Pos
DECL|QDEC_INTENSET_STOPPED_Set|macro|QDEC_INTENSET_STOPPED_Set
DECL|QDEC_LEDPOL_LEDPOL_ActiveHigh|macro|QDEC_LEDPOL_LEDPOL_ActiveHigh
DECL|QDEC_LEDPOL_LEDPOL_ActiveLow|macro|QDEC_LEDPOL_LEDPOL_ActiveLow
DECL|QDEC_LEDPOL_LEDPOL_Msk|macro|QDEC_LEDPOL_LEDPOL_Msk
DECL|QDEC_LEDPOL_LEDPOL_Pos|macro|QDEC_LEDPOL_LEDPOL_Pos
DECL|QDEC_LEDPRE_LEDPRE_Msk|macro|QDEC_LEDPRE_LEDPRE_Msk
DECL|QDEC_LEDPRE_LEDPRE_Pos|macro|QDEC_LEDPRE_LEDPRE_Pos
DECL|QDEC_PSEL_A_CONNECT_Connected|macro|QDEC_PSEL_A_CONNECT_Connected
DECL|QDEC_PSEL_A_CONNECT_Disconnected|macro|QDEC_PSEL_A_CONNECT_Disconnected
DECL|QDEC_PSEL_A_CONNECT_Msk|macro|QDEC_PSEL_A_CONNECT_Msk
DECL|QDEC_PSEL_A_CONNECT_Pos|macro|QDEC_PSEL_A_CONNECT_Pos
DECL|QDEC_PSEL_A_PIN_Msk|macro|QDEC_PSEL_A_PIN_Msk
DECL|QDEC_PSEL_A_PIN_Pos|macro|QDEC_PSEL_A_PIN_Pos
DECL|QDEC_PSEL_A_PORT_Msk|macro|QDEC_PSEL_A_PORT_Msk
DECL|QDEC_PSEL_A_PORT_Pos|macro|QDEC_PSEL_A_PORT_Pos
DECL|QDEC_PSEL_B_CONNECT_Connected|macro|QDEC_PSEL_B_CONNECT_Connected
DECL|QDEC_PSEL_B_CONNECT_Disconnected|macro|QDEC_PSEL_B_CONNECT_Disconnected
DECL|QDEC_PSEL_B_CONNECT_Msk|macro|QDEC_PSEL_B_CONNECT_Msk
DECL|QDEC_PSEL_B_CONNECT_Pos|macro|QDEC_PSEL_B_CONNECT_Pos
DECL|QDEC_PSEL_B_PIN_Msk|macro|QDEC_PSEL_B_PIN_Msk
DECL|QDEC_PSEL_B_PIN_Pos|macro|QDEC_PSEL_B_PIN_Pos
DECL|QDEC_PSEL_B_PORT_Msk|macro|QDEC_PSEL_B_PORT_Msk
DECL|QDEC_PSEL_B_PORT_Pos|macro|QDEC_PSEL_B_PORT_Pos
DECL|QDEC_PSEL_LED_CONNECT_Connected|macro|QDEC_PSEL_LED_CONNECT_Connected
DECL|QDEC_PSEL_LED_CONNECT_Disconnected|macro|QDEC_PSEL_LED_CONNECT_Disconnected
DECL|QDEC_PSEL_LED_CONNECT_Msk|macro|QDEC_PSEL_LED_CONNECT_Msk
DECL|QDEC_PSEL_LED_CONNECT_Pos|macro|QDEC_PSEL_LED_CONNECT_Pos
DECL|QDEC_PSEL_LED_PIN_Msk|macro|QDEC_PSEL_LED_PIN_Msk
DECL|QDEC_PSEL_LED_PIN_Pos|macro|QDEC_PSEL_LED_PIN_Pos
DECL|QDEC_PSEL_LED_PORT_Msk|macro|QDEC_PSEL_LED_PORT_Msk
DECL|QDEC_PSEL_LED_PORT_Pos|macro|QDEC_PSEL_LED_PORT_Pos
DECL|QDEC_REPORTPER_REPORTPER_10Smpl|macro|QDEC_REPORTPER_REPORTPER_10Smpl
DECL|QDEC_REPORTPER_REPORTPER_120Smpl|macro|QDEC_REPORTPER_REPORTPER_120Smpl
DECL|QDEC_REPORTPER_REPORTPER_160Smpl|macro|QDEC_REPORTPER_REPORTPER_160Smpl
DECL|QDEC_REPORTPER_REPORTPER_1Smpl|macro|QDEC_REPORTPER_REPORTPER_1Smpl
DECL|QDEC_REPORTPER_REPORTPER_200Smpl|macro|QDEC_REPORTPER_REPORTPER_200Smpl
DECL|QDEC_REPORTPER_REPORTPER_240Smpl|macro|QDEC_REPORTPER_REPORTPER_240Smpl
DECL|QDEC_REPORTPER_REPORTPER_280Smpl|macro|QDEC_REPORTPER_REPORTPER_280Smpl
DECL|QDEC_REPORTPER_REPORTPER_40Smpl|macro|QDEC_REPORTPER_REPORTPER_40Smpl
DECL|QDEC_REPORTPER_REPORTPER_80Smpl|macro|QDEC_REPORTPER_REPORTPER_80Smpl
DECL|QDEC_REPORTPER_REPORTPER_Msk|macro|QDEC_REPORTPER_REPORTPER_Msk
DECL|QDEC_REPORTPER_REPORTPER_Pos|macro|QDEC_REPORTPER_REPORTPER_Pos
DECL|QDEC_SAMPLEPER_SAMPLEPER_1024us|macro|QDEC_SAMPLEPER_SAMPLEPER_1024us
DECL|QDEC_SAMPLEPER_SAMPLEPER_128us|macro|QDEC_SAMPLEPER_SAMPLEPER_128us
DECL|QDEC_SAMPLEPER_SAMPLEPER_131ms|macro|QDEC_SAMPLEPER_SAMPLEPER_131ms
DECL|QDEC_SAMPLEPER_SAMPLEPER_16384us|macro|QDEC_SAMPLEPER_SAMPLEPER_16384us
DECL|QDEC_SAMPLEPER_SAMPLEPER_2048us|macro|QDEC_SAMPLEPER_SAMPLEPER_2048us
DECL|QDEC_SAMPLEPER_SAMPLEPER_256us|macro|QDEC_SAMPLEPER_SAMPLEPER_256us
DECL|QDEC_SAMPLEPER_SAMPLEPER_32ms|macro|QDEC_SAMPLEPER_SAMPLEPER_32ms
DECL|QDEC_SAMPLEPER_SAMPLEPER_4096us|macro|QDEC_SAMPLEPER_SAMPLEPER_4096us
DECL|QDEC_SAMPLEPER_SAMPLEPER_512us|macro|QDEC_SAMPLEPER_SAMPLEPER_512us
DECL|QDEC_SAMPLEPER_SAMPLEPER_65ms|macro|QDEC_SAMPLEPER_SAMPLEPER_65ms
DECL|QDEC_SAMPLEPER_SAMPLEPER_8192us|macro|QDEC_SAMPLEPER_SAMPLEPER_8192us
DECL|QDEC_SAMPLEPER_SAMPLEPER_Msk|macro|QDEC_SAMPLEPER_SAMPLEPER_Msk
DECL|QDEC_SAMPLEPER_SAMPLEPER_Pos|macro|QDEC_SAMPLEPER_SAMPLEPER_Pos
DECL|QDEC_SAMPLE_SAMPLE_Msk|macro|QDEC_SAMPLE_SAMPLE_Msk
DECL|QDEC_SAMPLE_SAMPLE_Pos|macro|QDEC_SAMPLE_SAMPLE_Pos
DECL|QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled|macro|QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled
DECL|QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled|macro|QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled
DECL|QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk|macro|QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk
DECL|QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos|macro|QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos
DECL|QDEC_SHORTS_DBLRDY_STOP_Disabled|macro|QDEC_SHORTS_DBLRDY_STOP_Disabled
DECL|QDEC_SHORTS_DBLRDY_STOP_Enabled|macro|QDEC_SHORTS_DBLRDY_STOP_Enabled
DECL|QDEC_SHORTS_DBLRDY_STOP_Msk|macro|QDEC_SHORTS_DBLRDY_STOP_Msk
DECL|QDEC_SHORTS_DBLRDY_STOP_Pos|macro|QDEC_SHORTS_DBLRDY_STOP_Pos
DECL|QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled|macro|QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled
DECL|QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled|macro|QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled
DECL|QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk|macro|QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk
DECL|QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos|macro|QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Msk|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Pos|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
DECL|QDEC_SHORTS_REPORTRDY_STOP_Disabled|macro|QDEC_SHORTS_REPORTRDY_STOP_Disabled
DECL|QDEC_SHORTS_REPORTRDY_STOP_Enabled|macro|QDEC_SHORTS_REPORTRDY_STOP_Enabled
DECL|QDEC_SHORTS_REPORTRDY_STOP_Msk|macro|QDEC_SHORTS_REPORTRDY_STOP_Msk
DECL|QDEC_SHORTS_REPORTRDY_STOP_Pos|macro|QDEC_SHORTS_REPORTRDY_STOP_Pos
DECL|QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled|macro|QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled
DECL|QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled|macro|QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled
DECL|QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk|macro|QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk
DECL|QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos|macro|QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Disabled|macro|QDEC_SHORTS_SAMPLERDY_STOP_Disabled
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Enabled|macro|QDEC_SHORTS_SAMPLERDY_STOP_Enabled
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Msk|macro|QDEC_SHORTS_SAMPLERDY_STOP_Msk
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Pos|macro|QDEC_SHORTS_SAMPLERDY_STOP_Pos
DECL|QSPI_ADDRCONF_BYTE0_Msk|macro|QSPI_ADDRCONF_BYTE0_Msk
DECL|QSPI_ADDRCONF_BYTE0_Pos|macro|QSPI_ADDRCONF_BYTE0_Pos
DECL|QSPI_ADDRCONF_BYTE1_Msk|macro|QSPI_ADDRCONF_BYTE1_Msk
DECL|QSPI_ADDRCONF_BYTE1_Pos|macro|QSPI_ADDRCONF_BYTE1_Pos
DECL|QSPI_ADDRCONF_MODE_All|macro|QSPI_ADDRCONF_MODE_All
DECL|QSPI_ADDRCONF_MODE_Msk|macro|QSPI_ADDRCONF_MODE_Msk
DECL|QSPI_ADDRCONF_MODE_NoInstr|macro|QSPI_ADDRCONF_MODE_NoInstr
DECL|QSPI_ADDRCONF_MODE_OpByte0|macro|QSPI_ADDRCONF_MODE_OpByte0
DECL|QSPI_ADDRCONF_MODE_Opcode|macro|QSPI_ADDRCONF_MODE_Opcode
DECL|QSPI_ADDRCONF_MODE_Pos|macro|QSPI_ADDRCONF_MODE_Pos
DECL|QSPI_ADDRCONF_OPCODE_Msk|macro|QSPI_ADDRCONF_OPCODE_Msk
DECL|QSPI_ADDRCONF_OPCODE_Pos|macro|QSPI_ADDRCONF_OPCODE_Pos
DECL|QSPI_ADDRCONF_WIPWAIT_Disable|macro|QSPI_ADDRCONF_WIPWAIT_Disable
DECL|QSPI_ADDRCONF_WIPWAIT_Enable|macro|QSPI_ADDRCONF_WIPWAIT_Enable
DECL|QSPI_ADDRCONF_WIPWAIT_Msk|macro|QSPI_ADDRCONF_WIPWAIT_Msk
DECL|QSPI_ADDRCONF_WIPWAIT_Pos|macro|QSPI_ADDRCONF_WIPWAIT_Pos
DECL|QSPI_ADDRCONF_WREN_Disable|macro|QSPI_ADDRCONF_WREN_Disable
DECL|QSPI_ADDRCONF_WREN_Enable|macro|QSPI_ADDRCONF_WREN_Enable
DECL|QSPI_ADDRCONF_WREN_Msk|macro|QSPI_ADDRCONF_WREN_Msk
DECL|QSPI_ADDRCONF_WREN_Pos|macro|QSPI_ADDRCONF_WREN_Pos
DECL|QSPI_CINSTRCONF_LENGTH_1B|macro|QSPI_CINSTRCONF_LENGTH_1B
DECL|QSPI_CINSTRCONF_LENGTH_2B|macro|QSPI_CINSTRCONF_LENGTH_2B
DECL|QSPI_CINSTRCONF_LENGTH_3B|macro|QSPI_CINSTRCONF_LENGTH_3B
DECL|QSPI_CINSTRCONF_LENGTH_4B|macro|QSPI_CINSTRCONF_LENGTH_4B
DECL|QSPI_CINSTRCONF_LENGTH_5B|macro|QSPI_CINSTRCONF_LENGTH_5B
DECL|QSPI_CINSTRCONF_LENGTH_6B|macro|QSPI_CINSTRCONF_LENGTH_6B
DECL|QSPI_CINSTRCONF_LENGTH_7B|macro|QSPI_CINSTRCONF_LENGTH_7B
DECL|QSPI_CINSTRCONF_LENGTH_8B|macro|QSPI_CINSTRCONF_LENGTH_8B
DECL|QSPI_CINSTRCONF_LENGTH_9B|macro|QSPI_CINSTRCONF_LENGTH_9B
DECL|QSPI_CINSTRCONF_LENGTH_Msk|macro|QSPI_CINSTRCONF_LENGTH_Msk
DECL|QSPI_CINSTRCONF_LENGTH_Pos|macro|QSPI_CINSTRCONF_LENGTH_Pos
DECL|QSPI_CINSTRCONF_LIO2_Msk|macro|QSPI_CINSTRCONF_LIO2_Msk
DECL|QSPI_CINSTRCONF_LIO2_Pos|macro|QSPI_CINSTRCONF_LIO2_Pos
DECL|QSPI_CINSTRCONF_LIO3_Msk|macro|QSPI_CINSTRCONF_LIO3_Msk
DECL|QSPI_CINSTRCONF_LIO3_Pos|macro|QSPI_CINSTRCONF_LIO3_Pos
DECL|QSPI_CINSTRCONF_OPCODE_Msk|macro|QSPI_CINSTRCONF_OPCODE_Msk
DECL|QSPI_CINSTRCONF_OPCODE_Pos|macro|QSPI_CINSTRCONF_OPCODE_Pos
DECL|QSPI_CINSTRCONF_WIPWAIT_Disable|macro|QSPI_CINSTRCONF_WIPWAIT_Disable
DECL|QSPI_CINSTRCONF_WIPWAIT_Enable|macro|QSPI_CINSTRCONF_WIPWAIT_Enable
DECL|QSPI_CINSTRCONF_WIPWAIT_Msk|macro|QSPI_CINSTRCONF_WIPWAIT_Msk
DECL|QSPI_CINSTRCONF_WIPWAIT_Pos|macro|QSPI_CINSTRCONF_WIPWAIT_Pos
DECL|QSPI_CINSTRCONF_WREN_Disable|macro|QSPI_CINSTRCONF_WREN_Disable
DECL|QSPI_CINSTRCONF_WREN_Enable|macro|QSPI_CINSTRCONF_WREN_Enable
DECL|QSPI_CINSTRCONF_WREN_Msk|macro|QSPI_CINSTRCONF_WREN_Msk
DECL|QSPI_CINSTRCONF_WREN_Pos|macro|QSPI_CINSTRCONF_WREN_Pos
DECL|QSPI_CINSTRDAT0_BYTE0_Msk|macro|QSPI_CINSTRDAT0_BYTE0_Msk
DECL|QSPI_CINSTRDAT0_BYTE0_Pos|macro|QSPI_CINSTRDAT0_BYTE0_Pos
DECL|QSPI_CINSTRDAT0_BYTE1_Msk|macro|QSPI_CINSTRDAT0_BYTE1_Msk
DECL|QSPI_CINSTRDAT0_BYTE1_Pos|macro|QSPI_CINSTRDAT0_BYTE1_Pos
DECL|QSPI_CINSTRDAT0_BYTE2_Msk|macro|QSPI_CINSTRDAT0_BYTE2_Msk
DECL|QSPI_CINSTRDAT0_BYTE2_Pos|macro|QSPI_CINSTRDAT0_BYTE2_Pos
DECL|QSPI_CINSTRDAT0_BYTE3_Msk|macro|QSPI_CINSTRDAT0_BYTE3_Msk
DECL|QSPI_CINSTRDAT0_BYTE3_Pos|macro|QSPI_CINSTRDAT0_BYTE3_Pos
DECL|QSPI_CINSTRDAT1_BYTE4_Msk|macro|QSPI_CINSTRDAT1_BYTE4_Msk
DECL|QSPI_CINSTRDAT1_BYTE4_Pos|macro|QSPI_CINSTRDAT1_BYTE4_Pos
DECL|QSPI_CINSTRDAT1_BYTE5_Msk|macro|QSPI_CINSTRDAT1_BYTE5_Msk
DECL|QSPI_CINSTRDAT1_BYTE5_Pos|macro|QSPI_CINSTRDAT1_BYTE5_Pos
DECL|QSPI_CINSTRDAT1_BYTE6_Msk|macro|QSPI_CINSTRDAT1_BYTE6_Msk
DECL|QSPI_CINSTRDAT1_BYTE6_Pos|macro|QSPI_CINSTRDAT1_BYTE6_Pos
DECL|QSPI_CINSTRDAT1_BYTE7_Msk|macro|QSPI_CINSTRDAT1_BYTE7_Msk
DECL|QSPI_CINSTRDAT1_BYTE7_Pos|macro|QSPI_CINSTRDAT1_BYTE7_Pos
DECL|QSPI_DPMDUR_ENTER_Msk|macro|QSPI_DPMDUR_ENTER_Msk
DECL|QSPI_DPMDUR_ENTER_Pos|macro|QSPI_DPMDUR_ENTER_Pos
DECL|QSPI_DPMDUR_EXIT_Msk|macro|QSPI_DPMDUR_EXIT_Msk
DECL|QSPI_DPMDUR_EXIT_Pos|macro|QSPI_DPMDUR_EXIT_Pos
DECL|QSPI_ENABLE_ENABLE_Disabled|macro|QSPI_ENABLE_ENABLE_Disabled
DECL|QSPI_ENABLE_ENABLE_Enabled|macro|QSPI_ENABLE_ENABLE_Enabled
DECL|QSPI_ENABLE_ENABLE_Msk|macro|QSPI_ENABLE_ENABLE_Msk
DECL|QSPI_ENABLE_ENABLE_Pos|macro|QSPI_ENABLE_ENABLE_Pos
DECL|QSPI_ERASE_LEN_LEN_4KB|macro|QSPI_ERASE_LEN_LEN_4KB
DECL|QSPI_ERASE_LEN_LEN_64KB|macro|QSPI_ERASE_LEN_LEN_64KB
DECL|QSPI_ERASE_LEN_LEN_All|macro|QSPI_ERASE_LEN_LEN_All
DECL|QSPI_ERASE_LEN_LEN_Msk|macro|QSPI_ERASE_LEN_LEN_Msk
DECL|QSPI_ERASE_LEN_LEN_Pos|macro|QSPI_ERASE_LEN_LEN_Pos
DECL|QSPI_ERASE_PTR_PTR_Msk|macro|QSPI_ERASE_PTR_PTR_Msk
DECL|QSPI_ERASE_PTR_PTR_Pos|macro|QSPI_ERASE_PTR_PTR_Pos
DECL|QSPI_IFCONFIG0_ADDRMODE_24BIT|macro|QSPI_IFCONFIG0_ADDRMODE_24BIT
DECL|QSPI_IFCONFIG0_ADDRMODE_32BIT|macro|QSPI_IFCONFIG0_ADDRMODE_32BIT
DECL|QSPI_IFCONFIG0_ADDRMODE_Msk|macro|QSPI_IFCONFIG0_ADDRMODE_Msk
DECL|QSPI_IFCONFIG0_ADDRMODE_Pos|macro|QSPI_IFCONFIG0_ADDRMODE_Pos
DECL|QSPI_IFCONFIG0_DPMENABLE_Disable|macro|QSPI_IFCONFIG0_DPMENABLE_Disable
DECL|QSPI_IFCONFIG0_DPMENABLE_Enable|macro|QSPI_IFCONFIG0_DPMENABLE_Enable
DECL|QSPI_IFCONFIG0_DPMENABLE_Msk|macro|QSPI_IFCONFIG0_DPMENABLE_Msk
DECL|QSPI_IFCONFIG0_DPMENABLE_Pos|macro|QSPI_IFCONFIG0_DPMENABLE_Pos
DECL|QSPI_IFCONFIG0_READOC_FASTREAD|macro|QSPI_IFCONFIG0_READOC_FASTREAD
DECL|QSPI_IFCONFIG0_READOC_Msk|macro|QSPI_IFCONFIG0_READOC_Msk
DECL|QSPI_IFCONFIG0_READOC_Pos|macro|QSPI_IFCONFIG0_READOC_Pos
DECL|QSPI_IFCONFIG0_READOC_READ2IO|macro|QSPI_IFCONFIG0_READOC_READ2IO
DECL|QSPI_IFCONFIG0_READOC_READ2O|macro|QSPI_IFCONFIG0_READOC_READ2O
DECL|QSPI_IFCONFIG0_READOC_READ4IO|macro|QSPI_IFCONFIG0_READOC_READ4IO
DECL|QSPI_IFCONFIG0_READOC_READ4O|macro|QSPI_IFCONFIG0_READOC_READ4O
DECL|QSPI_IFCONFIG0_WRITEOC_Msk|macro|QSPI_IFCONFIG0_WRITEOC_Msk
DECL|QSPI_IFCONFIG0_WRITEOC_PP2O|macro|QSPI_IFCONFIG0_WRITEOC_PP2O
DECL|QSPI_IFCONFIG0_WRITEOC_PP4IO|macro|QSPI_IFCONFIG0_WRITEOC_PP4IO
DECL|QSPI_IFCONFIG0_WRITEOC_PP4O|macro|QSPI_IFCONFIG0_WRITEOC_PP4O
DECL|QSPI_IFCONFIG0_WRITEOC_PP|macro|QSPI_IFCONFIG0_WRITEOC_PP
DECL|QSPI_IFCONFIG0_WRITEOC_Pos|macro|QSPI_IFCONFIG0_WRITEOC_Pos
DECL|QSPI_IFCONFIG1_DPMEN_Enter|macro|QSPI_IFCONFIG1_DPMEN_Enter
DECL|QSPI_IFCONFIG1_DPMEN_Exit|macro|QSPI_IFCONFIG1_DPMEN_Exit
DECL|QSPI_IFCONFIG1_DPMEN_Msk|macro|QSPI_IFCONFIG1_DPMEN_Msk
DECL|QSPI_IFCONFIG1_DPMEN_Pos|macro|QSPI_IFCONFIG1_DPMEN_Pos
DECL|QSPI_IFCONFIG1_SCKDELAY_Msk|macro|QSPI_IFCONFIG1_SCKDELAY_Msk
DECL|QSPI_IFCONFIG1_SCKDELAY_Pos|macro|QSPI_IFCONFIG1_SCKDELAY_Pos
DECL|QSPI_IFCONFIG1_SCKFREQ_Msk|macro|QSPI_IFCONFIG1_SCKFREQ_Msk
DECL|QSPI_IFCONFIG1_SCKFREQ_Pos|macro|QSPI_IFCONFIG1_SCKFREQ_Pos
DECL|QSPI_IFCONFIG1_SPIMODE_MODE0|macro|QSPI_IFCONFIG1_SPIMODE_MODE0
DECL|QSPI_IFCONFIG1_SPIMODE_MODE3|macro|QSPI_IFCONFIG1_SPIMODE_MODE3
DECL|QSPI_IFCONFIG1_SPIMODE_Msk|macro|QSPI_IFCONFIG1_SPIMODE_Msk
DECL|QSPI_IFCONFIG1_SPIMODE_Pos|macro|QSPI_IFCONFIG1_SPIMODE_Pos
DECL|QSPI_IFTIMING_RXDELAY_Msk|macro|QSPI_IFTIMING_RXDELAY_Msk
DECL|QSPI_IFTIMING_RXDELAY_Pos|macro|QSPI_IFTIMING_RXDELAY_Pos
DECL|QSPI_INTENCLR_READY_Clear|macro|QSPI_INTENCLR_READY_Clear
DECL|QSPI_INTENCLR_READY_Disabled|macro|QSPI_INTENCLR_READY_Disabled
DECL|QSPI_INTENCLR_READY_Enabled|macro|QSPI_INTENCLR_READY_Enabled
DECL|QSPI_INTENCLR_READY_Msk|macro|QSPI_INTENCLR_READY_Msk
DECL|QSPI_INTENCLR_READY_Pos|macro|QSPI_INTENCLR_READY_Pos
DECL|QSPI_INTENSET_READY_Disabled|macro|QSPI_INTENSET_READY_Disabled
DECL|QSPI_INTENSET_READY_Enabled|macro|QSPI_INTENSET_READY_Enabled
DECL|QSPI_INTENSET_READY_Msk|macro|QSPI_INTENSET_READY_Msk
DECL|QSPI_INTENSET_READY_Pos|macro|QSPI_INTENSET_READY_Pos
DECL|QSPI_INTENSET_READY_Set|macro|QSPI_INTENSET_READY_Set
DECL|QSPI_INTEN_READY_Disabled|macro|QSPI_INTEN_READY_Disabled
DECL|QSPI_INTEN_READY_Enabled|macro|QSPI_INTEN_READY_Enabled
DECL|QSPI_INTEN_READY_Msk|macro|QSPI_INTEN_READY_Msk
DECL|QSPI_INTEN_READY_Pos|macro|QSPI_INTEN_READY_Pos
DECL|QSPI_PSEL_CSN_CONNECT_Connected|macro|QSPI_PSEL_CSN_CONNECT_Connected
DECL|QSPI_PSEL_CSN_CONNECT_Disconnected|macro|QSPI_PSEL_CSN_CONNECT_Disconnected
DECL|QSPI_PSEL_CSN_CONNECT_Msk|macro|QSPI_PSEL_CSN_CONNECT_Msk
DECL|QSPI_PSEL_CSN_CONNECT_Pos|macro|QSPI_PSEL_CSN_CONNECT_Pos
DECL|QSPI_PSEL_CSN_PIN_Msk|macro|QSPI_PSEL_CSN_PIN_Msk
DECL|QSPI_PSEL_CSN_PIN_Pos|macro|QSPI_PSEL_CSN_PIN_Pos
DECL|QSPI_PSEL_CSN_PORT_Msk|macro|QSPI_PSEL_CSN_PORT_Msk
DECL|QSPI_PSEL_CSN_PORT_Pos|macro|QSPI_PSEL_CSN_PORT_Pos
DECL|QSPI_PSEL_IO0_CONNECT_Connected|macro|QSPI_PSEL_IO0_CONNECT_Connected
DECL|QSPI_PSEL_IO0_CONNECT_Disconnected|macro|QSPI_PSEL_IO0_CONNECT_Disconnected
DECL|QSPI_PSEL_IO0_CONNECT_Msk|macro|QSPI_PSEL_IO0_CONNECT_Msk
DECL|QSPI_PSEL_IO0_CONNECT_Pos|macro|QSPI_PSEL_IO0_CONNECT_Pos
DECL|QSPI_PSEL_IO0_PIN_Msk|macro|QSPI_PSEL_IO0_PIN_Msk
DECL|QSPI_PSEL_IO0_PIN_Pos|macro|QSPI_PSEL_IO0_PIN_Pos
DECL|QSPI_PSEL_IO0_PORT_Msk|macro|QSPI_PSEL_IO0_PORT_Msk
DECL|QSPI_PSEL_IO0_PORT_Pos|macro|QSPI_PSEL_IO0_PORT_Pos
DECL|QSPI_PSEL_IO1_CONNECT_Connected|macro|QSPI_PSEL_IO1_CONNECT_Connected
DECL|QSPI_PSEL_IO1_CONNECT_Disconnected|macro|QSPI_PSEL_IO1_CONNECT_Disconnected
DECL|QSPI_PSEL_IO1_CONNECT_Msk|macro|QSPI_PSEL_IO1_CONNECT_Msk
DECL|QSPI_PSEL_IO1_CONNECT_Pos|macro|QSPI_PSEL_IO1_CONNECT_Pos
DECL|QSPI_PSEL_IO1_PIN_Msk|macro|QSPI_PSEL_IO1_PIN_Msk
DECL|QSPI_PSEL_IO1_PIN_Pos|macro|QSPI_PSEL_IO1_PIN_Pos
DECL|QSPI_PSEL_IO1_PORT_Msk|macro|QSPI_PSEL_IO1_PORT_Msk
DECL|QSPI_PSEL_IO1_PORT_Pos|macro|QSPI_PSEL_IO1_PORT_Pos
DECL|QSPI_PSEL_IO2_CONNECT_Connected|macro|QSPI_PSEL_IO2_CONNECT_Connected
DECL|QSPI_PSEL_IO2_CONNECT_Disconnected|macro|QSPI_PSEL_IO2_CONNECT_Disconnected
DECL|QSPI_PSEL_IO2_CONNECT_Msk|macro|QSPI_PSEL_IO2_CONNECT_Msk
DECL|QSPI_PSEL_IO2_CONNECT_Pos|macro|QSPI_PSEL_IO2_CONNECT_Pos
DECL|QSPI_PSEL_IO2_PIN_Msk|macro|QSPI_PSEL_IO2_PIN_Msk
DECL|QSPI_PSEL_IO2_PIN_Pos|macro|QSPI_PSEL_IO2_PIN_Pos
DECL|QSPI_PSEL_IO2_PORT_Msk|macro|QSPI_PSEL_IO2_PORT_Msk
DECL|QSPI_PSEL_IO2_PORT_Pos|macro|QSPI_PSEL_IO2_PORT_Pos
DECL|QSPI_PSEL_IO3_CONNECT_Connected|macro|QSPI_PSEL_IO3_CONNECT_Connected
DECL|QSPI_PSEL_IO3_CONNECT_Disconnected|macro|QSPI_PSEL_IO3_CONNECT_Disconnected
DECL|QSPI_PSEL_IO3_CONNECT_Msk|macro|QSPI_PSEL_IO3_CONNECT_Msk
DECL|QSPI_PSEL_IO3_CONNECT_Pos|macro|QSPI_PSEL_IO3_CONNECT_Pos
DECL|QSPI_PSEL_IO3_PIN_Msk|macro|QSPI_PSEL_IO3_PIN_Msk
DECL|QSPI_PSEL_IO3_PIN_Pos|macro|QSPI_PSEL_IO3_PIN_Pos
DECL|QSPI_PSEL_IO3_PORT_Msk|macro|QSPI_PSEL_IO3_PORT_Msk
DECL|QSPI_PSEL_IO3_PORT_Pos|macro|QSPI_PSEL_IO3_PORT_Pos
DECL|QSPI_PSEL_SCK_CONNECT_Connected|macro|QSPI_PSEL_SCK_CONNECT_Connected
DECL|QSPI_PSEL_SCK_CONNECT_Disconnected|macro|QSPI_PSEL_SCK_CONNECT_Disconnected
DECL|QSPI_PSEL_SCK_CONNECT_Msk|macro|QSPI_PSEL_SCK_CONNECT_Msk
DECL|QSPI_PSEL_SCK_CONNECT_Pos|macro|QSPI_PSEL_SCK_CONNECT_Pos
DECL|QSPI_PSEL_SCK_PIN_Msk|macro|QSPI_PSEL_SCK_PIN_Msk
DECL|QSPI_PSEL_SCK_PIN_Pos|macro|QSPI_PSEL_SCK_PIN_Pos
DECL|QSPI_PSEL_SCK_PORT_Msk|macro|QSPI_PSEL_SCK_PORT_Msk
DECL|QSPI_PSEL_SCK_PORT_Pos|macro|QSPI_PSEL_SCK_PORT_Pos
DECL|QSPI_READ_CNT_CNT_Msk|macro|QSPI_READ_CNT_CNT_Msk
DECL|QSPI_READ_CNT_CNT_Pos|macro|QSPI_READ_CNT_CNT_Pos
DECL|QSPI_READ_DST_DST_Msk|macro|QSPI_READ_DST_DST_Msk
DECL|QSPI_READ_DST_DST_Pos|macro|QSPI_READ_DST_DST_Pos
DECL|QSPI_READ_SRC_SRC_Msk|macro|QSPI_READ_SRC_SRC_Msk
DECL|QSPI_READ_SRC_SRC_Pos|macro|QSPI_READ_SRC_SRC_Pos
DECL|QSPI_STATUS_DPM_Disabled|macro|QSPI_STATUS_DPM_Disabled
DECL|QSPI_STATUS_DPM_Enabled|macro|QSPI_STATUS_DPM_Enabled
DECL|QSPI_STATUS_DPM_Msk|macro|QSPI_STATUS_DPM_Msk
DECL|QSPI_STATUS_DPM_Pos|macro|QSPI_STATUS_DPM_Pos
DECL|QSPI_STATUS_READY_BUSY|macro|QSPI_STATUS_READY_BUSY
DECL|QSPI_STATUS_READY_Msk|macro|QSPI_STATUS_READY_Msk
DECL|QSPI_STATUS_READY_Pos|macro|QSPI_STATUS_READY_Pos
DECL|QSPI_STATUS_READY_READY|macro|QSPI_STATUS_READY_READY
DECL|QSPI_STATUS_SREG_Msk|macro|QSPI_STATUS_SREG_Msk
DECL|QSPI_STATUS_SREG_Pos|macro|QSPI_STATUS_SREG_Pos
DECL|QSPI_WRITE_CNT_CNT_Msk|macro|QSPI_WRITE_CNT_CNT_Msk
DECL|QSPI_WRITE_CNT_CNT_Pos|macro|QSPI_WRITE_CNT_CNT_Pos
DECL|QSPI_WRITE_DST_DST_Msk|macro|QSPI_WRITE_DST_DST_Msk
DECL|QSPI_WRITE_DST_DST_Pos|macro|QSPI_WRITE_DST_DST_Pos
DECL|QSPI_WRITE_SRC_SRC_Msk|macro|QSPI_WRITE_SRC_SRC_Msk
DECL|QSPI_WRITE_SRC_SRC_Pos|macro|QSPI_WRITE_SRC_SRC_Pos
DECL|QSPI_XIPOFFSET_XIPOFFSET_Msk|macro|QSPI_XIPOFFSET_XIPOFFSET_Msk
DECL|QSPI_XIPOFFSET_XIPOFFSET_Pos|macro|QSPI_XIPOFFSET_XIPOFFSET_Pos
DECL|RADIO_BASE0_BASE0_Msk|macro|RADIO_BASE0_BASE0_Msk
DECL|RADIO_BASE0_BASE0_Pos|macro|RADIO_BASE0_BASE0_Pos
DECL|RADIO_BASE1_BASE1_Msk|macro|RADIO_BASE1_BASE1_Msk
DECL|RADIO_BASE1_BASE1_Pos|macro|RADIO_BASE1_BASE1_Pos
DECL|RADIO_BCC_BCC_Msk|macro|RADIO_BCC_BCC_Msk
DECL|RADIO_BCC_BCC_Pos|macro|RADIO_BCC_BCC_Pos
DECL|RADIO_CCACTRL_CCACORRCNT_Msk|macro|RADIO_CCACTRL_CCACORRCNT_Msk
DECL|RADIO_CCACTRL_CCACORRCNT_Pos|macro|RADIO_CCACTRL_CCACORRCNT_Pos
DECL|RADIO_CCACTRL_CCACORRTHRES_Msk|macro|RADIO_CCACTRL_CCACORRTHRES_Msk
DECL|RADIO_CCACTRL_CCACORRTHRES_Pos|macro|RADIO_CCACTRL_CCACORRTHRES_Pos
DECL|RADIO_CCACTRL_CCAEDTHRES_Msk|macro|RADIO_CCACTRL_CCAEDTHRES_Msk
DECL|RADIO_CCACTRL_CCAEDTHRES_Pos|macro|RADIO_CCACTRL_CCAEDTHRES_Pos
DECL|RADIO_CCACTRL_CCAMODE_CarrierAndEdMode|macro|RADIO_CCACTRL_CCAMODE_CarrierAndEdMode
DECL|RADIO_CCACTRL_CCAMODE_CarrierMode|macro|RADIO_CCACTRL_CCAMODE_CarrierMode
DECL|RADIO_CCACTRL_CCAMODE_CarrierOrEdMode|macro|RADIO_CCACTRL_CCAMODE_CarrierOrEdMode
DECL|RADIO_CCACTRL_CCAMODE_EdModeTest1|macro|RADIO_CCACTRL_CCAMODE_EdModeTest1
DECL|RADIO_CCACTRL_CCAMODE_EdMode|macro|RADIO_CCACTRL_CCAMODE_EdMode
DECL|RADIO_CCACTRL_CCAMODE_Msk|macro|RADIO_CCACTRL_CCAMODE_Msk
DECL|RADIO_CCACTRL_CCAMODE_Pos|macro|RADIO_CCACTRL_CCAMODE_Pos
DECL|RADIO_CRCCNF_LEN_Disabled|macro|RADIO_CRCCNF_LEN_Disabled
DECL|RADIO_CRCCNF_LEN_Msk|macro|RADIO_CRCCNF_LEN_Msk
DECL|RADIO_CRCCNF_LEN_One|macro|RADIO_CRCCNF_LEN_One
DECL|RADIO_CRCCNF_LEN_Pos|macro|RADIO_CRCCNF_LEN_Pos
DECL|RADIO_CRCCNF_LEN_Three|macro|RADIO_CRCCNF_LEN_Three
DECL|RADIO_CRCCNF_LEN_Two|macro|RADIO_CRCCNF_LEN_Two
DECL|RADIO_CRCCNF_SKIPADDR_Ieee802154|macro|RADIO_CRCCNF_SKIPADDR_Ieee802154
DECL|RADIO_CRCCNF_SKIPADDR_Include|macro|RADIO_CRCCNF_SKIPADDR_Include
DECL|RADIO_CRCCNF_SKIPADDR_Msk|macro|RADIO_CRCCNF_SKIPADDR_Msk
DECL|RADIO_CRCCNF_SKIPADDR_Pos|macro|RADIO_CRCCNF_SKIPADDR_Pos
DECL|RADIO_CRCCNF_SKIPADDR_Skip|macro|RADIO_CRCCNF_SKIPADDR_Skip
DECL|RADIO_CRCINIT_CRCINIT_Msk|macro|RADIO_CRCINIT_CRCINIT_Msk
DECL|RADIO_CRCINIT_CRCINIT_Pos|macro|RADIO_CRCINIT_CRCINIT_Pos
DECL|RADIO_CRCPOLY_CRCPOLY_Msk|macro|RADIO_CRCPOLY_CRCPOLY_Msk
DECL|RADIO_CRCPOLY_CRCPOLY_Pos|macro|RADIO_CRCPOLY_CRCPOLY_Pos
DECL|RADIO_CRCSTATUS_CRCSTATUS_CRCError|macro|RADIO_CRCSTATUS_CRCSTATUS_CRCError
DECL|RADIO_CRCSTATUS_CRCSTATUS_CRCOk|macro|RADIO_CRCSTATUS_CRCSTATUS_CRCOk
DECL|RADIO_CRCSTATUS_CRCSTATUS_Msk|macro|RADIO_CRCSTATUS_CRCSTATUS_Msk
DECL|RADIO_CRCSTATUS_CRCSTATUS_Pos|macro|RADIO_CRCSTATUS_CRCSTATUS_Pos
DECL|RADIO_DAB_DAB_Msk|macro|RADIO_DAB_DAB_Msk
DECL|RADIO_DAB_DAB_Pos|macro|RADIO_DAB_DAB_Pos
DECL|RADIO_DACNF_ENA0_Disabled|macro|RADIO_DACNF_ENA0_Disabled
DECL|RADIO_DACNF_ENA0_Enabled|macro|RADIO_DACNF_ENA0_Enabled
DECL|RADIO_DACNF_ENA0_Msk|macro|RADIO_DACNF_ENA0_Msk
DECL|RADIO_DACNF_ENA0_Pos|macro|RADIO_DACNF_ENA0_Pos
DECL|RADIO_DACNF_ENA1_Disabled|macro|RADIO_DACNF_ENA1_Disabled
DECL|RADIO_DACNF_ENA1_Enabled|macro|RADIO_DACNF_ENA1_Enabled
DECL|RADIO_DACNF_ENA1_Msk|macro|RADIO_DACNF_ENA1_Msk
DECL|RADIO_DACNF_ENA1_Pos|macro|RADIO_DACNF_ENA1_Pos
DECL|RADIO_DACNF_ENA2_Disabled|macro|RADIO_DACNF_ENA2_Disabled
DECL|RADIO_DACNF_ENA2_Enabled|macro|RADIO_DACNF_ENA2_Enabled
DECL|RADIO_DACNF_ENA2_Msk|macro|RADIO_DACNF_ENA2_Msk
DECL|RADIO_DACNF_ENA2_Pos|macro|RADIO_DACNF_ENA2_Pos
DECL|RADIO_DACNF_ENA3_Disabled|macro|RADIO_DACNF_ENA3_Disabled
DECL|RADIO_DACNF_ENA3_Enabled|macro|RADIO_DACNF_ENA3_Enabled
DECL|RADIO_DACNF_ENA3_Msk|macro|RADIO_DACNF_ENA3_Msk
DECL|RADIO_DACNF_ENA3_Pos|macro|RADIO_DACNF_ENA3_Pos
DECL|RADIO_DACNF_ENA4_Disabled|macro|RADIO_DACNF_ENA4_Disabled
DECL|RADIO_DACNF_ENA4_Enabled|macro|RADIO_DACNF_ENA4_Enabled
DECL|RADIO_DACNF_ENA4_Msk|macro|RADIO_DACNF_ENA4_Msk
DECL|RADIO_DACNF_ENA4_Pos|macro|RADIO_DACNF_ENA4_Pos
DECL|RADIO_DACNF_ENA5_Disabled|macro|RADIO_DACNF_ENA5_Disabled
DECL|RADIO_DACNF_ENA5_Enabled|macro|RADIO_DACNF_ENA5_Enabled
DECL|RADIO_DACNF_ENA5_Msk|macro|RADIO_DACNF_ENA5_Msk
DECL|RADIO_DACNF_ENA5_Pos|macro|RADIO_DACNF_ENA5_Pos
DECL|RADIO_DACNF_ENA6_Disabled|macro|RADIO_DACNF_ENA6_Disabled
DECL|RADIO_DACNF_ENA6_Enabled|macro|RADIO_DACNF_ENA6_Enabled
DECL|RADIO_DACNF_ENA6_Msk|macro|RADIO_DACNF_ENA6_Msk
DECL|RADIO_DACNF_ENA6_Pos|macro|RADIO_DACNF_ENA6_Pos
DECL|RADIO_DACNF_ENA7_Disabled|macro|RADIO_DACNF_ENA7_Disabled
DECL|RADIO_DACNF_ENA7_Enabled|macro|RADIO_DACNF_ENA7_Enabled
DECL|RADIO_DACNF_ENA7_Msk|macro|RADIO_DACNF_ENA7_Msk
DECL|RADIO_DACNF_ENA7_Pos|macro|RADIO_DACNF_ENA7_Pos
DECL|RADIO_DACNF_TXADD0_Msk|macro|RADIO_DACNF_TXADD0_Msk
DECL|RADIO_DACNF_TXADD0_Pos|macro|RADIO_DACNF_TXADD0_Pos
DECL|RADIO_DACNF_TXADD1_Msk|macro|RADIO_DACNF_TXADD1_Msk
DECL|RADIO_DACNF_TXADD1_Pos|macro|RADIO_DACNF_TXADD1_Pos
DECL|RADIO_DACNF_TXADD2_Msk|macro|RADIO_DACNF_TXADD2_Msk
DECL|RADIO_DACNF_TXADD2_Pos|macro|RADIO_DACNF_TXADD2_Pos
DECL|RADIO_DACNF_TXADD3_Msk|macro|RADIO_DACNF_TXADD3_Msk
DECL|RADIO_DACNF_TXADD3_Pos|macro|RADIO_DACNF_TXADD3_Pos
DECL|RADIO_DACNF_TXADD4_Msk|macro|RADIO_DACNF_TXADD4_Msk
DECL|RADIO_DACNF_TXADD4_Pos|macro|RADIO_DACNF_TXADD4_Pos
DECL|RADIO_DACNF_TXADD5_Msk|macro|RADIO_DACNF_TXADD5_Msk
DECL|RADIO_DACNF_TXADD5_Pos|macro|RADIO_DACNF_TXADD5_Pos
DECL|RADIO_DACNF_TXADD6_Msk|macro|RADIO_DACNF_TXADD6_Msk
DECL|RADIO_DACNF_TXADD6_Pos|macro|RADIO_DACNF_TXADD6_Pos
DECL|RADIO_DACNF_TXADD7_Msk|macro|RADIO_DACNF_TXADD7_Msk
DECL|RADIO_DACNF_TXADD7_Pos|macro|RADIO_DACNF_TXADD7_Pos
DECL|RADIO_DAI_DAI_Msk|macro|RADIO_DAI_DAI_Msk
DECL|RADIO_DAI_DAI_Pos|macro|RADIO_DAI_DAI_Pos
DECL|RADIO_DAP_DAP_Msk|macro|RADIO_DAP_DAP_Msk
DECL|RADIO_DAP_DAP_Pos|macro|RADIO_DAP_DAP_Pos
DECL|RADIO_DATAWHITEIV_DATAWHITEIV_Msk|macro|RADIO_DATAWHITEIV_DATAWHITEIV_Msk
DECL|RADIO_DATAWHITEIV_DATAWHITEIV_Pos|macro|RADIO_DATAWHITEIV_DATAWHITEIV_Pos
DECL|RADIO_EDCNT_EDCNT_Msk|macro|RADIO_EDCNT_EDCNT_Msk
DECL|RADIO_EDCNT_EDCNT_Pos|macro|RADIO_EDCNT_EDCNT_Pos
DECL|RADIO_EDSAMPLE_EDLVL_Msk|macro|RADIO_EDSAMPLE_EDLVL_Msk
DECL|RADIO_EDSAMPLE_EDLVL_Pos|macro|RADIO_EDSAMPLE_EDLVL_Pos
DECL|RADIO_FREQUENCY_FREQUENCY_Msk|macro|RADIO_FREQUENCY_FREQUENCY_Msk
DECL|RADIO_FREQUENCY_FREQUENCY_Pos|macro|RADIO_FREQUENCY_FREQUENCY_Pos
DECL|RADIO_FREQUENCY_MAP_Default|macro|RADIO_FREQUENCY_MAP_Default
DECL|RADIO_FREQUENCY_MAP_Low|macro|RADIO_FREQUENCY_MAP_Low
DECL|RADIO_FREQUENCY_MAP_Msk|macro|RADIO_FREQUENCY_MAP_Msk
DECL|RADIO_FREQUENCY_MAP_Pos|macro|RADIO_FREQUENCY_MAP_Pos
DECL|RADIO_INTENCLR_ADDRESS_Clear|macro|RADIO_INTENCLR_ADDRESS_Clear
DECL|RADIO_INTENCLR_ADDRESS_Disabled|macro|RADIO_INTENCLR_ADDRESS_Disabled
DECL|RADIO_INTENCLR_ADDRESS_Enabled|macro|RADIO_INTENCLR_ADDRESS_Enabled
DECL|RADIO_INTENCLR_ADDRESS_Msk|macro|RADIO_INTENCLR_ADDRESS_Msk
DECL|RADIO_INTENCLR_ADDRESS_Pos|macro|RADIO_INTENCLR_ADDRESS_Pos
DECL|RADIO_INTENCLR_BCMATCH_Clear|macro|RADIO_INTENCLR_BCMATCH_Clear
DECL|RADIO_INTENCLR_BCMATCH_Disabled|macro|RADIO_INTENCLR_BCMATCH_Disabled
DECL|RADIO_INTENCLR_BCMATCH_Enabled|macro|RADIO_INTENCLR_BCMATCH_Enabled
DECL|RADIO_INTENCLR_BCMATCH_Msk|macro|RADIO_INTENCLR_BCMATCH_Msk
DECL|RADIO_INTENCLR_BCMATCH_Pos|macro|RADIO_INTENCLR_BCMATCH_Pos
DECL|RADIO_INTENCLR_CCABUSY_Clear|macro|RADIO_INTENCLR_CCABUSY_Clear
DECL|RADIO_INTENCLR_CCABUSY_Disabled|macro|RADIO_INTENCLR_CCABUSY_Disabled
DECL|RADIO_INTENCLR_CCABUSY_Enabled|macro|RADIO_INTENCLR_CCABUSY_Enabled
DECL|RADIO_INTENCLR_CCABUSY_Msk|macro|RADIO_INTENCLR_CCABUSY_Msk
DECL|RADIO_INTENCLR_CCABUSY_Pos|macro|RADIO_INTENCLR_CCABUSY_Pos
DECL|RADIO_INTENCLR_CCAIDLE_Clear|macro|RADIO_INTENCLR_CCAIDLE_Clear
DECL|RADIO_INTENCLR_CCAIDLE_Disabled|macro|RADIO_INTENCLR_CCAIDLE_Disabled
DECL|RADIO_INTENCLR_CCAIDLE_Enabled|macro|RADIO_INTENCLR_CCAIDLE_Enabled
DECL|RADIO_INTENCLR_CCAIDLE_Msk|macro|RADIO_INTENCLR_CCAIDLE_Msk
DECL|RADIO_INTENCLR_CCAIDLE_Pos|macro|RADIO_INTENCLR_CCAIDLE_Pos
DECL|RADIO_INTENCLR_CCASTOPPED_Clear|macro|RADIO_INTENCLR_CCASTOPPED_Clear
DECL|RADIO_INTENCLR_CCASTOPPED_Disabled|macro|RADIO_INTENCLR_CCASTOPPED_Disabled
DECL|RADIO_INTENCLR_CCASTOPPED_Enabled|macro|RADIO_INTENCLR_CCASTOPPED_Enabled
DECL|RADIO_INTENCLR_CCASTOPPED_Msk|macro|RADIO_INTENCLR_CCASTOPPED_Msk
DECL|RADIO_INTENCLR_CCASTOPPED_Pos|macro|RADIO_INTENCLR_CCASTOPPED_Pos
DECL|RADIO_INTENCLR_CRCERROR_Clear|macro|RADIO_INTENCLR_CRCERROR_Clear
DECL|RADIO_INTENCLR_CRCERROR_Disabled|macro|RADIO_INTENCLR_CRCERROR_Disabled
DECL|RADIO_INTENCLR_CRCERROR_Enabled|macro|RADIO_INTENCLR_CRCERROR_Enabled
DECL|RADIO_INTENCLR_CRCERROR_Msk|macro|RADIO_INTENCLR_CRCERROR_Msk
DECL|RADIO_INTENCLR_CRCERROR_Pos|macro|RADIO_INTENCLR_CRCERROR_Pos
DECL|RADIO_INTENCLR_CRCOK_Clear|macro|RADIO_INTENCLR_CRCOK_Clear
DECL|RADIO_INTENCLR_CRCOK_Disabled|macro|RADIO_INTENCLR_CRCOK_Disabled
DECL|RADIO_INTENCLR_CRCOK_Enabled|macro|RADIO_INTENCLR_CRCOK_Enabled
DECL|RADIO_INTENCLR_CRCOK_Msk|macro|RADIO_INTENCLR_CRCOK_Msk
DECL|RADIO_INTENCLR_CRCOK_Pos|macro|RADIO_INTENCLR_CRCOK_Pos
DECL|RADIO_INTENCLR_DEVMATCH_Clear|macro|RADIO_INTENCLR_DEVMATCH_Clear
DECL|RADIO_INTENCLR_DEVMATCH_Disabled|macro|RADIO_INTENCLR_DEVMATCH_Disabled
DECL|RADIO_INTENCLR_DEVMATCH_Enabled|macro|RADIO_INTENCLR_DEVMATCH_Enabled
DECL|RADIO_INTENCLR_DEVMATCH_Msk|macro|RADIO_INTENCLR_DEVMATCH_Msk
DECL|RADIO_INTENCLR_DEVMATCH_Pos|macro|RADIO_INTENCLR_DEVMATCH_Pos
DECL|RADIO_INTENCLR_DEVMISS_Clear|macro|RADIO_INTENCLR_DEVMISS_Clear
DECL|RADIO_INTENCLR_DEVMISS_Disabled|macro|RADIO_INTENCLR_DEVMISS_Disabled
DECL|RADIO_INTENCLR_DEVMISS_Enabled|macro|RADIO_INTENCLR_DEVMISS_Enabled
DECL|RADIO_INTENCLR_DEVMISS_Msk|macro|RADIO_INTENCLR_DEVMISS_Msk
DECL|RADIO_INTENCLR_DEVMISS_Pos|macro|RADIO_INTENCLR_DEVMISS_Pos
DECL|RADIO_INTENCLR_DISABLED_Clear|macro|RADIO_INTENCLR_DISABLED_Clear
DECL|RADIO_INTENCLR_DISABLED_Disabled|macro|RADIO_INTENCLR_DISABLED_Disabled
DECL|RADIO_INTENCLR_DISABLED_Enabled|macro|RADIO_INTENCLR_DISABLED_Enabled
DECL|RADIO_INTENCLR_DISABLED_Msk|macro|RADIO_INTENCLR_DISABLED_Msk
DECL|RADIO_INTENCLR_DISABLED_Pos|macro|RADIO_INTENCLR_DISABLED_Pos
DECL|RADIO_INTENCLR_EDEND_Clear|macro|RADIO_INTENCLR_EDEND_Clear
DECL|RADIO_INTENCLR_EDEND_Disabled|macro|RADIO_INTENCLR_EDEND_Disabled
DECL|RADIO_INTENCLR_EDEND_Enabled|macro|RADIO_INTENCLR_EDEND_Enabled
DECL|RADIO_INTENCLR_EDEND_Msk|macro|RADIO_INTENCLR_EDEND_Msk
DECL|RADIO_INTENCLR_EDEND_Pos|macro|RADIO_INTENCLR_EDEND_Pos
DECL|RADIO_INTENCLR_EDSTOPPED_Clear|macro|RADIO_INTENCLR_EDSTOPPED_Clear
DECL|RADIO_INTENCLR_EDSTOPPED_Disabled|macro|RADIO_INTENCLR_EDSTOPPED_Disabled
DECL|RADIO_INTENCLR_EDSTOPPED_Enabled|macro|RADIO_INTENCLR_EDSTOPPED_Enabled
DECL|RADIO_INTENCLR_EDSTOPPED_Msk|macro|RADIO_INTENCLR_EDSTOPPED_Msk
DECL|RADIO_INTENCLR_EDSTOPPED_Pos|macro|RADIO_INTENCLR_EDSTOPPED_Pos
DECL|RADIO_INTENCLR_END_Clear|macro|RADIO_INTENCLR_END_Clear
DECL|RADIO_INTENCLR_END_Disabled|macro|RADIO_INTENCLR_END_Disabled
DECL|RADIO_INTENCLR_END_Enabled|macro|RADIO_INTENCLR_END_Enabled
DECL|RADIO_INTENCLR_END_Msk|macro|RADIO_INTENCLR_END_Msk
DECL|RADIO_INTENCLR_END_Pos|macro|RADIO_INTENCLR_END_Pos
DECL|RADIO_INTENCLR_FRAMESTART_Clear|macro|RADIO_INTENCLR_FRAMESTART_Clear
DECL|RADIO_INTENCLR_FRAMESTART_Disabled|macro|RADIO_INTENCLR_FRAMESTART_Disabled
DECL|RADIO_INTENCLR_FRAMESTART_Enabled|macro|RADIO_INTENCLR_FRAMESTART_Enabled
DECL|RADIO_INTENCLR_FRAMESTART_Msk|macro|RADIO_INTENCLR_FRAMESTART_Msk
DECL|RADIO_INTENCLR_FRAMESTART_Pos|macro|RADIO_INTENCLR_FRAMESTART_Pos
DECL|RADIO_INTENCLR_MHRMATCH_Clear|macro|RADIO_INTENCLR_MHRMATCH_Clear
DECL|RADIO_INTENCLR_MHRMATCH_Disabled|macro|RADIO_INTENCLR_MHRMATCH_Disabled
DECL|RADIO_INTENCLR_MHRMATCH_Enabled|macro|RADIO_INTENCLR_MHRMATCH_Enabled
DECL|RADIO_INTENCLR_MHRMATCH_Msk|macro|RADIO_INTENCLR_MHRMATCH_Msk
DECL|RADIO_INTENCLR_MHRMATCH_Pos|macro|RADIO_INTENCLR_MHRMATCH_Pos
DECL|RADIO_INTENCLR_PAYLOAD_Clear|macro|RADIO_INTENCLR_PAYLOAD_Clear
DECL|RADIO_INTENCLR_PAYLOAD_Disabled|macro|RADIO_INTENCLR_PAYLOAD_Disabled
DECL|RADIO_INTENCLR_PAYLOAD_Enabled|macro|RADIO_INTENCLR_PAYLOAD_Enabled
DECL|RADIO_INTENCLR_PAYLOAD_Msk|macro|RADIO_INTENCLR_PAYLOAD_Msk
DECL|RADIO_INTENCLR_PAYLOAD_Pos|macro|RADIO_INTENCLR_PAYLOAD_Pos
DECL|RADIO_INTENCLR_RATEBOOST_Clear|macro|RADIO_INTENCLR_RATEBOOST_Clear
DECL|RADIO_INTENCLR_RATEBOOST_Disabled|macro|RADIO_INTENCLR_RATEBOOST_Disabled
DECL|RADIO_INTENCLR_RATEBOOST_Enabled|macro|RADIO_INTENCLR_RATEBOOST_Enabled
DECL|RADIO_INTENCLR_RATEBOOST_Msk|macro|RADIO_INTENCLR_RATEBOOST_Msk
DECL|RADIO_INTENCLR_RATEBOOST_Pos|macro|RADIO_INTENCLR_RATEBOOST_Pos
DECL|RADIO_INTENCLR_READY_Clear|macro|RADIO_INTENCLR_READY_Clear
DECL|RADIO_INTENCLR_READY_Disabled|macro|RADIO_INTENCLR_READY_Disabled
DECL|RADIO_INTENCLR_READY_Enabled|macro|RADIO_INTENCLR_READY_Enabled
DECL|RADIO_INTENCLR_READY_Msk|macro|RADIO_INTENCLR_READY_Msk
DECL|RADIO_INTENCLR_READY_Pos|macro|RADIO_INTENCLR_READY_Pos
DECL|RADIO_INTENCLR_RSSIEND_Clear|macro|RADIO_INTENCLR_RSSIEND_Clear
DECL|RADIO_INTENCLR_RSSIEND_Disabled|macro|RADIO_INTENCLR_RSSIEND_Disabled
DECL|RADIO_INTENCLR_RSSIEND_Enabled|macro|RADIO_INTENCLR_RSSIEND_Enabled
DECL|RADIO_INTENCLR_RSSIEND_Msk|macro|RADIO_INTENCLR_RSSIEND_Msk
DECL|RADIO_INTENCLR_RSSIEND_Pos|macro|RADIO_INTENCLR_RSSIEND_Pos
DECL|RADIO_INTENCLR_RXREADY_Clear|macro|RADIO_INTENCLR_RXREADY_Clear
DECL|RADIO_INTENCLR_RXREADY_Disabled|macro|RADIO_INTENCLR_RXREADY_Disabled
DECL|RADIO_INTENCLR_RXREADY_Enabled|macro|RADIO_INTENCLR_RXREADY_Enabled
DECL|RADIO_INTENCLR_RXREADY_Msk|macro|RADIO_INTENCLR_RXREADY_Msk
DECL|RADIO_INTENCLR_RXREADY_Pos|macro|RADIO_INTENCLR_RXREADY_Pos
DECL|RADIO_INTENCLR_TXREADY_Clear|macro|RADIO_INTENCLR_TXREADY_Clear
DECL|RADIO_INTENCLR_TXREADY_Disabled|macro|RADIO_INTENCLR_TXREADY_Disabled
DECL|RADIO_INTENCLR_TXREADY_Enabled|macro|RADIO_INTENCLR_TXREADY_Enabled
DECL|RADIO_INTENCLR_TXREADY_Msk|macro|RADIO_INTENCLR_TXREADY_Msk
DECL|RADIO_INTENCLR_TXREADY_Pos|macro|RADIO_INTENCLR_TXREADY_Pos
DECL|RADIO_INTENSET_ADDRESS_Disabled|macro|RADIO_INTENSET_ADDRESS_Disabled
DECL|RADIO_INTENSET_ADDRESS_Enabled|macro|RADIO_INTENSET_ADDRESS_Enabled
DECL|RADIO_INTENSET_ADDRESS_Msk|macro|RADIO_INTENSET_ADDRESS_Msk
DECL|RADIO_INTENSET_ADDRESS_Pos|macro|RADIO_INTENSET_ADDRESS_Pos
DECL|RADIO_INTENSET_ADDRESS_Set|macro|RADIO_INTENSET_ADDRESS_Set
DECL|RADIO_INTENSET_BCMATCH_Disabled|macro|RADIO_INTENSET_BCMATCH_Disabled
DECL|RADIO_INTENSET_BCMATCH_Enabled|macro|RADIO_INTENSET_BCMATCH_Enabled
DECL|RADIO_INTENSET_BCMATCH_Msk|macro|RADIO_INTENSET_BCMATCH_Msk
DECL|RADIO_INTENSET_BCMATCH_Pos|macro|RADIO_INTENSET_BCMATCH_Pos
DECL|RADIO_INTENSET_BCMATCH_Set|macro|RADIO_INTENSET_BCMATCH_Set
DECL|RADIO_INTENSET_CCABUSY_Disabled|macro|RADIO_INTENSET_CCABUSY_Disabled
DECL|RADIO_INTENSET_CCABUSY_Enabled|macro|RADIO_INTENSET_CCABUSY_Enabled
DECL|RADIO_INTENSET_CCABUSY_Msk|macro|RADIO_INTENSET_CCABUSY_Msk
DECL|RADIO_INTENSET_CCABUSY_Pos|macro|RADIO_INTENSET_CCABUSY_Pos
DECL|RADIO_INTENSET_CCABUSY_Set|macro|RADIO_INTENSET_CCABUSY_Set
DECL|RADIO_INTENSET_CCAIDLE_Disabled|macro|RADIO_INTENSET_CCAIDLE_Disabled
DECL|RADIO_INTENSET_CCAIDLE_Enabled|macro|RADIO_INTENSET_CCAIDLE_Enabled
DECL|RADIO_INTENSET_CCAIDLE_Msk|macro|RADIO_INTENSET_CCAIDLE_Msk
DECL|RADIO_INTENSET_CCAIDLE_Pos|macro|RADIO_INTENSET_CCAIDLE_Pos
DECL|RADIO_INTENSET_CCAIDLE_Set|macro|RADIO_INTENSET_CCAIDLE_Set
DECL|RADIO_INTENSET_CCASTOPPED_Disabled|macro|RADIO_INTENSET_CCASTOPPED_Disabled
DECL|RADIO_INTENSET_CCASTOPPED_Enabled|macro|RADIO_INTENSET_CCASTOPPED_Enabled
DECL|RADIO_INTENSET_CCASTOPPED_Msk|macro|RADIO_INTENSET_CCASTOPPED_Msk
DECL|RADIO_INTENSET_CCASTOPPED_Pos|macro|RADIO_INTENSET_CCASTOPPED_Pos
DECL|RADIO_INTENSET_CCASTOPPED_Set|macro|RADIO_INTENSET_CCASTOPPED_Set
DECL|RADIO_INTENSET_CRCERROR_Disabled|macro|RADIO_INTENSET_CRCERROR_Disabled
DECL|RADIO_INTENSET_CRCERROR_Enabled|macro|RADIO_INTENSET_CRCERROR_Enabled
DECL|RADIO_INTENSET_CRCERROR_Msk|macro|RADIO_INTENSET_CRCERROR_Msk
DECL|RADIO_INTENSET_CRCERROR_Pos|macro|RADIO_INTENSET_CRCERROR_Pos
DECL|RADIO_INTENSET_CRCERROR_Set|macro|RADIO_INTENSET_CRCERROR_Set
DECL|RADIO_INTENSET_CRCOK_Disabled|macro|RADIO_INTENSET_CRCOK_Disabled
DECL|RADIO_INTENSET_CRCOK_Enabled|macro|RADIO_INTENSET_CRCOK_Enabled
DECL|RADIO_INTENSET_CRCOK_Msk|macro|RADIO_INTENSET_CRCOK_Msk
DECL|RADIO_INTENSET_CRCOK_Pos|macro|RADIO_INTENSET_CRCOK_Pos
DECL|RADIO_INTENSET_CRCOK_Set|macro|RADIO_INTENSET_CRCOK_Set
DECL|RADIO_INTENSET_DEVMATCH_Disabled|macro|RADIO_INTENSET_DEVMATCH_Disabled
DECL|RADIO_INTENSET_DEVMATCH_Enabled|macro|RADIO_INTENSET_DEVMATCH_Enabled
DECL|RADIO_INTENSET_DEVMATCH_Msk|macro|RADIO_INTENSET_DEVMATCH_Msk
DECL|RADIO_INTENSET_DEVMATCH_Pos|macro|RADIO_INTENSET_DEVMATCH_Pos
DECL|RADIO_INTENSET_DEVMATCH_Set|macro|RADIO_INTENSET_DEVMATCH_Set
DECL|RADIO_INTENSET_DEVMISS_Disabled|macro|RADIO_INTENSET_DEVMISS_Disabled
DECL|RADIO_INTENSET_DEVMISS_Enabled|macro|RADIO_INTENSET_DEVMISS_Enabled
DECL|RADIO_INTENSET_DEVMISS_Msk|macro|RADIO_INTENSET_DEVMISS_Msk
DECL|RADIO_INTENSET_DEVMISS_Pos|macro|RADIO_INTENSET_DEVMISS_Pos
DECL|RADIO_INTENSET_DEVMISS_Set|macro|RADIO_INTENSET_DEVMISS_Set
DECL|RADIO_INTENSET_DISABLED_Disabled|macro|RADIO_INTENSET_DISABLED_Disabled
DECL|RADIO_INTENSET_DISABLED_Enabled|macro|RADIO_INTENSET_DISABLED_Enabled
DECL|RADIO_INTENSET_DISABLED_Msk|macro|RADIO_INTENSET_DISABLED_Msk
DECL|RADIO_INTENSET_DISABLED_Pos|macro|RADIO_INTENSET_DISABLED_Pos
DECL|RADIO_INTENSET_DISABLED_Set|macro|RADIO_INTENSET_DISABLED_Set
DECL|RADIO_INTENSET_EDEND_Disabled|macro|RADIO_INTENSET_EDEND_Disabled
DECL|RADIO_INTENSET_EDEND_Enabled|macro|RADIO_INTENSET_EDEND_Enabled
DECL|RADIO_INTENSET_EDEND_Msk|macro|RADIO_INTENSET_EDEND_Msk
DECL|RADIO_INTENSET_EDEND_Pos|macro|RADIO_INTENSET_EDEND_Pos
DECL|RADIO_INTENSET_EDEND_Set|macro|RADIO_INTENSET_EDEND_Set
DECL|RADIO_INTENSET_EDSTOPPED_Disabled|macro|RADIO_INTENSET_EDSTOPPED_Disabled
DECL|RADIO_INTENSET_EDSTOPPED_Enabled|macro|RADIO_INTENSET_EDSTOPPED_Enabled
DECL|RADIO_INTENSET_EDSTOPPED_Msk|macro|RADIO_INTENSET_EDSTOPPED_Msk
DECL|RADIO_INTENSET_EDSTOPPED_Pos|macro|RADIO_INTENSET_EDSTOPPED_Pos
DECL|RADIO_INTENSET_EDSTOPPED_Set|macro|RADIO_INTENSET_EDSTOPPED_Set
DECL|RADIO_INTENSET_END_Disabled|macro|RADIO_INTENSET_END_Disabled
DECL|RADIO_INTENSET_END_Enabled|macro|RADIO_INTENSET_END_Enabled
DECL|RADIO_INTENSET_END_Msk|macro|RADIO_INTENSET_END_Msk
DECL|RADIO_INTENSET_END_Pos|macro|RADIO_INTENSET_END_Pos
DECL|RADIO_INTENSET_END_Set|macro|RADIO_INTENSET_END_Set
DECL|RADIO_INTENSET_FRAMESTART_Disabled|macro|RADIO_INTENSET_FRAMESTART_Disabled
DECL|RADIO_INTENSET_FRAMESTART_Enabled|macro|RADIO_INTENSET_FRAMESTART_Enabled
DECL|RADIO_INTENSET_FRAMESTART_Msk|macro|RADIO_INTENSET_FRAMESTART_Msk
DECL|RADIO_INTENSET_FRAMESTART_Pos|macro|RADIO_INTENSET_FRAMESTART_Pos
DECL|RADIO_INTENSET_FRAMESTART_Set|macro|RADIO_INTENSET_FRAMESTART_Set
DECL|RADIO_INTENSET_MHRMATCH_Disabled|macro|RADIO_INTENSET_MHRMATCH_Disabled
DECL|RADIO_INTENSET_MHRMATCH_Enabled|macro|RADIO_INTENSET_MHRMATCH_Enabled
DECL|RADIO_INTENSET_MHRMATCH_Msk|macro|RADIO_INTENSET_MHRMATCH_Msk
DECL|RADIO_INTENSET_MHRMATCH_Pos|macro|RADIO_INTENSET_MHRMATCH_Pos
DECL|RADIO_INTENSET_MHRMATCH_Set|macro|RADIO_INTENSET_MHRMATCH_Set
DECL|RADIO_INTENSET_PAYLOAD_Disabled|macro|RADIO_INTENSET_PAYLOAD_Disabled
DECL|RADIO_INTENSET_PAYLOAD_Enabled|macro|RADIO_INTENSET_PAYLOAD_Enabled
DECL|RADIO_INTENSET_PAYLOAD_Msk|macro|RADIO_INTENSET_PAYLOAD_Msk
DECL|RADIO_INTENSET_PAYLOAD_Pos|macro|RADIO_INTENSET_PAYLOAD_Pos
DECL|RADIO_INTENSET_PAYLOAD_Set|macro|RADIO_INTENSET_PAYLOAD_Set
DECL|RADIO_INTENSET_RATEBOOST_Disabled|macro|RADIO_INTENSET_RATEBOOST_Disabled
DECL|RADIO_INTENSET_RATEBOOST_Enabled|macro|RADIO_INTENSET_RATEBOOST_Enabled
DECL|RADIO_INTENSET_RATEBOOST_Msk|macro|RADIO_INTENSET_RATEBOOST_Msk
DECL|RADIO_INTENSET_RATEBOOST_Pos|macro|RADIO_INTENSET_RATEBOOST_Pos
DECL|RADIO_INTENSET_RATEBOOST_Set|macro|RADIO_INTENSET_RATEBOOST_Set
DECL|RADIO_INTENSET_READY_Disabled|macro|RADIO_INTENSET_READY_Disabled
DECL|RADIO_INTENSET_READY_Enabled|macro|RADIO_INTENSET_READY_Enabled
DECL|RADIO_INTENSET_READY_Msk|macro|RADIO_INTENSET_READY_Msk
DECL|RADIO_INTENSET_READY_Pos|macro|RADIO_INTENSET_READY_Pos
DECL|RADIO_INTENSET_READY_Set|macro|RADIO_INTENSET_READY_Set
DECL|RADIO_INTENSET_RSSIEND_Disabled|macro|RADIO_INTENSET_RSSIEND_Disabled
DECL|RADIO_INTENSET_RSSIEND_Enabled|macro|RADIO_INTENSET_RSSIEND_Enabled
DECL|RADIO_INTENSET_RSSIEND_Msk|macro|RADIO_INTENSET_RSSIEND_Msk
DECL|RADIO_INTENSET_RSSIEND_Pos|macro|RADIO_INTENSET_RSSIEND_Pos
DECL|RADIO_INTENSET_RSSIEND_Set|macro|RADIO_INTENSET_RSSIEND_Set
DECL|RADIO_INTENSET_RXREADY_Disabled|macro|RADIO_INTENSET_RXREADY_Disabled
DECL|RADIO_INTENSET_RXREADY_Enabled|macro|RADIO_INTENSET_RXREADY_Enabled
DECL|RADIO_INTENSET_RXREADY_Msk|macro|RADIO_INTENSET_RXREADY_Msk
DECL|RADIO_INTENSET_RXREADY_Pos|macro|RADIO_INTENSET_RXREADY_Pos
DECL|RADIO_INTENSET_RXREADY_Set|macro|RADIO_INTENSET_RXREADY_Set
DECL|RADIO_INTENSET_TXREADY_Disabled|macro|RADIO_INTENSET_TXREADY_Disabled
DECL|RADIO_INTENSET_TXREADY_Enabled|macro|RADIO_INTENSET_TXREADY_Enabled
DECL|RADIO_INTENSET_TXREADY_Msk|macro|RADIO_INTENSET_TXREADY_Msk
DECL|RADIO_INTENSET_TXREADY_Pos|macro|RADIO_INTENSET_TXREADY_Pos
DECL|RADIO_INTENSET_TXREADY_Set|macro|RADIO_INTENSET_TXREADY_Set
DECL|RADIO_MODECNF0_DTX_B0|macro|RADIO_MODECNF0_DTX_B0
DECL|RADIO_MODECNF0_DTX_B1|macro|RADIO_MODECNF0_DTX_B1
DECL|RADIO_MODECNF0_DTX_Center|macro|RADIO_MODECNF0_DTX_Center
DECL|RADIO_MODECNF0_DTX_Msk|macro|RADIO_MODECNF0_DTX_Msk
DECL|RADIO_MODECNF0_DTX_Pos|macro|RADIO_MODECNF0_DTX_Pos
DECL|RADIO_MODECNF0_RU_Default|macro|RADIO_MODECNF0_RU_Default
DECL|RADIO_MODECNF0_RU_Fast|macro|RADIO_MODECNF0_RU_Fast
DECL|RADIO_MODECNF0_RU_Msk|macro|RADIO_MODECNF0_RU_Msk
DECL|RADIO_MODECNF0_RU_Pos|macro|RADIO_MODECNF0_RU_Pos
DECL|RADIO_MODE_MODE_Ble_1Mbit|macro|RADIO_MODE_MODE_Ble_1Mbit
DECL|RADIO_MODE_MODE_Ble_2Mbit|macro|RADIO_MODE_MODE_Ble_2Mbit
DECL|RADIO_MODE_MODE_Ble_LR125Kbit|macro|RADIO_MODE_MODE_Ble_LR125Kbit
DECL|RADIO_MODE_MODE_Ble_LR500Kbit|macro|RADIO_MODE_MODE_Ble_LR500Kbit
DECL|RADIO_MODE_MODE_Ieee802154_250Kbit|macro|RADIO_MODE_MODE_Ieee802154_250Kbit
DECL|RADIO_MODE_MODE_Msk|macro|RADIO_MODE_MODE_Msk
DECL|RADIO_MODE_MODE_Nrf_1Mbit|macro|RADIO_MODE_MODE_Nrf_1Mbit
DECL|RADIO_MODE_MODE_Nrf_250Kbit|macro|RADIO_MODE_MODE_Nrf_250Kbit
DECL|RADIO_MODE_MODE_Nrf_2Mbit|macro|RADIO_MODE_MODE_Nrf_2Mbit
DECL|RADIO_MODE_MODE_Pos|macro|RADIO_MODE_MODE_Pos
DECL|RADIO_PACKETPTR_PACKETPTR_Msk|macro|RADIO_PACKETPTR_PACKETPTR_Msk
DECL|RADIO_PACKETPTR_PACKETPTR_Pos|macro|RADIO_PACKETPTR_PACKETPTR_Pos
DECL|RADIO_PCNF0_CILEN_Msk|macro|RADIO_PCNF0_CILEN_Msk
DECL|RADIO_PCNF0_CILEN_Pos|macro|RADIO_PCNF0_CILEN_Pos
DECL|RADIO_PCNF0_CRCINC_Exclude|macro|RADIO_PCNF0_CRCINC_Exclude
DECL|RADIO_PCNF0_CRCINC_Include|macro|RADIO_PCNF0_CRCINC_Include
DECL|RADIO_PCNF0_CRCINC_Msk|macro|RADIO_PCNF0_CRCINC_Msk
DECL|RADIO_PCNF0_CRCINC_Pos|macro|RADIO_PCNF0_CRCINC_Pos
DECL|RADIO_PCNF0_LFLEN_Msk|macro|RADIO_PCNF0_LFLEN_Msk
DECL|RADIO_PCNF0_LFLEN_Pos|macro|RADIO_PCNF0_LFLEN_Pos
DECL|RADIO_PCNF0_PLEN_16bit|macro|RADIO_PCNF0_PLEN_16bit
DECL|RADIO_PCNF0_PLEN_32bitZero|macro|RADIO_PCNF0_PLEN_32bitZero
DECL|RADIO_PCNF0_PLEN_8bit|macro|RADIO_PCNF0_PLEN_8bit
DECL|RADIO_PCNF0_PLEN_LongRange|macro|RADIO_PCNF0_PLEN_LongRange
DECL|RADIO_PCNF0_PLEN_Msk|macro|RADIO_PCNF0_PLEN_Msk
DECL|RADIO_PCNF0_PLEN_Pos|macro|RADIO_PCNF0_PLEN_Pos
DECL|RADIO_PCNF0_S0LEN_Msk|macro|RADIO_PCNF0_S0LEN_Msk
DECL|RADIO_PCNF0_S0LEN_Pos|macro|RADIO_PCNF0_S0LEN_Pos
DECL|RADIO_PCNF0_S1INCL_Automatic|macro|RADIO_PCNF0_S1INCL_Automatic
DECL|RADIO_PCNF0_S1INCL_Include|macro|RADIO_PCNF0_S1INCL_Include
DECL|RADIO_PCNF0_S1INCL_Msk|macro|RADIO_PCNF0_S1INCL_Msk
DECL|RADIO_PCNF0_S1INCL_Pos|macro|RADIO_PCNF0_S1INCL_Pos
DECL|RADIO_PCNF0_S1LEN_Msk|macro|RADIO_PCNF0_S1LEN_Msk
DECL|RADIO_PCNF0_S1LEN_Pos|macro|RADIO_PCNF0_S1LEN_Pos
DECL|RADIO_PCNF0_TERMLEN_Msk|macro|RADIO_PCNF0_TERMLEN_Msk
DECL|RADIO_PCNF0_TERMLEN_Pos|macro|RADIO_PCNF0_TERMLEN_Pos
DECL|RADIO_PCNF1_BALEN_Msk|macro|RADIO_PCNF1_BALEN_Msk
DECL|RADIO_PCNF1_BALEN_Pos|macro|RADIO_PCNF1_BALEN_Pos
DECL|RADIO_PCNF1_ENDIAN_Big|macro|RADIO_PCNF1_ENDIAN_Big
DECL|RADIO_PCNF1_ENDIAN_Little|macro|RADIO_PCNF1_ENDIAN_Little
DECL|RADIO_PCNF1_ENDIAN_Msk|macro|RADIO_PCNF1_ENDIAN_Msk
DECL|RADIO_PCNF1_ENDIAN_Pos|macro|RADIO_PCNF1_ENDIAN_Pos
DECL|RADIO_PCNF1_MAXLEN_Msk|macro|RADIO_PCNF1_MAXLEN_Msk
DECL|RADIO_PCNF1_MAXLEN_Pos|macro|RADIO_PCNF1_MAXLEN_Pos
DECL|RADIO_PCNF1_STATLEN_Msk|macro|RADIO_PCNF1_STATLEN_Msk
DECL|RADIO_PCNF1_STATLEN_Pos|macro|RADIO_PCNF1_STATLEN_Pos
DECL|RADIO_PCNF1_WHITEEN_Disabled|macro|RADIO_PCNF1_WHITEEN_Disabled
DECL|RADIO_PCNF1_WHITEEN_Enabled|macro|RADIO_PCNF1_WHITEEN_Enabled
DECL|RADIO_PCNF1_WHITEEN_Msk|macro|RADIO_PCNF1_WHITEEN_Msk
DECL|RADIO_PCNF1_WHITEEN_Pos|macro|RADIO_PCNF1_WHITEEN_Pos
DECL|RADIO_POWER_POWER_Disabled|macro|RADIO_POWER_POWER_Disabled
DECL|RADIO_POWER_POWER_Enabled|macro|RADIO_POWER_POWER_Enabled
DECL|RADIO_POWER_POWER_Msk|macro|RADIO_POWER_POWER_Msk
DECL|RADIO_POWER_POWER_Pos|macro|RADIO_POWER_POWER_Pos
DECL|RADIO_PREFIX0_AP0_Msk|macro|RADIO_PREFIX0_AP0_Msk
DECL|RADIO_PREFIX0_AP0_Pos|macro|RADIO_PREFIX0_AP0_Pos
DECL|RADIO_PREFIX0_AP1_Msk|macro|RADIO_PREFIX0_AP1_Msk
DECL|RADIO_PREFIX0_AP1_Pos|macro|RADIO_PREFIX0_AP1_Pos
DECL|RADIO_PREFIX0_AP2_Msk|macro|RADIO_PREFIX0_AP2_Msk
DECL|RADIO_PREFIX0_AP2_Pos|macro|RADIO_PREFIX0_AP2_Pos
DECL|RADIO_PREFIX0_AP3_Msk|macro|RADIO_PREFIX0_AP3_Msk
DECL|RADIO_PREFIX0_AP3_Pos|macro|RADIO_PREFIX0_AP3_Pos
DECL|RADIO_PREFIX1_AP4_Msk|macro|RADIO_PREFIX1_AP4_Msk
DECL|RADIO_PREFIX1_AP4_Pos|macro|RADIO_PREFIX1_AP4_Pos
DECL|RADIO_PREFIX1_AP5_Msk|macro|RADIO_PREFIX1_AP5_Msk
DECL|RADIO_PREFIX1_AP5_Pos|macro|RADIO_PREFIX1_AP5_Pos
DECL|RADIO_PREFIX1_AP6_Msk|macro|RADIO_PREFIX1_AP6_Msk
DECL|RADIO_PREFIX1_AP6_Pos|macro|RADIO_PREFIX1_AP6_Pos
DECL|RADIO_PREFIX1_AP7_Msk|macro|RADIO_PREFIX1_AP7_Msk
DECL|RADIO_PREFIX1_AP7_Pos|macro|RADIO_PREFIX1_AP7_Pos
DECL|RADIO_RSSISAMPLE_RSSISAMPLE_Msk|macro|RADIO_RSSISAMPLE_RSSISAMPLE_Msk
DECL|RADIO_RSSISAMPLE_RSSISAMPLE_Pos|macro|RADIO_RSSISAMPLE_RSSISAMPLE_Pos
DECL|RADIO_RXADDRESSES_ADDR0_Disabled|macro|RADIO_RXADDRESSES_ADDR0_Disabled
DECL|RADIO_RXADDRESSES_ADDR0_Enabled|macro|RADIO_RXADDRESSES_ADDR0_Enabled
DECL|RADIO_RXADDRESSES_ADDR0_Msk|macro|RADIO_RXADDRESSES_ADDR0_Msk
DECL|RADIO_RXADDRESSES_ADDR0_Pos|macro|RADIO_RXADDRESSES_ADDR0_Pos
DECL|RADIO_RXADDRESSES_ADDR1_Disabled|macro|RADIO_RXADDRESSES_ADDR1_Disabled
DECL|RADIO_RXADDRESSES_ADDR1_Enabled|macro|RADIO_RXADDRESSES_ADDR1_Enabled
DECL|RADIO_RXADDRESSES_ADDR1_Msk|macro|RADIO_RXADDRESSES_ADDR1_Msk
DECL|RADIO_RXADDRESSES_ADDR1_Pos|macro|RADIO_RXADDRESSES_ADDR1_Pos
DECL|RADIO_RXADDRESSES_ADDR2_Disabled|macro|RADIO_RXADDRESSES_ADDR2_Disabled
DECL|RADIO_RXADDRESSES_ADDR2_Enabled|macro|RADIO_RXADDRESSES_ADDR2_Enabled
DECL|RADIO_RXADDRESSES_ADDR2_Msk|macro|RADIO_RXADDRESSES_ADDR2_Msk
DECL|RADIO_RXADDRESSES_ADDR2_Pos|macro|RADIO_RXADDRESSES_ADDR2_Pos
DECL|RADIO_RXADDRESSES_ADDR3_Disabled|macro|RADIO_RXADDRESSES_ADDR3_Disabled
DECL|RADIO_RXADDRESSES_ADDR3_Enabled|macro|RADIO_RXADDRESSES_ADDR3_Enabled
DECL|RADIO_RXADDRESSES_ADDR3_Msk|macro|RADIO_RXADDRESSES_ADDR3_Msk
DECL|RADIO_RXADDRESSES_ADDR3_Pos|macro|RADIO_RXADDRESSES_ADDR3_Pos
DECL|RADIO_RXADDRESSES_ADDR4_Disabled|macro|RADIO_RXADDRESSES_ADDR4_Disabled
DECL|RADIO_RXADDRESSES_ADDR4_Enabled|macro|RADIO_RXADDRESSES_ADDR4_Enabled
DECL|RADIO_RXADDRESSES_ADDR4_Msk|macro|RADIO_RXADDRESSES_ADDR4_Msk
DECL|RADIO_RXADDRESSES_ADDR4_Pos|macro|RADIO_RXADDRESSES_ADDR4_Pos
DECL|RADIO_RXADDRESSES_ADDR5_Disabled|macro|RADIO_RXADDRESSES_ADDR5_Disabled
DECL|RADIO_RXADDRESSES_ADDR5_Enabled|macro|RADIO_RXADDRESSES_ADDR5_Enabled
DECL|RADIO_RXADDRESSES_ADDR5_Msk|macro|RADIO_RXADDRESSES_ADDR5_Msk
DECL|RADIO_RXADDRESSES_ADDR5_Pos|macro|RADIO_RXADDRESSES_ADDR5_Pos
DECL|RADIO_RXADDRESSES_ADDR6_Disabled|macro|RADIO_RXADDRESSES_ADDR6_Disabled
DECL|RADIO_RXADDRESSES_ADDR6_Enabled|macro|RADIO_RXADDRESSES_ADDR6_Enabled
DECL|RADIO_RXADDRESSES_ADDR6_Msk|macro|RADIO_RXADDRESSES_ADDR6_Msk
DECL|RADIO_RXADDRESSES_ADDR6_Pos|macro|RADIO_RXADDRESSES_ADDR6_Pos
DECL|RADIO_RXADDRESSES_ADDR7_Disabled|macro|RADIO_RXADDRESSES_ADDR7_Disabled
DECL|RADIO_RXADDRESSES_ADDR7_Enabled|macro|RADIO_RXADDRESSES_ADDR7_Enabled
DECL|RADIO_RXADDRESSES_ADDR7_Msk|macro|RADIO_RXADDRESSES_ADDR7_Msk
DECL|RADIO_RXADDRESSES_ADDR7_Pos|macro|RADIO_RXADDRESSES_ADDR7_Pos
DECL|RADIO_RXCRC_RXCRC_Msk|macro|RADIO_RXCRC_RXCRC_Msk
DECL|RADIO_RXCRC_RXCRC_Pos|macro|RADIO_RXCRC_RXCRC_Pos
DECL|RADIO_RXMATCH_RXMATCH_Msk|macro|RADIO_RXMATCH_RXMATCH_Msk
DECL|RADIO_RXMATCH_RXMATCH_Pos|macro|RADIO_RXMATCH_RXMATCH_Pos
DECL|RADIO_SFD_SFD_Msk|macro|RADIO_SFD_SFD_Msk
DECL|RADIO_SFD_SFD_Pos|macro|RADIO_SFD_SFD_Pos
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Disabled|macro|RADIO_SHORTS_ADDRESS_BCSTART_Disabled
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Enabled|macro|RADIO_SHORTS_ADDRESS_BCSTART_Enabled
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Msk|macro|RADIO_SHORTS_ADDRESS_BCSTART_Msk
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Pos|macro|RADIO_SHORTS_ADDRESS_BCSTART_Pos
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Disabled|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Disabled
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Enabled|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Enabled
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Msk|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Msk
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Pos|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Pos
DECL|RADIO_SHORTS_CCABUSY_DISABLE_Disabled|macro|RADIO_SHORTS_CCABUSY_DISABLE_Disabled
DECL|RADIO_SHORTS_CCABUSY_DISABLE_Enabled|macro|RADIO_SHORTS_CCABUSY_DISABLE_Enabled
DECL|RADIO_SHORTS_CCABUSY_DISABLE_Msk|macro|RADIO_SHORTS_CCABUSY_DISABLE_Msk
DECL|RADIO_SHORTS_CCABUSY_DISABLE_Pos|macro|RADIO_SHORTS_CCABUSY_DISABLE_Pos
DECL|RADIO_SHORTS_CCAIDLE_STOP_Disabled|macro|RADIO_SHORTS_CCAIDLE_STOP_Disabled
DECL|RADIO_SHORTS_CCAIDLE_STOP_Enabled|macro|RADIO_SHORTS_CCAIDLE_STOP_Enabled
DECL|RADIO_SHORTS_CCAIDLE_STOP_Msk|macro|RADIO_SHORTS_CCAIDLE_STOP_Msk
DECL|RADIO_SHORTS_CCAIDLE_STOP_Pos|macro|RADIO_SHORTS_CCAIDLE_STOP_Pos
DECL|RADIO_SHORTS_CCAIDLE_TXEN_Disabled|macro|RADIO_SHORTS_CCAIDLE_TXEN_Disabled
DECL|RADIO_SHORTS_CCAIDLE_TXEN_Enabled|macro|RADIO_SHORTS_CCAIDLE_TXEN_Enabled
DECL|RADIO_SHORTS_CCAIDLE_TXEN_Msk|macro|RADIO_SHORTS_CCAIDLE_TXEN_Msk
DECL|RADIO_SHORTS_CCAIDLE_TXEN_Pos|macro|RADIO_SHORTS_CCAIDLE_TXEN_Pos
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Disabled|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Disabled
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Enabled|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Enabled
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Msk|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Msk
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Pos|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Pos
DECL|RADIO_SHORTS_DISABLED_RXEN_Disabled|macro|RADIO_SHORTS_DISABLED_RXEN_Disabled
DECL|RADIO_SHORTS_DISABLED_RXEN_Enabled|macro|RADIO_SHORTS_DISABLED_RXEN_Enabled
DECL|RADIO_SHORTS_DISABLED_RXEN_Msk|macro|RADIO_SHORTS_DISABLED_RXEN_Msk
DECL|RADIO_SHORTS_DISABLED_RXEN_Pos|macro|RADIO_SHORTS_DISABLED_RXEN_Pos
DECL|RADIO_SHORTS_DISABLED_TXEN_Disabled|macro|RADIO_SHORTS_DISABLED_TXEN_Disabled
DECL|RADIO_SHORTS_DISABLED_TXEN_Enabled|macro|RADIO_SHORTS_DISABLED_TXEN_Enabled
DECL|RADIO_SHORTS_DISABLED_TXEN_Msk|macro|RADIO_SHORTS_DISABLED_TXEN_Msk
DECL|RADIO_SHORTS_DISABLED_TXEN_Pos|macro|RADIO_SHORTS_DISABLED_TXEN_Pos
DECL|RADIO_SHORTS_EDEND_DISABLE_Disabled|macro|RADIO_SHORTS_EDEND_DISABLE_Disabled
DECL|RADIO_SHORTS_EDEND_DISABLE_Enabled|macro|RADIO_SHORTS_EDEND_DISABLE_Enabled
DECL|RADIO_SHORTS_EDEND_DISABLE_Msk|macro|RADIO_SHORTS_EDEND_DISABLE_Msk
DECL|RADIO_SHORTS_EDEND_DISABLE_Pos|macro|RADIO_SHORTS_EDEND_DISABLE_Pos
DECL|RADIO_SHORTS_END_DISABLE_Disabled|macro|RADIO_SHORTS_END_DISABLE_Disabled
DECL|RADIO_SHORTS_END_DISABLE_Enabled|macro|RADIO_SHORTS_END_DISABLE_Enabled
DECL|RADIO_SHORTS_END_DISABLE_Msk|macro|RADIO_SHORTS_END_DISABLE_Msk
DECL|RADIO_SHORTS_END_DISABLE_Pos|macro|RADIO_SHORTS_END_DISABLE_Pos
DECL|RADIO_SHORTS_END_START_Disabled|macro|RADIO_SHORTS_END_START_Disabled
DECL|RADIO_SHORTS_END_START_Enabled|macro|RADIO_SHORTS_END_START_Enabled
DECL|RADIO_SHORTS_END_START_Msk|macro|RADIO_SHORTS_END_START_Msk
DECL|RADIO_SHORTS_END_START_Pos|macro|RADIO_SHORTS_END_START_Pos
DECL|RADIO_SHORTS_FRAMESTART_BCSTART_Disabled|macro|RADIO_SHORTS_FRAMESTART_BCSTART_Disabled
DECL|RADIO_SHORTS_FRAMESTART_BCSTART_Enabled|macro|RADIO_SHORTS_FRAMESTART_BCSTART_Enabled
DECL|RADIO_SHORTS_FRAMESTART_BCSTART_Msk|macro|RADIO_SHORTS_FRAMESTART_BCSTART_Msk
DECL|RADIO_SHORTS_FRAMESTART_BCSTART_Pos|macro|RADIO_SHORTS_FRAMESTART_BCSTART_Pos
DECL|RADIO_SHORTS_READY_EDSTART_Disabled|macro|RADIO_SHORTS_READY_EDSTART_Disabled
DECL|RADIO_SHORTS_READY_EDSTART_Enabled|macro|RADIO_SHORTS_READY_EDSTART_Enabled
DECL|RADIO_SHORTS_READY_EDSTART_Msk|macro|RADIO_SHORTS_READY_EDSTART_Msk
DECL|RADIO_SHORTS_READY_EDSTART_Pos|macro|RADIO_SHORTS_READY_EDSTART_Pos
DECL|RADIO_SHORTS_READY_START_Disabled|macro|RADIO_SHORTS_READY_START_Disabled
DECL|RADIO_SHORTS_READY_START_Enabled|macro|RADIO_SHORTS_READY_START_Enabled
DECL|RADIO_SHORTS_READY_START_Msk|macro|RADIO_SHORTS_READY_START_Msk
DECL|RADIO_SHORTS_READY_START_Pos|macro|RADIO_SHORTS_READY_START_Pos
DECL|RADIO_SHORTS_RXREADY_CCASTART_Disabled|macro|RADIO_SHORTS_RXREADY_CCASTART_Disabled
DECL|RADIO_SHORTS_RXREADY_CCASTART_Enabled|macro|RADIO_SHORTS_RXREADY_CCASTART_Enabled
DECL|RADIO_SHORTS_RXREADY_CCASTART_Msk|macro|RADIO_SHORTS_RXREADY_CCASTART_Msk
DECL|RADIO_SHORTS_RXREADY_CCASTART_Pos|macro|RADIO_SHORTS_RXREADY_CCASTART_Pos
DECL|RADIO_SHORTS_RXREADY_START_Disabled|macro|RADIO_SHORTS_RXREADY_START_Disabled
DECL|RADIO_SHORTS_RXREADY_START_Enabled|macro|RADIO_SHORTS_RXREADY_START_Enabled
DECL|RADIO_SHORTS_RXREADY_START_Msk|macro|RADIO_SHORTS_RXREADY_START_Msk
DECL|RADIO_SHORTS_RXREADY_START_Pos|macro|RADIO_SHORTS_RXREADY_START_Pos
DECL|RADIO_SHORTS_TXREADY_START_Disabled|macro|RADIO_SHORTS_TXREADY_START_Disabled
DECL|RADIO_SHORTS_TXREADY_START_Enabled|macro|RADIO_SHORTS_TXREADY_START_Enabled
DECL|RADIO_SHORTS_TXREADY_START_Msk|macro|RADIO_SHORTS_TXREADY_START_Msk
DECL|RADIO_SHORTS_TXREADY_START_Pos|macro|RADIO_SHORTS_TXREADY_START_Pos
DECL|RADIO_STATE_STATE_Disabled|macro|RADIO_STATE_STATE_Disabled
DECL|RADIO_STATE_STATE_Msk|macro|RADIO_STATE_STATE_Msk
DECL|RADIO_STATE_STATE_Pos|macro|RADIO_STATE_STATE_Pos
DECL|RADIO_STATE_STATE_RxDisable|macro|RADIO_STATE_STATE_RxDisable
DECL|RADIO_STATE_STATE_RxIdle|macro|RADIO_STATE_STATE_RxIdle
DECL|RADIO_STATE_STATE_RxRu|macro|RADIO_STATE_STATE_RxRu
DECL|RADIO_STATE_STATE_Rx|macro|RADIO_STATE_STATE_Rx
DECL|RADIO_STATE_STATE_TxDisable|macro|RADIO_STATE_STATE_TxDisable
DECL|RADIO_STATE_STATE_TxIdle|macro|RADIO_STATE_STATE_TxIdle
DECL|RADIO_STATE_STATE_TxRu|macro|RADIO_STATE_STATE_TxRu
DECL|RADIO_STATE_STATE_Tx|macro|RADIO_STATE_STATE_Tx
DECL|RADIO_TIFS_TIFS_Msk|macro|RADIO_TIFS_TIFS_Msk
DECL|RADIO_TIFS_TIFS_Pos|macro|RADIO_TIFS_TIFS_Pos
DECL|RADIO_TXADDRESS_TXADDRESS_Msk|macro|RADIO_TXADDRESS_TXADDRESS_Msk
DECL|RADIO_TXADDRESS_TXADDRESS_Pos|macro|RADIO_TXADDRESS_TXADDRESS_Pos
DECL|RADIO_TXPOWER_TXPOWER_0dBm|macro|RADIO_TXPOWER_TXPOWER_0dBm
DECL|RADIO_TXPOWER_TXPOWER_Msk|macro|RADIO_TXPOWER_TXPOWER_Msk
DECL|RADIO_TXPOWER_TXPOWER_Neg12dBm|macro|RADIO_TXPOWER_TXPOWER_Neg12dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg16dBm|macro|RADIO_TXPOWER_TXPOWER_Neg16dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg20dBm|macro|RADIO_TXPOWER_TXPOWER_Neg20dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg30dBm|macro|RADIO_TXPOWER_TXPOWER_Neg30dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg40dBm|macro|RADIO_TXPOWER_TXPOWER_Neg40dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg4dBm|macro|RADIO_TXPOWER_TXPOWER_Neg4dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg8dBm|macro|RADIO_TXPOWER_TXPOWER_Neg8dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos2dBm|macro|RADIO_TXPOWER_TXPOWER_Pos2dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos3dBm|macro|RADIO_TXPOWER_TXPOWER_Pos3dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos4dBm|macro|RADIO_TXPOWER_TXPOWER_Pos4dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos5dBm|macro|RADIO_TXPOWER_TXPOWER_Pos5dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos6dBm|macro|RADIO_TXPOWER_TXPOWER_Pos6dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos7dBm|macro|RADIO_TXPOWER_TXPOWER_Pos7dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos8dBm|macro|RADIO_TXPOWER_TXPOWER_Pos8dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos9dBm|macro|RADIO_TXPOWER_TXPOWER_Pos9dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos|macro|RADIO_TXPOWER_TXPOWER_Pos
DECL|RNG_CONFIG_DERCEN_Disabled|macro|RNG_CONFIG_DERCEN_Disabled
DECL|RNG_CONFIG_DERCEN_Enabled|macro|RNG_CONFIG_DERCEN_Enabled
DECL|RNG_CONFIG_DERCEN_Msk|macro|RNG_CONFIG_DERCEN_Msk
DECL|RNG_CONFIG_DERCEN_Pos|macro|RNG_CONFIG_DERCEN_Pos
DECL|RNG_INTENCLR_VALRDY_Clear|macro|RNG_INTENCLR_VALRDY_Clear
DECL|RNG_INTENCLR_VALRDY_Disabled|macro|RNG_INTENCLR_VALRDY_Disabled
DECL|RNG_INTENCLR_VALRDY_Enabled|macro|RNG_INTENCLR_VALRDY_Enabled
DECL|RNG_INTENCLR_VALRDY_Msk|macro|RNG_INTENCLR_VALRDY_Msk
DECL|RNG_INTENCLR_VALRDY_Pos|macro|RNG_INTENCLR_VALRDY_Pos
DECL|RNG_INTENSET_VALRDY_Disabled|macro|RNG_INTENSET_VALRDY_Disabled
DECL|RNG_INTENSET_VALRDY_Enabled|macro|RNG_INTENSET_VALRDY_Enabled
DECL|RNG_INTENSET_VALRDY_Msk|macro|RNG_INTENSET_VALRDY_Msk
DECL|RNG_INTENSET_VALRDY_Pos|macro|RNG_INTENSET_VALRDY_Pos
DECL|RNG_INTENSET_VALRDY_Set|macro|RNG_INTENSET_VALRDY_Set
DECL|RNG_SHORTS_VALRDY_STOP_Disabled|macro|RNG_SHORTS_VALRDY_STOP_Disabled
DECL|RNG_SHORTS_VALRDY_STOP_Enabled|macro|RNG_SHORTS_VALRDY_STOP_Enabled
DECL|RNG_SHORTS_VALRDY_STOP_Msk|macro|RNG_SHORTS_VALRDY_STOP_Msk
DECL|RNG_SHORTS_VALRDY_STOP_Pos|macro|RNG_SHORTS_VALRDY_STOP_Pos
DECL|RNG_VALUE_VALUE_Msk|macro|RNG_VALUE_VALUE_Msk
DECL|RNG_VALUE_VALUE_Pos|macro|RNG_VALUE_VALUE_Pos
DECL|RTC_CC_COMPARE_Msk|macro|RTC_CC_COMPARE_Msk
DECL|RTC_CC_COMPARE_Pos|macro|RTC_CC_COMPARE_Pos
DECL|RTC_COUNTER_COUNTER_Msk|macro|RTC_COUNTER_COUNTER_Msk
DECL|RTC_COUNTER_COUNTER_Pos|macro|RTC_COUNTER_COUNTER_Pos
DECL|RTC_EVTENCLR_COMPARE0_Clear|macro|RTC_EVTENCLR_COMPARE0_Clear
DECL|RTC_EVTENCLR_COMPARE0_Disabled|macro|RTC_EVTENCLR_COMPARE0_Disabled
DECL|RTC_EVTENCLR_COMPARE0_Enabled|macro|RTC_EVTENCLR_COMPARE0_Enabled
DECL|RTC_EVTENCLR_COMPARE0_Msk|macro|RTC_EVTENCLR_COMPARE0_Msk
DECL|RTC_EVTENCLR_COMPARE0_Pos|macro|RTC_EVTENCLR_COMPARE0_Pos
DECL|RTC_EVTENCLR_COMPARE1_Clear|macro|RTC_EVTENCLR_COMPARE1_Clear
DECL|RTC_EVTENCLR_COMPARE1_Disabled|macro|RTC_EVTENCLR_COMPARE1_Disabled
DECL|RTC_EVTENCLR_COMPARE1_Enabled|macro|RTC_EVTENCLR_COMPARE1_Enabled
DECL|RTC_EVTENCLR_COMPARE1_Msk|macro|RTC_EVTENCLR_COMPARE1_Msk
DECL|RTC_EVTENCLR_COMPARE1_Pos|macro|RTC_EVTENCLR_COMPARE1_Pos
DECL|RTC_EVTENCLR_COMPARE2_Clear|macro|RTC_EVTENCLR_COMPARE2_Clear
DECL|RTC_EVTENCLR_COMPARE2_Disabled|macro|RTC_EVTENCLR_COMPARE2_Disabled
DECL|RTC_EVTENCLR_COMPARE2_Enabled|macro|RTC_EVTENCLR_COMPARE2_Enabled
DECL|RTC_EVTENCLR_COMPARE2_Msk|macro|RTC_EVTENCLR_COMPARE2_Msk
DECL|RTC_EVTENCLR_COMPARE2_Pos|macro|RTC_EVTENCLR_COMPARE2_Pos
DECL|RTC_EVTENCLR_COMPARE3_Clear|macro|RTC_EVTENCLR_COMPARE3_Clear
DECL|RTC_EVTENCLR_COMPARE3_Disabled|macro|RTC_EVTENCLR_COMPARE3_Disabled
DECL|RTC_EVTENCLR_COMPARE3_Enabled|macro|RTC_EVTENCLR_COMPARE3_Enabled
DECL|RTC_EVTENCLR_COMPARE3_Msk|macro|RTC_EVTENCLR_COMPARE3_Msk
DECL|RTC_EVTENCLR_COMPARE3_Pos|macro|RTC_EVTENCLR_COMPARE3_Pos
DECL|RTC_EVTENCLR_OVRFLW_Clear|macro|RTC_EVTENCLR_OVRFLW_Clear
DECL|RTC_EVTENCLR_OVRFLW_Disabled|macro|RTC_EVTENCLR_OVRFLW_Disabled
DECL|RTC_EVTENCLR_OVRFLW_Enabled|macro|RTC_EVTENCLR_OVRFLW_Enabled
DECL|RTC_EVTENCLR_OVRFLW_Msk|macro|RTC_EVTENCLR_OVRFLW_Msk
DECL|RTC_EVTENCLR_OVRFLW_Pos|macro|RTC_EVTENCLR_OVRFLW_Pos
DECL|RTC_EVTENCLR_TICK_Clear|macro|RTC_EVTENCLR_TICK_Clear
DECL|RTC_EVTENCLR_TICK_Disabled|macro|RTC_EVTENCLR_TICK_Disabled
DECL|RTC_EVTENCLR_TICK_Enabled|macro|RTC_EVTENCLR_TICK_Enabled
DECL|RTC_EVTENCLR_TICK_Msk|macro|RTC_EVTENCLR_TICK_Msk
DECL|RTC_EVTENCLR_TICK_Pos|macro|RTC_EVTENCLR_TICK_Pos
DECL|RTC_EVTENSET_COMPARE0_Disabled|macro|RTC_EVTENSET_COMPARE0_Disabled
DECL|RTC_EVTENSET_COMPARE0_Enabled|macro|RTC_EVTENSET_COMPARE0_Enabled
DECL|RTC_EVTENSET_COMPARE0_Msk|macro|RTC_EVTENSET_COMPARE0_Msk
DECL|RTC_EVTENSET_COMPARE0_Pos|macro|RTC_EVTENSET_COMPARE0_Pos
DECL|RTC_EVTENSET_COMPARE0_Set|macro|RTC_EVTENSET_COMPARE0_Set
DECL|RTC_EVTENSET_COMPARE1_Disabled|macro|RTC_EVTENSET_COMPARE1_Disabled
DECL|RTC_EVTENSET_COMPARE1_Enabled|macro|RTC_EVTENSET_COMPARE1_Enabled
DECL|RTC_EVTENSET_COMPARE1_Msk|macro|RTC_EVTENSET_COMPARE1_Msk
DECL|RTC_EVTENSET_COMPARE1_Pos|macro|RTC_EVTENSET_COMPARE1_Pos
DECL|RTC_EVTENSET_COMPARE1_Set|macro|RTC_EVTENSET_COMPARE1_Set
DECL|RTC_EVTENSET_COMPARE2_Disabled|macro|RTC_EVTENSET_COMPARE2_Disabled
DECL|RTC_EVTENSET_COMPARE2_Enabled|macro|RTC_EVTENSET_COMPARE2_Enabled
DECL|RTC_EVTENSET_COMPARE2_Msk|macro|RTC_EVTENSET_COMPARE2_Msk
DECL|RTC_EVTENSET_COMPARE2_Pos|macro|RTC_EVTENSET_COMPARE2_Pos
DECL|RTC_EVTENSET_COMPARE2_Set|macro|RTC_EVTENSET_COMPARE2_Set
DECL|RTC_EVTENSET_COMPARE3_Disabled|macro|RTC_EVTENSET_COMPARE3_Disabled
DECL|RTC_EVTENSET_COMPARE3_Enabled|macro|RTC_EVTENSET_COMPARE3_Enabled
DECL|RTC_EVTENSET_COMPARE3_Msk|macro|RTC_EVTENSET_COMPARE3_Msk
DECL|RTC_EVTENSET_COMPARE3_Pos|macro|RTC_EVTENSET_COMPARE3_Pos
DECL|RTC_EVTENSET_COMPARE3_Set|macro|RTC_EVTENSET_COMPARE3_Set
DECL|RTC_EVTENSET_OVRFLW_Disabled|macro|RTC_EVTENSET_OVRFLW_Disabled
DECL|RTC_EVTENSET_OVRFLW_Enabled|macro|RTC_EVTENSET_OVRFLW_Enabled
DECL|RTC_EVTENSET_OVRFLW_Msk|macro|RTC_EVTENSET_OVRFLW_Msk
DECL|RTC_EVTENSET_OVRFLW_Pos|macro|RTC_EVTENSET_OVRFLW_Pos
DECL|RTC_EVTENSET_OVRFLW_Set|macro|RTC_EVTENSET_OVRFLW_Set
DECL|RTC_EVTENSET_TICK_Disabled|macro|RTC_EVTENSET_TICK_Disabled
DECL|RTC_EVTENSET_TICK_Enabled|macro|RTC_EVTENSET_TICK_Enabled
DECL|RTC_EVTENSET_TICK_Msk|macro|RTC_EVTENSET_TICK_Msk
DECL|RTC_EVTENSET_TICK_Pos|macro|RTC_EVTENSET_TICK_Pos
DECL|RTC_EVTENSET_TICK_Set|macro|RTC_EVTENSET_TICK_Set
DECL|RTC_EVTEN_COMPARE0_Disabled|macro|RTC_EVTEN_COMPARE0_Disabled
DECL|RTC_EVTEN_COMPARE0_Enabled|macro|RTC_EVTEN_COMPARE0_Enabled
DECL|RTC_EVTEN_COMPARE0_Msk|macro|RTC_EVTEN_COMPARE0_Msk
DECL|RTC_EVTEN_COMPARE0_Pos|macro|RTC_EVTEN_COMPARE0_Pos
DECL|RTC_EVTEN_COMPARE1_Disabled|macro|RTC_EVTEN_COMPARE1_Disabled
DECL|RTC_EVTEN_COMPARE1_Enabled|macro|RTC_EVTEN_COMPARE1_Enabled
DECL|RTC_EVTEN_COMPARE1_Msk|macro|RTC_EVTEN_COMPARE1_Msk
DECL|RTC_EVTEN_COMPARE1_Pos|macro|RTC_EVTEN_COMPARE1_Pos
DECL|RTC_EVTEN_COMPARE2_Disabled|macro|RTC_EVTEN_COMPARE2_Disabled
DECL|RTC_EVTEN_COMPARE2_Enabled|macro|RTC_EVTEN_COMPARE2_Enabled
DECL|RTC_EVTEN_COMPARE2_Msk|macro|RTC_EVTEN_COMPARE2_Msk
DECL|RTC_EVTEN_COMPARE2_Pos|macro|RTC_EVTEN_COMPARE2_Pos
DECL|RTC_EVTEN_COMPARE3_Disabled|macro|RTC_EVTEN_COMPARE3_Disabled
DECL|RTC_EVTEN_COMPARE3_Enabled|macro|RTC_EVTEN_COMPARE3_Enabled
DECL|RTC_EVTEN_COMPARE3_Msk|macro|RTC_EVTEN_COMPARE3_Msk
DECL|RTC_EVTEN_COMPARE3_Pos|macro|RTC_EVTEN_COMPARE3_Pos
DECL|RTC_EVTEN_OVRFLW_Disabled|macro|RTC_EVTEN_OVRFLW_Disabled
DECL|RTC_EVTEN_OVRFLW_Enabled|macro|RTC_EVTEN_OVRFLW_Enabled
DECL|RTC_EVTEN_OVRFLW_Msk|macro|RTC_EVTEN_OVRFLW_Msk
DECL|RTC_EVTEN_OVRFLW_Pos|macro|RTC_EVTEN_OVRFLW_Pos
DECL|RTC_EVTEN_TICK_Disabled|macro|RTC_EVTEN_TICK_Disabled
DECL|RTC_EVTEN_TICK_Enabled|macro|RTC_EVTEN_TICK_Enabled
DECL|RTC_EVTEN_TICK_Msk|macro|RTC_EVTEN_TICK_Msk
DECL|RTC_EVTEN_TICK_Pos|macro|RTC_EVTEN_TICK_Pos
DECL|RTC_INTENCLR_COMPARE0_Clear|macro|RTC_INTENCLR_COMPARE0_Clear
DECL|RTC_INTENCLR_COMPARE0_Disabled|macro|RTC_INTENCLR_COMPARE0_Disabled
DECL|RTC_INTENCLR_COMPARE0_Enabled|macro|RTC_INTENCLR_COMPARE0_Enabled
DECL|RTC_INTENCLR_COMPARE0_Msk|macro|RTC_INTENCLR_COMPARE0_Msk
DECL|RTC_INTENCLR_COMPARE0_Pos|macro|RTC_INTENCLR_COMPARE0_Pos
DECL|RTC_INTENCLR_COMPARE1_Clear|macro|RTC_INTENCLR_COMPARE1_Clear
DECL|RTC_INTENCLR_COMPARE1_Disabled|macro|RTC_INTENCLR_COMPARE1_Disabled
DECL|RTC_INTENCLR_COMPARE1_Enabled|macro|RTC_INTENCLR_COMPARE1_Enabled
DECL|RTC_INTENCLR_COMPARE1_Msk|macro|RTC_INTENCLR_COMPARE1_Msk
DECL|RTC_INTENCLR_COMPARE1_Pos|macro|RTC_INTENCLR_COMPARE1_Pos
DECL|RTC_INTENCLR_COMPARE2_Clear|macro|RTC_INTENCLR_COMPARE2_Clear
DECL|RTC_INTENCLR_COMPARE2_Disabled|macro|RTC_INTENCLR_COMPARE2_Disabled
DECL|RTC_INTENCLR_COMPARE2_Enabled|macro|RTC_INTENCLR_COMPARE2_Enabled
DECL|RTC_INTENCLR_COMPARE2_Msk|macro|RTC_INTENCLR_COMPARE2_Msk
DECL|RTC_INTENCLR_COMPARE2_Pos|macro|RTC_INTENCLR_COMPARE2_Pos
DECL|RTC_INTENCLR_COMPARE3_Clear|macro|RTC_INTENCLR_COMPARE3_Clear
DECL|RTC_INTENCLR_COMPARE3_Disabled|macro|RTC_INTENCLR_COMPARE3_Disabled
DECL|RTC_INTENCLR_COMPARE3_Enabled|macro|RTC_INTENCLR_COMPARE3_Enabled
DECL|RTC_INTENCLR_COMPARE3_Msk|macro|RTC_INTENCLR_COMPARE3_Msk
DECL|RTC_INTENCLR_COMPARE3_Pos|macro|RTC_INTENCLR_COMPARE3_Pos
DECL|RTC_INTENCLR_OVRFLW_Clear|macro|RTC_INTENCLR_OVRFLW_Clear
DECL|RTC_INTENCLR_OVRFLW_Disabled|macro|RTC_INTENCLR_OVRFLW_Disabled
DECL|RTC_INTENCLR_OVRFLW_Enabled|macro|RTC_INTENCLR_OVRFLW_Enabled
DECL|RTC_INTENCLR_OVRFLW_Msk|macro|RTC_INTENCLR_OVRFLW_Msk
DECL|RTC_INTENCLR_OVRFLW_Pos|macro|RTC_INTENCLR_OVRFLW_Pos
DECL|RTC_INTENCLR_TICK_Clear|macro|RTC_INTENCLR_TICK_Clear
DECL|RTC_INTENCLR_TICK_Disabled|macro|RTC_INTENCLR_TICK_Disabled
DECL|RTC_INTENCLR_TICK_Enabled|macro|RTC_INTENCLR_TICK_Enabled
DECL|RTC_INTENCLR_TICK_Msk|macro|RTC_INTENCLR_TICK_Msk
DECL|RTC_INTENCLR_TICK_Pos|macro|RTC_INTENCLR_TICK_Pos
DECL|RTC_INTENSET_COMPARE0_Disabled|macro|RTC_INTENSET_COMPARE0_Disabled
DECL|RTC_INTENSET_COMPARE0_Enabled|macro|RTC_INTENSET_COMPARE0_Enabled
DECL|RTC_INTENSET_COMPARE0_Msk|macro|RTC_INTENSET_COMPARE0_Msk
DECL|RTC_INTENSET_COMPARE0_Pos|macro|RTC_INTENSET_COMPARE0_Pos
DECL|RTC_INTENSET_COMPARE0_Set|macro|RTC_INTENSET_COMPARE0_Set
DECL|RTC_INTENSET_COMPARE1_Disabled|macro|RTC_INTENSET_COMPARE1_Disabled
DECL|RTC_INTENSET_COMPARE1_Enabled|macro|RTC_INTENSET_COMPARE1_Enabled
DECL|RTC_INTENSET_COMPARE1_Msk|macro|RTC_INTENSET_COMPARE1_Msk
DECL|RTC_INTENSET_COMPARE1_Pos|macro|RTC_INTENSET_COMPARE1_Pos
DECL|RTC_INTENSET_COMPARE1_Set|macro|RTC_INTENSET_COMPARE1_Set
DECL|RTC_INTENSET_COMPARE2_Disabled|macro|RTC_INTENSET_COMPARE2_Disabled
DECL|RTC_INTENSET_COMPARE2_Enabled|macro|RTC_INTENSET_COMPARE2_Enabled
DECL|RTC_INTENSET_COMPARE2_Msk|macro|RTC_INTENSET_COMPARE2_Msk
DECL|RTC_INTENSET_COMPARE2_Pos|macro|RTC_INTENSET_COMPARE2_Pos
DECL|RTC_INTENSET_COMPARE2_Set|macro|RTC_INTENSET_COMPARE2_Set
DECL|RTC_INTENSET_COMPARE3_Disabled|macro|RTC_INTENSET_COMPARE3_Disabled
DECL|RTC_INTENSET_COMPARE3_Enabled|macro|RTC_INTENSET_COMPARE3_Enabled
DECL|RTC_INTENSET_COMPARE3_Msk|macro|RTC_INTENSET_COMPARE3_Msk
DECL|RTC_INTENSET_COMPARE3_Pos|macro|RTC_INTENSET_COMPARE3_Pos
DECL|RTC_INTENSET_COMPARE3_Set|macro|RTC_INTENSET_COMPARE3_Set
DECL|RTC_INTENSET_OVRFLW_Disabled|macro|RTC_INTENSET_OVRFLW_Disabled
DECL|RTC_INTENSET_OVRFLW_Enabled|macro|RTC_INTENSET_OVRFLW_Enabled
DECL|RTC_INTENSET_OVRFLW_Msk|macro|RTC_INTENSET_OVRFLW_Msk
DECL|RTC_INTENSET_OVRFLW_Pos|macro|RTC_INTENSET_OVRFLW_Pos
DECL|RTC_INTENSET_OVRFLW_Set|macro|RTC_INTENSET_OVRFLW_Set
DECL|RTC_INTENSET_TICK_Disabled|macro|RTC_INTENSET_TICK_Disabled
DECL|RTC_INTENSET_TICK_Enabled|macro|RTC_INTENSET_TICK_Enabled
DECL|RTC_INTENSET_TICK_Msk|macro|RTC_INTENSET_TICK_Msk
DECL|RTC_INTENSET_TICK_Pos|macro|RTC_INTENSET_TICK_Pos
DECL|RTC_INTENSET_TICK_Set|macro|RTC_INTENSET_TICK_Set
DECL|RTC_PRESCALER_PRESCALER_Msk|macro|RTC_PRESCALER_PRESCALER_Msk
DECL|RTC_PRESCALER_PRESCALER_Pos|macro|RTC_PRESCALER_PRESCALER_Pos
DECL|SAADC_CH_CONFIG_BURST_Disabled|macro|SAADC_CH_CONFIG_BURST_Disabled
DECL|SAADC_CH_CONFIG_BURST_Enabled|macro|SAADC_CH_CONFIG_BURST_Enabled
DECL|SAADC_CH_CONFIG_BURST_Msk|macro|SAADC_CH_CONFIG_BURST_Msk
DECL|SAADC_CH_CONFIG_BURST_Pos|macro|SAADC_CH_CONFIG_BURST_Pos
DECL|SAADC_CH_CONFIG_GAIN_Gain1_2|macro|SAADC_CH_CONFIG_GAIN_Gain1_2
DECL|SAADC_CH_CONFIG_GAIN_Gain1_3|macro|SAADC_CH_CONFIG_GAIN_Gain1_3
DECL|SAADC_CH_CONFIG_GAIN_Gain1_4|macro|SAADC_CH_CONFIG_GAIN_Gain1_4
DECL|SAADC_CH_CONFIG_GAIN_Gain1_5|macro|SAADC_CH_CONFIG_GAIN_Gain1_5
DECL|SAADC_CH_CONFIG_GAIN_Gain1_6|macro|SAADC_CH_CONFIG_GAIN_Gain1_6
DECL|SAADC_CH_CONFIG_GAIN_Gain1|macro|SAADC_CH_CONFIG_GAIN_Gain1
DECL|SAADC_CH_CONFIG_GAIN_Gain2|macro|SAADC_CH_CONFIG_GAIN_Gain2
DECL|SAADC_CH_CONFIG_GAIN_Gain4|macro|SAADC_CH_CONFIG_GAIN_Gain4
DECL|SAADC_CH_CONFIG_GAIN_Msk|macro|SAADC_CH_CONFIG_GAIN_Msk
DECL|SAADC_CH_CONFIG_GAIN_Pos|macro|SAADC_CH_CONFIG_GAIN_Pos
DECL|SAADC_CH_CONFIG_MODE_Diff|macro|SAADC_CH_CONFIG_MODE_Diff
DECL|SAADC_CH_CONFIG_MODE_Msk|macro|SAADC_CH_CONFIG_MODE_Msk
DECL|SAADC_CH_CONFIG_MODE_Pos|macro|SAADC_CH_CONFIG_MODE_Pos
DECL|SAADC_CH_CONFIG_MODE_SE|macro|SAADC_CH_CONFIG_MODE_SE
DECL|SAADC_CH_CONFIG_REFSEL_Internal|macro|SAADC_CH_CONFIG_REFSEL_Internal
DECL|SAADC_CH_CONFIG_REFSEL_Msk|macro|SAADC_CH_CONFIG_REFSEL_Msk
DECL|SAADC_CH_CONFIG_REFSEL_Pos|macro|SAADC_CH_CONFIG_REFSEL_Pos
DECL|SAADC_CH_CONFIG_REFSEL_VDD1_4|macro|SAADC_CH_CONFIG_REFSEL_VDD1_4
DECL|SAADC_CH_CONFIG_RESN_Bypass|macro|SAADC_CH_CONFIG_RESN_Bypass
DECL|SAADC_CH_CONFIG_RESN_Msk|macro|SAADC_CH_CONFIG_RESN_Msk
DECL|SAADC_CH_CONFIG_RESN_Pos|macro|SAADC_CH_CONFIG_RESN_Pos
DECL|SAADC_CH_CONFIG_RESN_Pulldown|macro|SAADC_CH_CONFIG_RESN_Pulldown
DECL|SAADC_CH_CONFIG_RESN_Pullup|macro|SAADC_CH_CONFIG_RESN_Pullup
DECL|SAADC_CH_CONFIG_RESN_VDD1_2|macro|SAADC_CH_CONFIG_RESN_VDD1_2
DECL|SAADC_CH_CONFIG_RESP_Bypass|macro|SAADC_CH_CONFIG_RESP_Bypass
DECL|SAADC_CH_CONFIG_RESP_Msk|macro|SAADC_CH_CONFIG_RESP_Msk
DECL|SAADC_CH_CONFIG_RESP_Pos|macro|SAADC_CH_CONFIG_RESP_Pos
DECL|SAADC_CH_CONFIG_RESP_Pulldown|macro|SAADC_CH_CONFIG_RESP_Pulldown
DECL|SAADC_CH_CONFIG_RESP_Pullup|macro|SAADC_CH_CONFIG_RESP_Pullup
DECL|SAADC_CH_CONFIG_RESP_VDD1_2|macro|SAADC_CH_CONFIG_RESP_VDD1_2
DECL|SAADC_CH_CONFIG_TACQ_10us|macro|SAADC_CH_CONFIG_TACQ_10us
DECL|SAADC_CH_CONFIG_TACQ_15us|macro|SAADC_CH_CONFIG_TACQ_15us
DECL|SAADC_CH_CONFIG_TACQ_20us|macro|SAADC_CH_CONFIG_TACQ_20us
DECL|SAADC_CH_CONFIG_TACQ_3us|macro|SAADC_CH_CONFIG_TACQ_3us
DECL|SAADC_CH_CONFIG_TACQ_40us|macro|SAADC_CH_CONFIG_TACQ_40us
DECL|SAADC_CH_CONFIG_TACQ_5us|macro|SAADC_CH_CONFIG_TACQ_5us
DECL|SAADC_CH_CONFIG_TACQ_Msk|macro|SAADC_CH_CONFIG_TACQ_Msk
DECL|SAADC_CH_CONFIG_TACQ_Pos|macro|SAADC_CH_CONFIG_TACQ_Pos
DECL|SAADC_CH_LIMIT_HIGH_Msk|macro|SAADC_CH_LIMIT_HIGH_Msk
DECL|SAADC_CH_LIMIT_HIGH_Pos|macro|SAADC_CH_LIMIT_HIGH_Pos
DECL|SAADC_CH_LIMIT_LOW_Msk|macro|SAADC_CH_LIMIT_LOW_Msk
DECL|SAADC_CH_LIMIT_LOW_Pos|macro|SAADC_CH_LIMIT_LOW_Pos
DECL|SAADC_CH_PSELN_PSELN_AnalogInput0|macro|SAADC_CH_PSELN_PSELN_AnalogInput0
DECL|SAADC_CH_PSELN_PSELN_AnalogInput1|macro|SAADC_CH_PSELN_PSELN_AnalogInput1
DECL|SAADC_CH_PSELN_PSELN_AnalogInput2|macro|SAADC_CH_PSELN_PSELN_AnalogInput2
DECL|SAADC_CH_PSELN_PSELN_AnalogInput3|macro|SAADC_CH_PSELN_PSELN_AnalogInput3
DECL|SAADC_CH_PSELN_PSELN_AnalogInput4|macro|SAADC_CH_PSELN_PSELN_AnalogInput4
DECL|SAADC_CH_PSELN_PSELN_AnalogInput5|macro|SAADC_CH_PSELN_PSELN_AnalogInput5
DECL|SAADC_CH_PSELN_PSELN_AnalogInput6|macro|SAADC_CH_PSELN_PSELN_AnalogInput6
DECL|SAADC_CH_PSELN_PSELN_AnalogInput7|macro|SAADC_CH_PSELN_PSELN_AnalogInput7
DECL|SAADC_CH_PSELN_PSELN_Msk|macro|SAADC_CH_PSELN_PSELN_Msk
DECL|SAADC_CH_PSELN_PSELN_NC|macro|SAADC_CH_PSELN_PSELN_NC
DECL|SAADC_CH_PSELN_PSELN_Pos|macro|SAADC_CH_PSELN_PSELN_Pos
DECL|SAADC_CH_PSELN_PSELN_VDDHDIV5|macro|SAADC_CH_PSELN_PSELN_VDDHDIV5
DECL|SAADC_CH_PSELN_PSELN_VDD|macro|SAADC_CH_PSELN_PSELN_VDD
DECL|SAADC_CH_PSELP_PSELP_AnalogInput0|macro|SAADC_CH_PSELP_PSELP_AnalogInput0
DECL|SAADC_CH_PSELP_PSELP_AnalogInput1|macro|SAADC_CH_PSELP_PSELP_AnalogInput1
DECL|SAADC_CH_PSELP_PSELP_AnalogInput2|macro|SAADC_CH_PSELP_PSELP_AnalogInput2
DECL|SAADC_CH_PSELP_PSELP_AnalogInput3|macro|SAADC_CH_PSELP_PSELP_AnalogInput3
DECL|SAADC_CH_PSELP_PSELP_AnalogInput4|macro|SAADC_CH_PSELP_PSELP_AnalogInput4
DECL|SAADC_CH_PSELP_PSELP_AnalogInput5|macro|SAADC_CH_PSELP_PSELP_AnalogInput5
DECL|SAADC_CH_PSELP_PSELP_AnalogInput6|macro|SAADC_CH_PSELP_PSELP_AnalogInput6
DECL|SAADC_CH_PSELP_PSELP_AnalogInput7|macro|SAADC_CH_PSELP_PSELP_AnalogInput7
DECL|SAADC_CH_PSELP_PSELP_Msk|macro|SAADC_CH_PSELP_PSELP_Msk
DECL|SAADC_CH_PSELP_PSELP_NC|macro|SAADC_CH_PSELP_PSELP_NC
DECL|SAADC_CH_PSELP_PSELP_Pos|macro|SAADC_CH_PSELP_PSELP_Pos
DECL|SAADC_CH_PSELP_PSELP_VDDHDIV5|macro|SAADC_CH_PSELP_PSELP_VDDHDIV5
DECL|SAADC_CH_PSELP_PSELP_VDD|macro|SAADC_CH_PSELP_PSELP_VDD
DECL|SAADC_ENABLE_ENABLE_Disabled|macro|SAADC_ENABLE_ENABLE_Disabled
DECL|SAADC_ENABLE_ENABLE_Enabled|macro|SAADC_ENABLE_ENABLE_Enabled
DECL|SAADC_ENABLE_ENABLE_Msk|macro|SAADC_ENABLE_ENABLE_Msk
DECL|SAADC_ENABLE_ENABLE_Pos|macro|SAADC_ENABLE_ENABLE_Pos
DECL|SAADC_INTENCLR_CALIBRATEDONE_Clear|macro|SAADC_INTENCLR_CALIBRATEDONE_Clear
DECL|SAADC_INTENCLR_CALIBRATEDONE_Disabled|macro|SAADC_INTENCLR_CALIBRATEDONE_Disabled
DECL|SAADC_INTENCLR_CALIBRATEDONE_Enabled|macro|SAADC_INTENCLR_CALIBRATEDONE_Enabled
DECL|SAADC_INTENCLR_CALIBRATEDONE_Msk|macro|SAADC_INTENCLR_CALIBRATEDONE_Msk
DECL|SAADC_INTENCLR_CALIBRATEDONE_Pos|macro|SAADC_INTENCLR_CALIBRATEDONE_Pos
DECL|SAADC_INTENCLR_CH0LIMITH_Clear|macro|SAADC_INTENCLR_CH0LIMITH_Clear
DECL|SAADC_INTENCLR_CH0LIMITH_Disabled|macro|SAADC_INTENCLR_CH0LIMITH_Disabled
DECL|SAADC_INTENCLR_CH0LIMITH_Enabled|macro|SAADC_INTENCLR_CH0LIMITH_Enabled
DECL|SAADC_INTENCLR_CH0LIMITH_Msk|macro|SAADC_INTENCLR_CH0LIMITH_Msk
DECL|SAADC_INTENCLR_CH0LIMITH_Pos|macro|SAADC_INTENCLR_CH0LIMITH_Pos
DECL|SAADC_INTENCLR_CH0LIMITL_Clear|macro|SAADC_INTENCLR_CH0LIMITL_Clear
DECL|SAADC_INTENCLR_CH0LIMITL_Disabled|macro|SAADC_INTENCLR_CH0LIMITL_Disabled
DECL|SAADC_INTENCLR_CH0LIMITL_Enabled|macro|SAADC_INTENCLR_CH0LIMITL_Enabled
DECL|SAADC_INTENCLR_CH0LIMITL_Msk|macro|SAADC_INTENCLR_CH0LIMITL_Msk
DECL|SAADC_INTENCLR_CH0LIMITL_Pos|macro|SAADC_INTENCLR_CH0LIMITL_Pos
DECL|SAADC_INTENCLR_CH1LIMITH_Clear|macro|SAADC_INTENCLR_CH1LIMITH_Clear
DECL|SAADC_INTENCLR_CH1LIMITH_Disabled|macro|SAADC_INTENCLR_CH1LIMITH_Disabled
DECL|SAADC_INTENCLR_CH1LIMITH_Enabled|macro|SAADC_INTENCLR_CH1LIMITH_Enabled
DECL|SAADC_INTENCLR_CH1LIMITH_Msk|macro|SAADC_INTENCLR_CH1LIMITH_Msk
DECL|SAADC_INTENCLR_CH1LIMITH_Pos|macro|SAADC_INTENCLR_CH1LIMITH_Pos
DECL|SAADC_INTENCLR_CH1LIMITL_Clear|macro|SAADC_INTENCLR_CH1LIMITL_Clear
DECL|SAADC_INTENCLR_CH1LIMITL_Disabled|macro|SAADC_INTENCLR_CH1LIMITL_Disabled
DECL|SAADC_INTENCLR_CH1LIMITL_Enabled|macro|SAADC_INTENCLR_CH1LIMITL_Enabled
DECL|SAADC_INTENCLR_CH1LIMITL_Msk|macro|SAADC_INTENCLR_CH1LIMITL_Msk
DECL|SAADC_INTENCLR_CH1LIMITL_Pos|macro|SAADC_INTENCLR_CH1LIMITL_Pos
DECL|SAADC_INTENCLR_CH2LIMITH_Clear|macro|SAADC_INTENCLR_CH2LIMITH_Clear
DECL|SAADC_INTENCLR_CH2LIMITH_Disabled|macro|SAADC_INTENCLR_CH2LIMITH_Disabled
DECL|SAADC_INTENCLR_CH2LIMITH_Enabled|macro|SAADC_INTENCLR_CH2LIMITH_Enabled
DECL|SAADC_INTENCLR_CH2LIMITH_Msk|macro|SAADC_INTENCLR_CH2LIMITH_Msk
DECL|SAADC_INTENCLR_CH2LIMITH_Pos|macro|SAADC_INTENCLR_CH2LIMITH_Pos
DECL|SAADC_INTENCLR_CH2LIMITL_Clear|macro|SAADC_INTENCLR_CH2LIMITL_Clear
DECL|SAADC_INTENCLR_CH2LIMITL_Disabled|macro|SAADC_INTENCLR_CH2LIMITL_Disabled
DECL|SAADC_INTENCLR_CH2LIMITL_Enabled|macro|SAADC_INTENCLR_CH2LIMITL_Enabled
DECL|SAADC_INTENCLR_CH2LIMITL_Msk|macro|SAADC_INTENCLR_CH2LIMITL_Msk
DECL|SAADC_INTENCLR_CH2LIMITL_Pos|macro|SAADC_INTENCLR_CH2LIMITL_Pos
DECL|SAADC_INTENCLR_CH3LIMITH_Clear|macro|SAADC_INTENCLR_CH3LIMITH_Clear
DECL|SAADC_INTENCLR_CH3LIMITH_Disabled|macro|SAADC_INTENCLR_CH3LIMITH_Disabled
DECL|SAADC_INTENCLR_CH3LIMITH_Enabled|macro|SAADC_INTENCLR_CH3LIMITH_Enabled
DECL|SAADC_INTENCLR_CH3LIMITH_Msk|macro|SAADC_INTENCLR_CH3LIMITH_Msk
DECL|SAADC_INTENCLR_CH3LIMITH_Pos|macro|SAADC_INTENCLR_CH3LIMITH_Pos
DECL|SAADC_INTENCLR_CH3LIMITL_Clear|macro|SAADC_INTENCLR_CH3LIMITL_Clear
DECL|SAADC_INTENCLR_CH3LIMITL_Disabled|macro|SAADC_INTENCLR_CH3LIMITL_Disabled
DECL|SAADC_INTENCLR_CH3LIMITL_Enabled|macro|SAADC_INTENCLR_CH3LIMITL_Enabled
DECL|SAADC_INTENCLR_CH3LIMITL_Msk|macro|SAADC_INTENCLR_CH3LIMITL_Msk
DECL|SAADC_INTENCLR_CH3LIMITL_Pos|macro|SAADC_INTENCLR_CH3LIMITL_Pos
DECL|SAADC_INTENCLR_CH4LIMITH_Clear|macro|SAADC_INTENCLR_CH4LIMITH_Clear
DECL|SAADC_INTENCLR_CH4LIMITH_Disabled|macro|SAADC_INTENCLR_CH4LIMITH_Disabled
DECL|SAADC_INTENCLR_CH4LIMITH_Enabled|macro|SAADC_INTENCLR_CH4LIMITH_Enabled
DECL|SAADC_INTENCLR_CH4LIMITH_Msk|macro|SAADC_INTENCLR_CH4LIMITH_Msk
DECL|SAADC_INTENCLR_CH4LIMITH_Pos|macro|SAADC_INTENCLR_CH4LIMITH_Pos
DECL|SAADC_INTENCLR_CH4LIMITL_Clear|macro|SAADC_INTENCLR_CH4LIMITL_Clear
DECL|SAADC_INTENCLR_CH4LIMITL_Disabled|macro|SAADC_INTENCLR_CH4LIMITL_Disabled
DECL|SAADC_INTENCLR_CH4LIMITL_Enabled|macro|SAADC_INTENCLR_CH4LIMITL_Enabled
DECL|SAADC_INTENCLR_CH4LIMITL_Msk|macro|SAADC_INTENCLR_CH4LIMITL_Msk
DECL|SAADC_INTENCLR_CH4LIMITL_Pos|macro|SAADC_INTENCLR_CH4LIMITL_Pos
DECL|SAADC_INTENCLR_CH5LIMITH_Clear|macro|SAADC_INTENCLR_CH5LIMITH_Clear
DECL|SAADC_INTENCLR_CH5LIMITH_Disabled|macro|SAADC_INTENCLR_CH5LIMITH_Disabled
DECL|SAADC_INTENCLR_CH5LIMITH_Enabled|macro|SAADC_INTENCLR_CH5LIMITH_Enabled
DECL|SAADC_INTENCLR_CH5LIMITH_Msk|macro|SAADC_INTENCLR_CH5LIMITH_Msk
DECL|SAADC_INTENCLR_CH5LIMITH_Pos|macro|SAADC_INTENCLR_CH5LIMITH_Pos
DECL|SAADC_INTENCLR_CH5LIMITL_Clear|macro|SAADC_INTENCLR_CH5LIMITL_Clear
DECL|SAADC_INTENCLR_CH5LIMITL_Disabled|macro|SAADC_INTENCLR_CH5LIMITL_Disabled
DECL|SAADC_INTENCLR_CH5LIMITL_Enabled|macro|SAADC_INTENCLR_CH5LIMITL_Enabled
DECL|SAADC_INTENCLR_CH5LIMITL_Msk|macro|SAADC_INTENCLR_CH5LIMITL_Msk
DECL|SAADC_INTENCLR_CH5LIMITL_Pos|macro|SAADC_INTENCLR_CH5LIMITL_Pos
DECL|SAADC_INTENCLR_CH6LIMITH_Clear|macro|SAADC_INTENCLR_CH6LIMITH_Clear
DECL|SAADC_INTENCLR_CH6LIMITH_Disabled|macro|SAADC_INTENCLR_CH6LIMITH_Disabled
DECL|SAADC_INTENCLR_CH6LIMITH_Enabled|macro|SAADC_INTENCLR_CH6LIMITH_Enabled
DECL|SAADC_INTENCLR_CH6LIMITH_Msk|macro|SAADC_INTENCLR_CH6LIMITH_Msk
DECL|SAADC_INTENCLR_CH6LIMITH_Pos|macro|SAADC_INTENCLR_CH6LIMITH_Pos
DECL|SAADC_INTENCLR_CH6LIMITL_Clear|macro|SAADC_INTENCLR_CH6LIMITL_Clear
DECL|SAADC_INTENCLR_CH6LIMITL_Disabled|macro|SAADC_INTENCLR_CH6LIMITL_Disabled
DECL|SAADC_INTENCLR_CH6LIMITL_Enabled|macro|SAADC_INTENCLR_CH6LIMITL_Enabled
DECL|SAADC_INTENCLR_CH6LIMITL_Msk|macro|SAADC_INTENCLR_CH6LIMITL_Msk
DECL|SAADC_INTENCLR_CH6LIMITL_Pos|macro|SAADC_INTENCLR_CH6LIMITL_Pos
DECL|SAADC_INTENCLR_CH7LIMITH_Clear|macro|SAADC_INTENCLR_CH7LIMITH_Clear
DECL|SAADC_INTENCLR_CH7LIMITH_Disabled|macro|SAADC_INTENCLR_CH7LIMITH_Disabled
DECL|SAADC_INTENCLR_CH7LIMITH_Enabled|macro|SAADC_INTENCLR_CH7LIMITH_Enabled
DECL|SAADC_INTENCLR_CH7LIMITH_Msk|macro|SAADC_INTENCLR_CH7LIMITH_Msk
DECL|SAADC_INTENCLR_CH7LIMITH_Pos|macro|SAADC_INTENCLR_CH7LIMITH_Pos
DECL|SAADC_INTENCLR_CH7LIMITL_Clear|macro|SAADC_INTENCLR_CH7LIMITL_Clear
DECL|SAADC_INTENCLR_CH7LIMITL_Disabled|macro|SAADC_INTENCLR_CH7LIMITL_Disabled
DECL|SAADC_INTENCLR_CH7LIMITL_Enabled|macro|SAADC_INTENCLR_CH7LIMITL_Enabled
DECL|SAADC_INTENCLR_CH7LIMITL_Msk|macro|SAADC_INTENCLR_CH7LIMITL_Msk
DECL|SAADC_INTENCLR_CH7LIMITL_Pos|macro|SAADC_INTENCLR_CH7LIMITL_Pos
DECL|SAADC_INTENCLR_DONE_Clear|macro|SAADC_INTENCLR_DONE_Clear
DECL|SAADC_INTENCLR_DONE_Disabled|macro|SAADC_INTENCLR_DONE_Disabled
DECL|SAADC_INTENCLR_DONE_Enabled|macro|SAADC_INTENCLR_DONE_Enabled
DECL|SAADC_INTENCLR_DONE_Msk|macro|SAADC_INTENCLR_DONE_Msk
DECL|SAADC_INTENCLR_DONE_Pos|macro|SAADC_INTENCLR_DONE_Pos
DECL|SAADC_INTENCLR_END_Clear|macro|SAADC_INTENCLR_END_Clear
DECL|SAADC_INTENCLR_END_Disabled|macro|SAADC_INTENCLR_END_Disabled
DECL|SAADC_INTENCLR_END_Enabled|macro|SAADC_INTENCLR_END_Enabled
DECL|SAADC_INTENCLR_END_Msk|macro|SAADC_INTENCLR_END_Msk
DECL|SAADC_INTENCLR_END_Pos|macro|SAADC_INTENCLR_END_Pos
DECL|SAADC_INTENCLR_RESULTDONE_Clear|macro|SAADC_INTENCLR_RESULTDONE_Clear
DECL|SAADC_INTENCLR_RESULTDONE_Disabled|macro|SAADC_INTENCLR_RESULTDONE_Disabled
DECL|SAADC_INTENCLR_RESULTDONE_Enabled|macro|SAADC_INTENCLR_RESULTDONE_Enabled
DECL|SAADC_INTENCLR_RESULTDONE_Msk|macro|SAADC_INTENCLR_RESULTDONE_Msk
DECL|SAADC_INTENCLR_RESULTDONE_Pos|macro|SAADC_INTENCLR_RESULTDONE_Pos
DECL|SAADC_INTENCLR_STARTED_Clear|macro|SAADC_INTENCLR_STARTED_Clear
DECL|SAADC_INTENCLR_STARTED_Disabled|macro|SAADC_INTENCLR_STARTED_Disabled
DECL|SAADC_INTENCLR_STARTED_Enabled|macro|SAADC_INTENCLR_STARTED_Enabled
DECL|SAADC_INTENCLR_STARTED_Msk|macro|SAADC_INTENCLR_STARTED_Msk
DECL|SAADC_INTENCLR_STARTED_Pos|macro|SAADC_INTENCLR_STARTED_Pos
DECL|SAADC_INTENCLR_STOPPED_Clear|macro|SAADC_INTENCLR_STOPPED_Clear
DECL|SAADC_INTENCLR_STOPPED_Disabled|macro|SAADC_INTENCLR_STOPPED_Disabled
DECL|SAADC_INTENCLR_STOPPED_Enabled|macro|SAADC_INTENCLR_STOPPED_Enabled
DECL|SAADC_INTENCLR_STOPPED_Msk|macro|SAADC_INTENCLR_STOPPED_Msk
DECL|SAADC_INTENCLR_STOPPED_Pos|macro|SAADC_INTENCLR_STOPPED_Pos
DECL|SAADC_INTENSET_CALIBRATEDONE_Disabled|macro|SAADC_INTENSET_CALIBRATEDONE_Disabled
DECL|SAADC_INTENSET_CALIBRATEDONE_Enabled|macro|SAADC_INTENSET_CALIBRATEDONE_Enabled
DECL|SAADC_INTENSET_CALIBRATEDONE_Msk|macro|SAADC_INTENSET_CALIBRATEDONE_Msk
DECL|SAADC_INTENSET_CALIBRATEDONE_Pos|macro|SAADC_INTENSET_CALIBRATEDONE_Pos
DECL|SAADC_INTENSET_CALIBRATEDONE_Set|macro|SAADC_INTENSET_CALIBRATEDONE_Set
DECL|SAADC_INTENSET_CH0LIMITH_Disabled|macro|SAADC_INTENSET_CH0LIMITH_Disabled
DECL|SAADC_INTENSET_CH0LIMITH_Enabled|macro|SAADC_INTENSET_CH0LIMITH_Enabled
DECL|SAADC_INTENSET_CH0LIMITH_Msk|macro|SAADC_INTENSET_CH0LIMITH_Msk
DECL|SAADC_INTENSET_CH0LIMITH_Pos|macro|SAADC_INTENSET_CH0LIMITH_Pos
DECL|SAADC_INTENSET_CH0LIMITH_Set|macro|SAADC_INTENSET_CH0LIMITH_Set
DECL|SAADC_INTENSET_CH0LIMITL_Disabled|macro|SAADC_INTENSET_CH0LIMITL_Disabled
DECL|SAADC_INTENSET_CH0LIMITL_Enabled|macro|SAADC_INTENSET_CH0LIMITL_Enabled
DECL|SAADC_INTENSET_CH0LIMITL_Msk|macro|SAADC_INTENSET_CH0LIMITL_Msk
DECL|SAADC_INTENSET_CH0LIMITL_Pos|macro|SAADC_INTENSET_CH0LIMITL_Pos
DECL|SAADC_INTENSET_CH0LIMITL_Set|macro|SAADC_INTENSET_CH0LIMITL_Set
DECL|SAADC_INTENSET_CH1LIMITH_Disabled|macro|SAADC_INTENSET_CH1LIMITH_Disabled
DECL|SAADC_INTENSET_CH1LIMITH_Enabled|macro|SAADC_INTENSET_CH1LIMITH_Enabled
DECL|SAADC_INTENSET_CH1LIMITH_Msk|macro|SAADC_INTENSET_CH1LIMITH_Msk
DECL|SAADC_INTENSET_CH1LIMITH_Pos|macro|SAADC_INTENSET_CH1LIMITH_Pos
DECL|SAADC_INTENSET_CH1LIMITH_Set|macro|SAADC_INTENSET_CH1LIMITH_Set
DECL|SAADC_INTENSET_CH1LIMITL_Disabled|macro|SAADC_INTENSET_CH1LIMITL_Disabled
DECL|SAADC_INTENSET_CH1LIMITL_Enabled|macro|SAADC_INTENSET_CH1LIMITL_Enabled
DECL|SAADC_INTENSET_CH1LIMITL_Msk|macro|SAADC_INTENSET_CH1LIMITL_Msk
DECL|SAADC_INTENSET_CH1LIMITL_Pos|macro|SAADC_INTENSET_CH1LIMITL_Pos
DECL|SAADC_INTENSET_CH1LIMITL_Set|macro|SAADC_INTENSET_CH1LIMITL_Set
DECL|SAADC_INTENSET_CH2LIMITH_Disabled|macro|SAADC_INTENSET_CH2LIMITH_Disabled
DECL|SAADC_INTENSET_CH2LIMITH_Enabled|macro|SAADC_INTENSET_CH2LIMITH_Enabled
DECL|SAADC_INTENSET_CH2LIMITH_Msk|macro|SAADC_INTENSET_CH2LIMITH_Msk
DECL|SAADC_INTENSET_CH2LIMITH_Pos|macro|SAADC_INTENSET_CH2LIMITH_Pos
DECL|SAADC_INTENSET_CH2LIMITH_Set|macro|SAADC_INTENSET_CH2LIMITH_Set
DECL|SAADC_INTENSET_CH2LIMITL_Disabled|macro|SAADC_INTENSET_CH2LIMITL_Disabled
DECL|SAADC_INTENSET_CH2LIMITL_Enabled|macro|SAADC_INTENSET_CH2LIMITL_Enabled
DECL|SAADC_INTENSET_CH2LIMITL_Msk|macro|SAADC_INTENSET_CH2LIMITL_Msk
DECL|SAADC_INTENSET_CH2LIMITL_Pos|macro|SAADC_INTENSET_CH2LIMITL_Pos
DECL|SAADC_INTENSET_CH2LIMITL_Set|macro|SAADC_INTENSET_CH2LIMITL_Set
DECL|SAADC_INTENSET_CH3LIMITH_Disabled|macro|SAADC_INTENSET_CH3LIMITH_Disabled
DECL|SAADC_INTENSET_CH3LIMITH_Enabled|macro|SAADC_INTENSET_CH3LIMITH_Enabled
DECL|SAADC_INTENSET_CH3LIMITH_Msk|macro|SAADC_INTENSET_CH3LIMITH_Msk
DECL|SAADC_INTENSET_CH3LIMITH_Pos|macro|SAADC_INTENSET_CH3LIMITH_Pos
DECL|SAADC_INTENSET_CH3LIMITH_Set|macro|SAADC_INTENSET_CH3LIMITH_Set
DECL|SAADC_INTENSET_CH3LIMITL_Disabled|macro|SAADC_INTENSET_CH3LIMITL_Disabled
DECL|SAADC_INTENSET_CH3LIMITL_Enabled|macro|SAADC_INTENSET_CH3LIMITL_Enabled
DECL|SAADC_INTENSET_CH3LIMITL_Msk|macro|SAADC_INTENSET_CH3LIMITL_Msk
DECL|SAADC_INTENSET_CH3LIMITL_Pos|macro|SAADC_INTENSET_CH3LIMITL_Pos
DECL|SAADC_INTENSET_CH3LIMITL_Set|macro|SAADC_INTENSET_CH3LIMITL_Set
DECL|SAADC_INTENSET_CH4LIMITH_Disabled|macro|SAADC_INTENSET_CH4LIMITH_Disabled
DECL|SAADC_INTENSET_CH4LIMITH_Enabled|macro|SAADC_INTENSET_CH4LIMITH_Enabled
DECL|SAADC_INTENSET_CH4LIMITH_Msk|macro|SAADC_INTENSET_CH4LIMITH_Msk
DECL|SAADC_INTENSET_CH4LIMITH_Pos|macro|SAADC_INTENSET_CH4LIMITH_Pos
DECL|SAADC_INTENSET_CH4LIMITH_Set|macro|SAADC_INTENSET_CH4LIMITH_Set
DECL|SAADC_INTENSET_CH4LIMITL_Disabled|macro|SAADC_INTENSET_CH4LIMITL_Disabled
DECL|SAADC_INTENSET_CH4LIMITL_Enabled|macro|SAADC_INTENSET_CH4LIMITL_Enabled
DECL|SAADC_INTENSET_CH4LIMITL_Msk|macro|SAADC_INTENSET_CH4LIMITL_Msk
DECL|SAADC_INTENSET_CH4LIMITL_Pos|macro|SAADC_INTENSET_CH4LIMITL_Pos
DECL|SAADC_INTENSET_CH4LIMITL_Set|macro|SAADC_INTENSET_CH4LIMITL_Set
DECL|SAADC_INTENSET_CH5LIMITH_Disabled|macro|SAADC_INTENSET_CH5LIMITH_Disabled
DECL|SAADC_INTENSET_CH5LIMITH_Enabled|macro|SAADC_INTENSET_CH5LIMITH_Enabled
DECL|SAADC_INTENSET_CH5LIMITH_Msk|macro|SAADC_INTENSET_CH5LIMITH_Msk
DECL|SAADC_INTENSET_CH5LIMITH_Pos|macro|SAADC_INTENSET_CH5LIMITH_Pos
DECL|SAADC_INTENSET_CH5LIMITH_Set|macro|SAADC_INTENSET_CH5LIMITH_Set
DECL|SAADC_INTENSET_CH5LIMITL_Disabled|macro|SAADC_INTENSET_CH5LIMITL_Disabled
DECL|SAADC_INTENSET_CH5LIMITL_Enabled|macro|SAADC_INTENSET_CH5LIMITL_Enabled
DECL|SAADC_INTENSET_CH5LIMITL_Msk|macro|SAADC_INTENSET_CH5LIMITL_Msk
DECL|SAADC_INTENSET_CH5LIMITL_Pos|macro|SAADC_INTENSET_CH5LIMITL_Pos
DECL|SAADC_INTENSET_CH5LIMITL_Set|macro|SAADC_INTENSET_CH5LIMITL_Set
DECL|SAADC_INTENSET_CH6LIMITH_Disabled|macro|SAADC_INTENSET_CH6LIMITH_Disabled
DECL|SAADC_INTENSET_CH6LIMITH_Enabled|macro|SAADC_INTENSET_CH6LIMITH_Enabled
DECL|SAADC_INTENSET_CH6LIMITH_Msk|macro|SAADC_INTENSET_CH6LIMITH_Msk
DECL|SAADC_INTENSET_CH6LIMITH_Pos|macro|SAADC_INTENSET_CH6LIMITH_Pos
DECL|SAADC_INTENSET_CH6LIMITH_Set|macro|SAADC_INTENSET_CH6LIMITH_Set
DECL|SAADC_INTENSET_CH6LIMITL_Disabled|macro|SAADC_INTENSET_CH6LIMITL_Disabled
DECL|SAADC_INTENSET_CH6LIMITL_Enabled|macro|SAADC_INTENSET_CH6LIMITL_Enabled
DECL|SAADC_INTENSET_CH6LIMITL_Msk|macro|SAADC_INTENSET_CH6LIMITL_Msk
DECL|SAADC_INTENSET_CH6LIMITL_Pos|macro|SAADC_INTENSET_CH6LIMITL_Pos
DECL|SAADC_INTENSET_CH6LIMITL_Set|macro|SAADC_INTENSET_CH6LIMITL_Set
DECL|SAADC_INTENSET_CH7LIMITH_Disabled|macro|SAADC_INTENSET_CH7LIMITH_Disabled
DECL|SAADC_INTENSET_CH7LIMITH_Enabled|macro|SAADC_INTENSET_CH7LIMITH_Enabled
DECL|SAADC_INTENSET_CH7LIMITH_Msk|macro|SAADC_INTENSET_CH7LIMITH_Msk
DECL|SAADC_INTENSET_CH7LIMITH_Pos|macro|SAADC_INTENSET_CH7LIMITH_Pos
DECL|SAADC_INTENSET_CH7LIMITH_Set|macro|SAADC_INTENSET_CH7LIMITH_Set
DECL|SAADC_INTENSET_CH7LIMITL_Disabled|macro|SAADC_INTENSET_CH7LIMITL_Disabled
DECL|SAADC_INTENSET_CH7LIMITL_Enabled|macro|SAADC_INTENSET_CH7LIMITL_Enabled
DECL|SAADC_INTENSET_CH7LIMITL_Msk|macro|SAADC_INTENSET_CH7LIMITL_Msk
DECL|SAADC_INTENSET_CH7LIMITL_Pos|macro|SAADC_INTENSET_CH7LIMITL_Pos
DECL|SAADC_INTENSET_CH7LIMITL_Set|macro|SAADC_INTENSET_CH7LIMITL_Set
DECL|SAADC_INTENSET_DONE_Disabled|macro|SAADC_INTENSET_DONE_Disabled
DECL|SAADC_INTENSET_DONE_Enabled|macro|SAADC_INTENSET_DONE_Enabled
DECL|SAADC_INTENSET_DONE_Msk|macro|SAADC_INTENSET_DONE_Msk
DECL|SAADC_INTENSET_DONE_Pos|macro|SAADC_INTENSET_DONE_Pos
DECL|SAADC_INTENSET_DONE_Set|macro|SAADC_INTENSET_DONE_Set
DECL|SAADC_INTENSET_END_Disabled|macro|SAADC_INTENSET_END_Disabled
DECL|SAADC_INTENSET_END_Enabled|macro|SAADC_INTENSET_END_Enabled
DECL|SAADC_INTENSET_END_Msk|macro|SAADC_INTENSET_END_Msk
DECL|SAADC_INTENSET_END_Pos|macro|SAADC_INTENSET_END_Pos
DECL|SAADC_INTENSET_END_Set|macro|SAADC_INTENSET_END_Set
DECL|SAADC_INTENSET_RESULTDONE_Disabled|macro|SAADC_INTENSET_RESULTDONE_Disabled
DECL|SAADC_INTENSET_RESULTDONE_Enabled|macro|SAADC_INTENSET_RESULTDONE_Enabled
DECL|SAADC_INTENSET_RESULTDONE_Msk|macro|SAADC_INTENSET_RESULTDONE_Msk
DECL|SAADC_INTENSET_RESULTDONE_Pos|macro|SAADC_INTENSET_RESULTDONE_Pos
DECL|SAADC_INTENSET_RESULTDONE_Set|macro|SAADC_INTENSET_RESULTDONE_Set
DECL|SAADC_INTENSET_STARTED_Disabled|macro|SAADC_INTENSET_STARTED_Disabled
DECL|SAADC_INTENSET_STARTED_Enabled|macro|SAADC_INTENSET_STARTED_Enabled
DECL|SAADC_INTENSET_STARTED_Msk|macro|SAADC_INTENSET_STARTED_Msk
DECL|SAADC_INTENSET_STARTED_Pos|macro|SAADC_INTENSET_STARTED_Pos
DECL|SAADC_INTENSET_STARTED_Set|macro|SAADC_INTENSET_STARTED_Set
DECL|SAADC_INTENSET_STOPPED_Disabled|macro|SAADC_INTENSET_STOPPED_Disabled
DECL|SAADC_INTENSET_STOPPED_Enabled|macro|SAADC_INTENSET_STOPPED_Enabled
DECL|SAADC_INTENSET_STOPPED_Msk|macro|SAADC_INTENSET_STOPPED_Msk
DECL|SAADC_INTENSET_STOPPED_Pos|macro|SAADC_INTENSET_STOPPED_Pos
DECL|SAADC_INTENSET_STOPPED_Set|macro|SAADC_INTENSET_STOPPED_Set
DECL|SAADC_INTEN_CALIBRATEDONE_Disabled|macro|SAADC_INTEN_CALIBRATEDONE_Disabled
DECL|SAADC_INTEN_CALIBRATEDONE_Enabled|macro|SAADC_INTEN_CALIBRATEDONE_Enabled
DECL|SAADC_INTEN_CALIBRATEDONE_Msk|macro|SAADC_INTEN_CALIBRATEDONE_Msk
DECL|SAADC_INTEN_CALIBRATEDONE_Pos|macro|SAADC_INTEN_CALIBRATEDONE_Pos
DECL|SAADC_INTEN_CH0LIMITH_Disabled|macro|SAADC_INTEN_CH0LIMITH_Disabled
DECL|SAADC_INTEN_CH0LIMITH_Enabled|macro|SAADC_INTEN_CH0LIMITH_Enabled
DECL|SAADC_INTEN_CH0LIMITH_Msk|macro|SAADC_INTEN_CH0LIMITH_Msk
DECL|SAADC_INTEN_CH0LIMITH_Pos|macro|SAADC_INTEN_CH0LIMITH_Pos
DECL|SAADC_INTEN_CH0LIMITL_Disabled|macro|SAADC_INTEN_CH0LIMITL_Disabled
DECL|SAADC_INTEN_CH0LIMITL_Enabled|macro|SAADC_INTEN_CH0LIMITL_Enabled
DECL|SAADC_INTEN_CH0LIMITL_Msk|macro|SAADC_INTEN_CH0LIMITL_Msk
DECL|SAADC_INTEN_CH0LIMITL_Pos|macro|SAADC_INTEN_CH0LIMITL_Pos
DECL|SAADC_INTEN_CH1LIMITH_Disabled|macro|SAADC_INTEN_CH1LIMITH_Disabled
DECL|SAADC_INTEN_CH1LIMITH_Enabled|macro|SAADC_INTEN_CH1LIMITH_Enabled
DECL|SAADC_INTEN_CH1LIMITH_Msk|macro|SAADC_INTEN_CH1LIMITH_Msk
DECL|SAADC_INTEN_CH1LIMITH_Pos|macro|SAADC_INTEN_CH1LIMITH_Pos
DECL|SAADC_INTEN_CH1LIMITL_Disabled|macro|SAADC_INTEN_CH1LIMITL_Disabled
DECL|SAADC_INTEN_CH1LIMITL_Enabled|macro|SAADC_INTEN_CH1LIMITL_Enabled
DECL|SAADC_INTEN_CH1LIMITL_Msk|macro|SAADC_INTEN_CH1LIMITL_Msk
DECL|SAADC_INTEN_CH1LIMITL_Pos|macro|SAADC_INTEN_CH1LIMITL_Pos
DECL|SAADC_INTEN_CH2LIMITH_Disabled|macro|SAADC_INTEN_CH2LIMITH_Disabled
DECL|SAADC_INTEN_CH2LIMITH_Enabled|macro|SAADC_INTEN_CH2LIMITH_Enabled
DECL|SAADC_INTEN_CH2LIMITH_Msk|macro|SAADC_INTEN_CH2LIMITH_Msk
DECL|SAADC_INTEN_CH2LIMITH_Pos|macro|SAADC_INTEN_CH2LIMITH_Pos
DECL|SAADC_INTEN_CH2LIMITL_Disabled|macro|SAADC_INTEN_CH2LIMITL_Disabled
DECL|SAADC_INTEN_CH2LIMITL_Enabled|macro|SAADC_INTEN_CH2LIMITL_Enabled
DECL|SAADC_INTEN_CH2LIMITL_Msk|macro|SAADC_INTEN_CH2LIMITL_Msk
DECL|SAADC_INTEN_CH2LIMITL_Pos|macro|SAADC_INTEN_CH2LIMITL_Pos
DECL|SAADC_INTEN_CH3LIMITH_Disabled|macro|SAADC_INTEN_CH3LIMITH_Disabled
DECL|SAADC_INTEN_CH3LIMITH_Enabled|macro|SAADC_INTEN_CH3LIMITH_Enabled
DECL|SAADC_INTEN_CH3LIMITH_Msk|macro|SAADC_INTEN_CH3LIMITH_Msk
DECL|SAADC_INTEN_CH3LIMITH_Pos|macro|SAADC_INTEN_CH3LIMITH_Pos
DECL|SAADC_INTEN_CH3LIMITL_Disabled|macro|SAADC_INTEN_CH3LIMITL_Disabled
DECL|SAADC_INTEN_CH3LIMITL_Enabled|macro|SAADC_INTEN_CH3LIMITL_Enabled
DECL|SAADC_INTEN_CH3LIMITL_Msk|macro|SAADC_INTEN_CH3LIMITL_Msk
DECL|SAADC_INTEN_CH3LIMITL_Pos|macro|SAADC_INTEN_CH3LIMITL_Pos
DECL|SAADC_INTEN_CH4LIMITH_Disabled|macro|SAADC_INTEN_CH4LIMITH_Disabled
DECL|SAADC_INTEN_CH4LIMITH_Enabled|macro|SAADC_INTEN_CH4LIMITH_Enabled
DECL|SAADC_INTEN_CH4LIMITH_Msk|macro|SAADC_INTEN_CH4LIMITH_Msk
DECL|SAADC_INTEN_CH4LIMITH_Pos|macro|SAADC_INTEN_CH4LIMITH_Pos
DECL|SAADC_INTEN_CH4LIMITL_Disabled|macro|SAADC_INTEN_CH4LIMITL_Disabled
DECL|SAADC_INTEN_CH4LIMITL_Enabled|macro|SAADC_INTEN_CH4LIMITL_Enabled
DECL|SAADC_INTEN_CH4LIMITL_Msk|macro|SAADC_INTEN_CH4LIMITL_Msk
DECL|SAADC_INTEN_CH4LIMITL_Pos|macro|SAADC_INTEN_CH4LIMITL_Pos
DECL|SAADC_INTEN_CH5LIMITH_Disabled|macro|SAADC_INTEN_CH5LIMITH_Disabled
DECL|SAADC_INTEN_CH5LIMITH_Enabled|macro|SAADC_INTEN_CH5LIMITH_Enabled
DECL|SAADC_INTEN_CH5LIMITH_Msk|macro|SAADC_INTEN_CH5LIMITH_Msk
DECL|SAADC_INTEN_CH5LIMITH_Pos|macro|SAADC_INTEN_CH5LIMITH_Pos
DECL|SAADC_INTEN_CH5LIMITL_Disabled|macro|SAADC_INTEN_CH5LIMITL_Disabled
DECL|SAADC_INTEN_CH5LIMITL_Enabled|macro|SAADC_INTEN_CH5LIMITL_Enabled
DECL|SAADC_INTEN_CH5LIMITL_Msk|macro|SAADC_INTEN_CH5LIMITL_Msk
DECL|SAADC_INTEN_CH5LIMITL_Pos|macro|SAADC_INTEN_CH5LIMITL_Pos
DECL|SAADC_INTEN_CH6LIMITH_Disabled|macro|SAADC_INTEN_CH6LIMITH_Disabled
DECL|SAADC_INTEN_CH6LIMITH_Enabled|macro|SAADC_INTEN_CH6LIMITH_Enabled
DECL|SAADC_INTEN_CH6LIMITH_Msk|macro|SAADC_INTEN_CH6LIMITH_Msk
DECL|SAADC_INTEN_CH6LIMITH_Pos|macro|SAADC_INTEN_CH6LIMITH_Pos
DECL|SAADC_INTEN_CH6LIMITL_Disabled|macro|SAADC_INTEN_CH6LIMITL_Disabled
DECL|SAADC_INTEN_CH6LIMITL_Enabled|macro|SAADC_INTEN_CH6LIMITL_Enabled
DECL|SAADC_INTEN_CH6LIMITL_Msk|macro|SAADC_INTEN_CH6LIMITL_Msk
DECL|SAADC_INTEN_CH6LIMITL_Pos|macro|SAADC_INTEN_CH6LIMITL_Pos
DECL|SAADC_INTEN_CH7LIMITH_Disabled|macro|SAADC_INTEN_CH7LIMITH_Disabled
DECL|SAADC_INTEN_CH7LIMITH_Enabled|macro|SAADC_INTEN_CH7LIMITH_Enabled
DECL|SAADC_INTEN_CH7LIMITH_Msk|macro|SAADC_INTEN_CH7LIMITH_Msk
DECL|SAADC_INTEN_CH7LIMITH_Pos|macro|SAADC_INTEN_CH7LIMITH_Pos
DECL|SAADC_INTEN_CH7LIMITL_Disabled|macro|SAADC_INTEN_CH7LIMITL_Disabled
DECL|SAADC_INTEN_CH7LIMITL_Enabled|macro|SAADC_INTEN_CH7LIMITL_Enabled
DECL|SAADC_INTEN_CH7LIMITL_Msk|macro|SAADC_INTEN_CH7LIMITL_Msk
DECL|SAADC_INTEN_CH7LIMITL_Pos|macro|SAADC_INTEN_CH7LIMITL_Pos
DECL|SAADC_INTEN_DONE_Disabled|macro|SAADC_INTEN_DONE_Disabled
DECL|SAADC_INTEN_DONE_Enabled|macro|SAADC_INTEN_DONE_Enabled
DECL|SAADC_INTEN_DONE_Msk|macro|SAADC_INTEN_DONE_Msk
DECL|SAADC_INTEN_DONE_Pos|macro|SAADC_INTEN_DONE_Pos
DECL|SAADC_INTEN_END_Disabled|macro|SAADC_INTEN_END_Disabled
DECL|SAADC_INTEN_END_Enabled|macro|SAADC_INTEN_END_Enabled
DECL|SAADC_INTEN_END_Msk|macro|SAADC_INTEN_END_Msk
DECL|SAADC_INTEN_END_Pos|macro|SAADC_INTEN_END_Pos
DECL|SAADC_INTEN_RESULTDONE_Disabled|macro|SAADC_INTEN_RESULTDONE_Disabled
DECL|SAADC_INTEN_RESULTDONE_Enabled|macro|SAADC_INTEN_RESULTDONE_Enabled
DECL|SAADC_INTEN_RESULTDONE_Msk|macro|SAADC_INTEN_RESULTDONE_Msk
DECL|SAADC_INTEN_RESULTDONE_Pos|macro|SAADC_INTEN_RESULTDONE_Pos
DECL|SAADC_INTEN_STARTED_Disabled|macro|SAADC_INTEN_STARTED_Disabled
DECL|SAADC_INTEN_STARTED_Enabled|macro|SAADC_INTEN_STARTED_Enabled
DECL|SAADC_INTEN_STARTED_Msk|macro|SAADC_INTEN_STARTED_Msk
DECL|SAADC_INTEN_STARTED_Pos|macro|SAADC_INTEN_STARTED_Pos
DECL|SAADC_INTEN_STOPPED_Disabled|macro|SAADC_INTEN_STOPPED_Disabled
DECL|SAADC_INTEN_STOPPED_Enabled|macro|SAADC_INTEN_STOPPED_Enabled
DECL|SAADC_INTEN_STOPPED_Msk|macro|SAADC_INTEN_STOPPED_Msk
DECL|SAADC_INTEN_STOPPED_Pos|macro|SAADC_INTEN_STOPPED_Pos
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Bypass|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Bypass
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Msk|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Msk
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over128x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over128x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over16x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over16x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over256x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over256x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over2x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over2x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over32x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over32x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over4x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over4x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over64x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over64x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Over8x|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Over8x
DECL|SAADC_OVERSAMPLE_OVERSAMPLE_Pos|macro|SAADC_OVERSAMPLE_OVERSAMPLE_Pos
DECL|SAADC_RESOLUTION_VAL_10bit|macro|SAADC_RESOLUTION_VAL_10bit
DECL|SAADC_RESOLUTION_VAL_12bit|macro|SAADC_RESOLUTION_VAL_12bit
DECL|SAADC_RESOLUTION_VAL_14bit|macro|SAADC_RESOLUTION_VAL_14bit
DECL|SAADC_RESOLUTION_VAL_8bit|macro|SAADC_RESOLUTION_VAL_8bit
DECL|SAADC_RESOLUTION_VAL_Msk|macro|SAADC_RESOLUTION_VAL_Msk
DECL|SAADC_RESOLUTION_VAL_Pos|macro|SAADC_RESOLUTION_VAL_Pos
DECL|SAADC_RESULT_AMOUNT_AMOUNT_Msk|macro|SAADC_RESULT_AMOUNT_AMOUNT_Msk
DECL|SAADC_RESULT_AMOUNT_AMOUNT_Pos|macro|SAADC_RESULT_AMOUNT_AMOUNT_Pos
DECL|SAADC_RESULT_MAXCNT_MAXCNT_Msk|macro|SAADC_RESULT_MAXCNT_MAXCNT_Msk
DECL|SAADC_RESULT_MAXCNT_MAXCNT_Pos|macro|SAADC_RESULT_MAXCNT_MAXCNT_Pos
DECL|SAADC_RESULT_PTR_PTR_Msk|macro|SAADC_RESULT_PTR_PTR_Msk
DECL|SAADC_RESULT_PTR_PTR_Pos|macro|SAADC_RESULT_PTR_PTR_Pos
DECL|SAADC_SAMPLERATE_CC_Msk|macro|SAADC_SAMPLERATE_CC_Msk
DECL|SAADC_SAMPLERATE_CC_Pos|macro|SAADC_SAMPLERATE_CC_Pos
DECL|SAADC_SAMPLERATE_MODE_Msk|macro|SAADC_SAMPLERATE_MODE_Msk
DECL|SAADC_SAMPLERATE_MODE_Pos|macro|SAADC_SAMPLERATE_MODE_Pos
DECL|SAADC_SAMPLERATE_MODE_Task|macro|SAADC_SAMPLERATE_MODE_Task
DECL|SAADC_SAMPLERATE_MODE_Timers|macro|SAADC_SAMPLERATE_MODE_Timers
DECL|SAADC_STATUS_STATUS_Busy|macro|SAADC_STATUS_STATUS_Busy
DECL|SAADC_STATUS_STATUS_Msk|macro|SAADC_STATUS_STATUS_Msk
DECL|SAADC_STATUS_STATUS_Pos|macro|SAADC_STATUS_STATUS_Pos
DECL|SAADC_STATUS_STATUS_Ready|macro|SAADC_STATUS_STATUS_Ready
DECL|SPIM_CONFIG_CPHA_Leading|macro|SPIM_CONFIG_CPHA_Leading
DECL|SPIM_CONFIG_CPHA_Msk|macro|SPIM_CONFIG_CPHA_Msk
DECL|SPIM_CONFIG_CPHA_Pos|macro|SPIM_CONFIG_CPHA_Pos
DECL|SPIM_CONFIG_CPHA_Trailing|macro|SPIM_CONFIG_CPHA_Trailing
DECL|SPIM_CONFIG_CPOL_ActiveHigh|macro|SPIM_CONFIG_CPOL_ActiveHigh
DECL|SPIM_CONFIG_CPOL_ActiveLow|macro|SPIM_CONFIG_CPOL_ActiveLow
DECL|SPIM_CONFIG_CPOL_Msk|macro|SPIM_CONFIG_CPOL_Msk
DECL|SPIM_CONFIG_CPOL_Pos|macro|SPIM_CONFIG_CPOL_Pos
DECL|SPIM_CONFIG_ORDER_LsbFirst|macro|SPIM_CONFIG_ORDER_LsbFirst
DECL|SPIM_CONFIG_ORDER_MsbFirst|macro|SPIM_CONFIG_ORDER_MsbFirst
DECL|SPIM_CONFIG_ORDER_Msk|macro|SPIM_CONFIG_ORDER_Msk
DECL|SPIM_CONFIG_ORDER_Pos|macro|SPIM_CONFIG_ORDER_Pos
DECL|SPIM_ENABLE_ENABLE_Disabled|macro|SPIM_ENABLE_ENABLE_Disabled
DECL|SPIM_ENABLE_ENABLE_Enabled|macro|SPIM_ENABLE_ENABLE_Enabled
DECL|SPIM_ENABLE_ENABLE_Msk|macro|SPIM_ENABLE_ENABLE_Msk
DECL|SPIM_ENABLE_ENABLE_Pos|macro|SPIM_ENABLE_ENABLE_Pos
DECL|SPIM_FREQUENCY_FREQUENCY_K125|macro|SPIM_FREQUENCY_FREQUENCY_K125
DECL|SPIM_FREQUENCY_FREQUENCY_K250|macro|SPIM_FREQUENCY_FREQUENCY_K250
DECL|SPIM_FREQUENCY_FREQUENCY_K500|macro|SPIM_FREQUENCY_FREQUENCY_K500
DECL|SPIM_FREQUENCY_FREQUENCY_M16|macro|SPIM_FREQUENCY_FREQUENCY_M16
DECL|SPIM_FREQUENCY_FREQUENCY_M1|macro|SPIM_FREQUENCY_FREQUENCY_M1
DECL|SPIM_FREQUENCY_FREQUENCY_M2|macro|SPIM_FREQUENCY_FREQUENCY_M2
DECL|SPIM_FREQUENCY_FREQUENCY_M32|macro|SPIM_FREQUENCY_FREQUENCY_M32
DECL|SPIM_FREQUENCY_FREQUENCY_M4|macro|SPIM_FREQUENCY_FREQUENCY_M4
DECL|SPIM_FREQUENCY_FREQUENCY_M8|macro|SPIM_FREQUENCY_FREQUENCY_M8
DECL|SPIM_FREQUENCY_FREQUENCY_Msk|macro|SPIM_FREQUENCY_FREQUENCY_Msk
DECL|SPIM_FREQUENCY_FREQUENCY_Pos|macro|SPIM_FREQUENCY_FREQUENCY_Pos
DECL|SPIM_IFTIMING_CSNDUR_CSNDUR_Msk|macro|SPIM_IFTIMING_CSNDUR_CSNDUR_Msk
DECL|SPIM_IFTIMING_CSNDUR_CSNDUR_Pos|macro|SPIM_IFTIMING_CSNDUR_CSNDUR_Pos
DECL|SPIM_IFTIMING_RXDELAY_RXDELAY_Msk|macro|SPIM_IFTIMING_RXDELAY_RXDELAY_Msk
DECL|SPIM_IFTIMING_RXDELAY_RXDELAY_Pos|macro|SPIM_IFTIMING_RXDELAY_RXDELAY_Pos
DECL|SPIM_INTENCLR_ENDRX_Clear|macro|SPIM_INTENCLR_ENDRX_Clear
DECL|SPIM_INTENCLR_ENDRX_Disabled|macro|SPIM_INTENCLR_ENDRX_Disabled
DECL|SPIM_INTENCLR_ENDRX_Enabled|macro|SPIM_INTENCLR_ENDRX_Enabled
DECL|SPIM_INTENCLR_ENDRX_Msk|macro|SPIM_INTENCLR_ENDRX_Msk
DECL|SPIM_INTENCLR_ENDRX_Pos|macro|SPIM_INTENCLR_ENDRX_Pos
DECL|SPIM_INTENCLR_ENDTX_Clear|macro|SPIM_INTENCLR_ENDTX_Clear
DECL|SPIM_INTENCLR_ENDTX_Disabled|macro|SPIM_INTENCLR_ENDTX_Disabled
DECL|SPIM_INTENCLR_ENDTX_Enabled|macro|SPIM_INTENCLR_ENDTX_Enabled
DECL|SPIM_INTENCLR_ENDTX_Msk|macro|SPIM_INTENCLR_ENDTX_Msk
DECL|SPIM_INTENCLR_ENDTX_Pos|macro|SPIM_INTENCLR_ENDTX_Pos
DECL|SPIM_INTENCLR_END_Clear|macro|SPIM_INTENCLR_END_Clear
DECL|SPIM_INTENCLR_END_Disabled|macro|SPIM_INTENCLR_END_Disabled
DECL|SPIM_INTENCLR_END_Enabled|macro|SPIM_INTENCLR_END_Enabled
DECL|SPIM_INTENCLR_END_Msk|macro|SPIM_INTENCLR_END_Msk
DECL|SPIM_INTENCLR_END_Pos|macro|SPIM_INTENCLR_END_Pos
DECL|SPIM_INTENCLR_STARTED_Clear|macro|SPIM_INTENCLR_STARTED_Clear
DECL|SPIM_INTENCLR_STARTED_Disabled|macro|SPIM_INTENCLR_STARTED_Disabled
DECL|SPIM_INTENCLR_STARTED_Enabled|macro|SPIM_INTENCLR_STARTED_Enabled
DECL|SPIM_INTENCLR_STARTED_Msk|macro|SPIM_INTENCLR_STARTED_Msk
DECL|SPIM_INTENCLR_STARTED_Pos|macro|SPIM_INTENCLR_STARTED_Pos
DECL|SPIM_INTENCLR_STOPPED_Clear|macro|SPIM_INTENCLR_STOPPED_Clear
DECL|SPIM_INTENCLR_STOPPED_Disabled|macro|SPIM_INTENCLR_STOPPED_Disabled
DECL|SPIM_INTENCLR_STOPPED_Enabled|macro|SPIM_INTENCLR_STOPPED_Enabled
DECL|SPIM_INTENCLR_STOPPED_Msk|macro|SPIM_INTENCLR_STOPPED_Msk
DECL|SPIM_INTENCLR_STOPPED_Pos|macro|SPIM_INTENCLR_STOPPED_Pos
DECL|SPIM_INTENSET_ENDRX_Disabled|macro|SPIM_INTENSET_ENDRX_Disabled
DECL|SPIM_INTENSET_ENDRX_Enabled|macro|SPIM_INTENSET_ENDRX_Enabled
DECL|SPIM_INTENSET_ENDRX_Msk|macro|SPIM_INTENSET_ENDRX_Msk
DECL|SPIM_INTENSET_ENDRX_Pos|macro|SPIM_INTENSET_ENDRX_Pos
DECL|SPIM_INTENSET_ENDRX_Set|macro|SPIM_INTENSET_ENDRX_Set
DECL|SPIM_INTENSET_ENDTX_Disabled|macro|SPIM_INTENSET_ENDTX_Disabled
DECL|SPIM_INTENSET_ENDTX_Enabled|macro|SPIM_INTENSET_ENDTX_Enabled
DECL|SPIM_INTENSET_ENDTX_Msk|macro|SPIM_INTENSET_ENDTX_Msk
DECL|SPIM_INTENSET_ENDTX_Pos|macro|SPIM_INTENSET_ENDTX_Pos
DECL|SPIM_INTENSET_ENDTX_Set|macro|SPIM_INTENSET_ENDTX_Set
DECL|SPIM_INTENSET_END_Disabled|macro|SPIM_INTENSET_END_Disabled
DECL|SPIM_INTENSET_END_Enabled|macro|SPIM_INTENSET_END_Enabled
DECL|SPIM_INTENSET_END_Msk|macro|SPIM_INTENSET_END_Msk
DECL|SPIM_INTENSET_END_Pos|macro|SPIM_INTENSET_END_Pos
DECL|SPIM_INTENSET_END_Set|macro|SPIM_INTENSET_END_Set
DECL|SPIM_INTENSET_STARTED_Disabled|macro|SPIM_INTENSET_STARTED_Disabled
DECL|SPIM_INTENSET_STARTED_Enabled|macro|SPIM_INTENSET_STARTED_Enabled
DECL|SPIM_INTENSET_STARTED_Msk|macro|SPIM_INTENSET_STARTED_Msk
DECL|SPIM_INTENSET_STARTED_Pos|macro|SPIM_INTENSET_STARTED_Pos
DECL|SPIM_INTENSET_STARTED_Set|macro|SPIM_INTENSET_STARTED_Set
DECL|SPIM_INTENSET_STOPPED_Disabled|macro|SPIM_INTENSET_STOPPED_Disabled
DECL|SPIM_INTENSET_STOPPED_Enabled|macro|SPIM_INTENSET_STOPPED_Enabled
DECL|SPIM_INTENSET_STOPPED_Msk|macro|SPIM_INTENSET_STOPPED_Msk
DECL|SPIM_INTENSET_STOPPED_Pos|macro|SPIM_INTENSET_STOPPED_Pos
DECL|SPIM_INTENSET_STOPPED_Set|macro|SPIM_INTENSET_STOPPED_Set
DECL|SPIM_ORC_ORC_Msk|macro|SPIM_ORC_ORC_Msk
DECL|SPIM_ORC_ORC_Pos|macro|SPIM_ORC_ORC_Pos
DECL|SPIM_PSEL_CSN_CONNECT_Connected|macro|SPIM_PSEL_CSN_CONNECT_Connected
DECL|SPIM_PSEL_CSN_CONNECT_Disconnected|macro|SPIM_PSEL_CSN_CONNECT_Disconnected
DECL|SPIM_PSEL_CSN_CONNECT_Msk|macro|SPIM_PSEL_CSN_CONNECT_Msk
DECL|SPIM_PSEL_CSN_CONNECT_Pos|macro|SPIM_PSEL_CSN_CONNECT_Pos
DECL|SPIM_PSEL_CSN_PIN_Msk|macro|SPIM_PSEL_CSN_PIN_Msk
DECL|SPIM_PSEL_CSN_PIN_Pos|macro|SPIM_PSEL_CSN_PIN_Pos
DECL|SPIM_PSEL_CSN_PORT_Msk|macro|SPIM_PSEL_CSN_PORT_Msk
DECL|SPIM_PSEL_CSN_PORT_Pos|macro|SPIM_PSEL_CSN_PORT_Pos
DECL|SPIM_PSEL_MISO_CONNECT_Connected|macro|SPIM_PSEL_MISO_CONNECT_Connected
DECL|SPIM_PSEL_MISO_CONNECT_Disconnected|macro|SPIM_PSEL_MISO_CONNECT_Disconnected
DECL|SPIM_PSEL_MISO_CONNECT_Msk|macro|SPIM_PSEL_MISO_CONNECT_Msk
DECL|SPIM_PSEL_MISO_CONNECT_Pos|macro|SPIM_PSEL_MISO_CONNECT_Pos
DECL|SPIM_PSEL_MISO_PIN_Msk|macro|SPIM_PSEL_MISO_PIN_Msk
DECL|SPIM_PSEL_MISO_PIN_Pos|macro|SPIM_PSEL_MISO_PIN_Pos
DECL|SPIM_PSEL_MISO_PORT_Msk|macro|SPIM_PSEL_MISO_PORT_Msk
DECL|SPIM_PSEL_MISO_PORT_Pos|macro|SPIM_PSEL_MISO_PORT_Pos
DECL|SPIM_PSEL_MOSI_CONNECT_Connected|macro|SPIM_PSEL_MOSI_CONNECT_Connected
DECL|SPIM_PSEL_MOSI_CONNECT_Disconnected|macro|SPIM_PSEL_MOSI_CONNECT_Disconnected
DECL|SPIM_PSEL_MOSI_CONNECT_Msk|macro|SPIM_PSEL_MOSI_CONNECT_Msk
DECL|SPIM_PSEL_MOSI_CONNECT_Pos|macro|SPIM_PSEL_MOSI_CONNECT_Pos
DECL|SPIM_PSEL_MOSI_PIN_Msk|macro|SPIM_PSEL_MOSI_PIN_Msk
DECL|SPIM_PSEL_MOSI_PIN_Pos|macro|SPIM_PSEL_MOSI_PIN_Pos
DECL|SPIM_PSEL_MOSI_PORT_Msk|macro|SPIM_PSEL_MOSI_PORT_Msk
DECL|SPIM_PSEL_MOSI_PORT_Pos|macro|SPIM_PSEL_MOSI_PORT_Pos
DECL|SPIM_PSEL_SCK_CONNECT_Connected|macro|SPIM_PSEL_SCK_CONNECT_Connected
DECL|SPIM_PSEL_SCK_CONNECT_Disconnected|macro|SPIM_PSEL_SCK_CONNECT_Disconnected
DECL|SPIM_PSEL_SCK_CONNECT_Msk|macro|SPIM_PSEL_SCK_CONNECT_Msk
DECL|SPIM_PSEL_SCK_CONNECT_Pos|macro|SPIM_PSEL_SCK_CONNECT_Pos
DECL|SPIM_PSEL_SCK_PIN_Msk|macro|SPIM_PSEL_SCK_PIN_Msk
DECL|SPIM_PSEL_SCK_PIN_Pos|macro|SPIM_PSEL_SCK_PIN_Pos
DECL|SPIM_PSEL_SCK_PORT_Msk|macro|SPIM_PSEL_SCK_PORT_Msk
DECL|SPIM_PSEL_SCK_PORT_Pos|macro|SPIM_PSEL_SCK_PORT_Pos
DECL|SPIM_RXD_AMOUNT_AMOUNT_Msk|macro|SPIM_RXD_AMOUNT_AMOUNT_Msk
DECL|SPIM_RXD_AMOUNT_AMOUNT_Pos|macro|SPIM_RXD_AMOUNT_AMOUNT_Pos
DECL|SPIM_RXD_LIST_LIST_ArrayList|macro|SPIM_RXD_LIST_LIST_ArrayList
DECL|SPIM_RXD_LIST_LIST_Disabled|macro|SPIM_RXD_LIST_LIST_Disabled
DECL|SPIM_RXD_LIST_LIST_Msk|macro|SPIM_RXD_LIST_LIST_Msk
DECL|SPIM_RXD_LIST_LIST_Pos|macro|SPIM_RXD_LIST_LIST_Pos
DECL|SPIM_RXD_MAXCNT_MAXCNT_Msk|macro|SPIM_RXD_MAXCNT_MAXCNT_Msk
DECL|SPIM_RXD_MAXCNT_MAXCNT_Pos|macro|SPIM_RXD_MAXCNT_MAXCNT_Pos
DECL|SPIM_RXD_PTR_PTR_Msk|macro|SPIM_RXD_PTR_PTR_Msk
DECL|SPIM_RXD_PTR_PTR_Pos|macro|SPIM_RXD_PTR_PTR_Pos
DECL|SPIM_SHORTS_END_START_Disabled|macro|SPIM_SHORTS_END_START_Disabled
DECL|SPIM_SHORTS_END_START_Enabled|macro|SPIM_SHORTS_END_START_Enabled
DECL|SPIM_SHORTS_END_START_Msk|macro|SPIM_SHORTS_END_START_Msk
DECL|SPIM_SHORTS_END_START_Pos|macro|SPIM_SHORTS_END_START_Pos
DECL|SPIM_STALLSTAT_RX_Msk|macro|SPIM_STALLSTAT_RX_Msk
DECL|SPIM_STALLSTAT_RX_NOSTALL|macro|SPIM_STALLSTAT_RX_NOSTALL
DECL|SPIM_STALLSTAT_RX_Pos|macro|SPIM_STALLSTAT_RX_Pos
DECL|SPIM_STALLSTAT_RX_STALL|macro|SPIM_STALLSTAT_RX_STALL
DECL|SPIM_STALLSTAT_TX_Msk|macro|SPIM_STALLSTAT_TX_Msk
DECL|SPIM_STALLSTAT_TX_NOSTALL|macro|SPIM_STALLSTAT_TX_NOSTALL
DECL|SPIM_STALLSTAT_TX_Pos|macro|SPIM_STALLSTAT_TX_Pos
DECL|SPIM_STALLSTAT_TX_STALL|macro|SPIM_STALLSTAT_TX_STALL
DECL|SPIM_TXD_AMOUNT_AMOUNT_Msk|macro|SPIM_TXD_AMOUNT_AMOUNT_Msk
DECL|SPIM_TXD_AMOUNT_AMOUNT_Pos|macro|SPIM_TXD_AMOUNT_AMOUNT_Pos
DECL|SPIM_TXD_LIST_LIST_ArrayList|macro|SPIM_TXD_LIST_LIST_ArrayList
DECL|SPIM_TXD_LIST_LIST_Disabled|macro|SPIM_TXD_LIST_LIST_Disabled
DECL|SPIM_TXD_LIST_LIST_Msk|macro|SPIM_TXD_LIST_LIST_Msk
DECL|SPIM_TXD_LIST_LIST_Pos|macro|SPIM_TXD_LIST_LIST_Pos
DECL|SPIM_TXD_MAXCNT_MAXCNT_Msk|macro|SPIM_TXD_MAXCNT_MAXCNT_Msk
DECL|SPIM_TXD_MAXCNT_MAXCNT_Pos|macro|SPIM_TXD_MAXCNT_MAXCNT_Pos
DECL|SPIM_TXD_PTR_PTR_Msk|macro|SPIM_TXD_PTR_PTR_Msk
DECL|SPIM_TXD_PTR_PTR_Pos|macro|SPIM_TXD_PTR_PTR_Pos
DECL|SPIS_CONFIG_CPHA_Leading|macro|SPIS_CONFIG_CPHA_Leading
DECL|SPIS_CONFIG_CPHA_Msk|macro|SPIS_CONFIG_CPHA_Msk
DECL|SPIS_CONFIG_CPHA_Pos|macro|SPIS_CONFIG_CPHA_Pos
DECL|SPIS_CONFIG_CPHA_Trailing|macro|SPIS_CONFIG_CPHA_Trailing
DECL|SPIS_CONFIG_CPOL_ActiveHigh|macro|SPIS_CONFIG_CPOL_ActiveHigh
DECL|SPIS_CONFIG_CPOL_ActiveLow|macro|SPIS_CONFIG_CPOL_ActiveLow
DECL|SPIS_CONFIG_CPOL_Msk|macro|SPIS_CONFIG_CPOL_Msk
DECL|SPIS_CONFIG_CPOL_Pos|macro|SPIS_CONFIG_CPOL_Pos
DECL|SPIS_CONFIG_ORDER_LsbFirst|macro|SPIS_CONFIG_ORDER_LsbFirst
DECL|SPIS_CONFIG_ORDER_MsbFirst|macro|SPIS_CONFIG_ORDER_MsbFirst
DECL|SPIS_CONFIG_ORDER_Msk|macro|SPIS_CONFIG_ORDER_Msk
DECL|SPIS_CONFIG_ORDER_Pos|macro|SPIS_CONFIG_ORDER_Pos
DECL|SPIS_DEF_DEF_Msk|macro|SPIS_DEF_DEF_Msk
DECL|SPIS_DEF_DEF_Pos|macro|SPIS_DEF_DEF_Pos
DECL|SPIS_ENABLE_ENABLE_Disabled|macro|SPIS_ENABLE_ENABLE_Disabled
DECL|SPIS_ENABLE_ENABLE_Enabled|macro|SPIS_ENABLE_ENABLE_Enabled
DECL|SPIS_ENABLE_ENABLE_Msk|macro|SPIS_ENABLE_ENABLE_Msk
DECL|SPIS_ENABLE_ENABLE_Pos|macro|SPIS_ENABLE_ENABLE_Pos
DECL|SPIS_INTENCLR_ACQUIRED_Clear|macro|SPIS_INTENCLR_ACQUIRED_Clear
DECL|SPIS_INTENCLR_ACQUIRED_Disabled|macro|SPIS_INTENCLR_ACQUIRED_Disabled
DECL|SPIS_INTENCLR_ACQUIRED_Enabled|macro|SPIS_INTENCLR_ACQUIRED_Enabled
DECL|SPIS_INTENCLR_ACQUIRED_Msk|macro|SPIS_INTENCLR_ACQUIRED_Msk
DECL|SPIS_INTENCLR_ACQUIRED_Pos|macro|SPIS_INTENCLR_ACQUIRED_Pos
DECL|SPIS_INTENCLR_ENDRX_Clear|macro|SPIS_INTENCLR_ENDRX_Clear
DECL|SPIS_INTENCLR_ENDRX_Disabled|macro|SPIS_INTENCLR_ENDRX_Disabled
DECL|SPIS_INTENCLR_ENDRX_Enabled|macro|SPIS_INTENCLR_ENDRX_Enabled
DECL|SPIS_INTENCLR_ENDRX_Msk|macro|SPIS_INTENCLR_ENDRX_Msk
DECL|SPIS_INTENCLR_ENDRX_Pos|macro|SPIS_INTENCLR_ENDRX_Pos
DECL|SPIS_INTENCLR_END_Clear|macro|SPIS_INTENCLR_END_Clear
DECL|SPIS_INTENCLR_END_Disabled|macro|SPIS_INTENCLR_END_Disabled
DECL|SPIS_INTENCLR_END_Enabled|macro|SPIS_INTENCLR_END_Enabled
DECL|SPIS_INTENCLR_END_Msk|macro|SPIS_INTENCLR_END_Msk
DECL|SPIS_INTENCLR_END_Pos|macro|SPIS_INTENCLR_END_Pos
DECL|SPIS_INTENSET_ACQUIRED_Disabled|macro|SPIS_INTENSET_ACQUIRED_Disabled
DECL|SPIS_INTENSET_ACQUIRED_Enabled|macro|SPIS_INTENSET_ACQUIRED_Enabled
DECL|SPIS_INTENSET_ACQUIRED_Msk|macro|SPIS_INTENSET_ACQUIRED_Msk
DECL|SPIS_INTENSET_ACQUIRED_Pos|macro|SPIS_INTENSET_ACQUIRED_Pos
DECL|SPIS_INTENSET_ACQUIRED_Set|macro|SPIS_INTENSET_ACQUIRED_Set
DECL|SPIS_INTENSET_ENDRX_Disabled|macro|SPIS_INTENSET_ENDRX_Disabled
DECL|SPIS_INTENSET_ENDRX_Enabled|macro|SPIS_INTENSET_ENDRX_Enabled
DECL|SPIS_INTENSET_ENDRX_Msk|macro|SPIS_INTENSET_ENDRX_Msk
DECL|SPIS_INTENSET_ENDRX_Pos|macro|SPIS_INTENSET_ENDRX_Pos
DECL|SPIS_INTENSET_ENDRX_Set|macro|SPIS_INTENSET_ENDRX_Set
DECL|SPIS_INTENSET_END_Disabled|macro|SPIS_INTENSET_END_Disabled
DECL|SPIS_INTENSET_END_Enabled|macro|SPIS_INTENSET_END_Enabled
DECL|SPIS_INTENSET_END_Msk|macro|SPIS_INTENSET_END_Msk
DECL|SPIS_INTENSET_END_Pos|macro|SPIS_INTENSET_END_Pos
DECL|SPIS_INTENSET_END_Set|macro|SPIS_INTENSET_END_Set
DECL|SPIS_ORC_ORC_Msk|macro|SPIS_ORC_ORC_Msk
DECL|SPIS_ORC_ORC_Pos|macro|SPIS_ORC_ORC_Pos
DECL|SPIS_PSEL_CSN_CONNECT_Connected|macro|SPIS_PSEL_CSN_CONNECT_Connected
DECL|SPIS_PSEL_CSN_CONNECT_Disconnected|macro|SPIS_PSEL_CSN_CONNECT_Disconnected
DECL|SPIS_PSEL_CSN_CONNECT_Msk|macro|SPIS_PSEL_CSN_CONNECT_Msk
DECL|SPIS_PSEL_CSN_CONNECT_Pos|macro|SPIS_PSEL_CSN_CONNECT_Pos
DECL|SPIS_PSEL_CSN_PIN_Msk|macro|SPIS_PSEL_CSN_PIN_Msk
DECL|SPIS_PSEL_CSN_PIN_Pos|macro|SPIS_PSEL_CSN_PIN_Pos
DECL|SPIS_PSEL_CSN_PORT_Msk|macro|SPIS_PSEL_CSN_PORT_Msk
DECL|SPIS_PSEL_CSN_PORT_Pos|macro|SPIS_PSEL_CSN_PORT_Pos
DECL|SPIS_PSEL_MISO_CONNECT_Connected|macro|SPIS_PSEL_MISO_CONNECT_Connected
DECL|SPIS_PSEL_MISO_CONNECT_Disconnected|macro|SPIS_PSEL_MISO_CONNECT_Disconnected
DECL|SPIS_PSEL_MISO_CONNECT_Msk|macro|SPIS_PSEL_MISO_CONNECT_Msk
DECL|SPIS_PSEL_MISO_CONNECT_Pos|macro|SPIS_PSEL_MISO_CONNECT_Pos
DECL|SPIS_PSEL_MISO_PIN_Msk|macro|SPIS_PSEL_MISO_PIN_Msk
DECL|SPIS_PSEL_MISO_PIN_Pos|macro|SPIS_PSEL_MISO_PIN_Pos
DECL|SPIS_PSEL_MISO_PORT_Msk|macro|SPIS_PSEL_MISO_PORT_Msk
DECL|SPIS_PSEL_MISO_PORT_Pos|macro|SPIS_PSEL_MISO_PORT_Pos
DECL|SPIS_PSEL_MOSI_CONNECT_Connected|macro|SPIS_PSEL_MOSI_CONNECT_Connected
DECL|SPIS_PSEL_MOSI_CONNECT_Disconnected|macro|SPIS_PSEL_MOSI_CONNECT_Disconnected
DECL|SPIS_PSEL_MOSI_CONNECT_Msk|macro|SPIS_PSEL_MOSI_CONNECT_Msk
DECL|SPIS_PSEL_MOSI_CONNECT_Pos|macro|SPIS_PSEL_MOSI_CONNECT_Pos
DECL|SPIS_PSEL_MOSI_PIN_Msk|macro|SPIS_PSEL_MOSI_PIN_Msk
DECL|SPIS_PSEL_MOSI_PIN_Pos|macro|SPIS_PSEL_MOSI_PIN_Pos
DECL|SPIS_PSEL_MOSI_PORT_Msk|macro|SPIS_PSEL_MOSI_PORT_Msk
DECL|SPIS_PSEL_MOSI_PORT_Pos|macro|SPIS_PSEL_MOSI_PORT_Pos
DECL|SPIS_PSEL_SCK_CONNECT_Connected|macro|SPIS_PSEL_SCK_CONNECT_Connected
DECL|SPIS_PSEL_SCK_CONNECT_Disconnected|macro|SPIS_PSEL_SCK_CONNECT_Disconnected
DECL|SPIS_PSEL_SCK_CONNECT_Msk|macro|SPIS_PSEL_SCK_CONNECT_Msk
DECL|SPIS_PSEL_SCK_CONNECT_Pos|macro|SPIS_PSEL_SCK_CONNECT_Pos
DECL|SPIS_PSEL_SCK_PIN_Msk|macro|SPIS_PSEL_SCK_PIN_Msk
DECL|SPIS_PSEL_SCK_PIN_Pos|macro|SPIS_PSEL_SCK_PIN_Pos
DECL|SPIS_PSEL_SCK_PORT_Msk|macro|SPIS_PSEL_SCK_PORT_Msk
DECL|SPIS_PSEL_SCK_PORT_Pos|macro|SPIS_PSEL_SCK_PORT_Pos
DECL|SPIS_RXD_AMOUNT_AMOUNT_Msk|macro|SPIS_RXD_AMOUNT_AMOUNT_Msk
DECL|SPIS_RXD_AMOUNT_AMOUNT_Pos|macro|SPIS_RXD_AMOUNT_AMOUNT_Pos
DECL|SPIS_RXD_MAXCNT_MAXCNT_Msk|macro|SPIS_RXD_MAXCNT_MAXCNT_Msk
DECL|SPIS_RXD_MAXCNT_MAXCNT_Pos|macro|SPIS_RXD_MAXCNT_MAXCNT_Pos
DECL|SPIS_RXD_PTR_PTR_Msk|macro|SPIS_RXD_PTR_PTR_Msk
DECL|SPIS_RXD_PTR_PTR_Pos|macro|SPIS_RXD_PTR_PTR_Pos
DECL|SPIS_SEMSTAT_SEMSTAT_CPUPending|macro|SPIS_SEMSTAT_SEMSTAT_CPUPending
DECL|SPIS_SEMSTAT_SEMSTAT_CPU|macro|SPIS_SEMSTAT_SEMSTAT_CPU
DECL|SPIS_SEMSTAT_SEMSTAT_Free|macro|SPIS_SEMSTAT_SEMSTAT_Free
DECL|SPIS_SEMSTAT_SEMSTAT_Msk|macro|SPIS_SEMSTAT_SEMSTAT_Msk
DECL|SPIS_SEMSTAT_SEMSTAT_Pos|macro|SPIS_SEMSTAT_SEMSTAT_Pos
DECL|SPIS_SEMSTAT_SEMSTAT_SPIS|macro|SPIS_SEMSTAT_SEMSTAT_SPIS
DECL|SPIS_SHORTS_END_ACQUIRE_Disabled|macro|SPIS_SHORTS_END_ACQUIRE_Disabled
DECL|SPIS_SHORTS_END_ACQUIRE_Enabled|macro|SPIS_SHORTS_END_ACQUIRE_Enabled
DECL|SPIS_SHORTS_END_ACQUIRE_Msk|macro|SPIS_SHORTS_END_ACQUIRE_Msk
DECL|SPIS_SHORTS_END_ACQUIRE_Pos|macro|SPIS_SHORTS_END_ACQUIRE_Pos
DECL|SPIS_STATUS_OVERFLOW_Clear|macro|SPIS_STATUS_OVERFLOW_Clear
DECL|SPIS_STATUS_OVERFLOW_Msk|macro|SPIS_STATUS_OVERFLOW_Msk
DECL|SPIS_STATUS_OVERFLOW_NotPresent|macro|SPIS_STATUS_OVERFLOW_NotPresent
DECL|SPIS_STATUS_OVERFLOW_Pos|macro|SPIS_STATUS_OVERFLOW_Pos
DECL|SPIS_STATUS_OVERFLOW_Present|macro|SPIS_STATUS_OVERFLOW_Present
DECL|SPIS_STATUS_OVERREAD_Clear|macro|SPIS_STATUS_OVERREAD_Clear
DECL|SPIS_STATUS_OVERREAD_Msk|macro|SPIS_STATUS_OVERREAD_Msk
DECL|SPIS_STATUS_OVERREAD_NotPresent|macro|SPIS_STATUS_OVERREAD_NotPresent
DECL|SPIS_STATUS_OVERREAD_Pos|macro|SPIS_STATUS_OVERREAD_Pos
DECL|SPIS_STATUS_OVERREAD_Present|macro|SPIS_STATUS_OVERREAD_Present
DECL|SPIS_TXD_AMOUNT_AMOUNT_Msk|macro|SPIS_TXD_AMOUNT_AMOUNT_Msk
DECL|SPIS_TXD_AMOUNT_AMOUNT_Pos|macro|SPIS_TXD_AMOUNT_AMOUNT_Pos
DECL|SPIS_TXD_MAXCNT_MAXCNT_Msk|macro|SPIS_TXD_MAXCNT_MAXCNT_Msk
DECL|SPIS_TXD_MAXCNT_MAXCNT_Pos|macro|SPIS_TXD_MAXCNT_MAXCNT_Pos
DECL|SPIS_TXD_PTR_PTR_Msk|macro|SPIS_TXD_PTR_PTR_Msk
DECL|SPIS_TXD_PTR_PTR_Pos|macro|SPIS_TXD_PTR_PTR_Pos
DECL|SPI_CONFIG_CPHA_Leading|macro|SPI_CONFIG_CPHA_Leading
DECL|SPI_CONFIG_CPHA_Msk|macro|SPI_CONFIG_CPHA_Msk
DECL|SPI_CONFIG_CPHA_Pos|macro|SPI_CONFIG_CPHA_Pos
DECL|SPI_CONFIG_CPHA_Trailing|macro|SPI_CONFIG_CPHA_Trailing
DECL|SPI_CONFIG_CPOL_ActiveHigh|macro|SPI_CONFIG_CPOL_ActiveHigh
DECL|SPI_CONFIG_CPOL_ActiveLow|macro|SPI_CONFIG_CPOL_ActiveLow
DECL|SPI_CONFIG_CPOL_Msk|macro|SPI_CONFIG_CPOL_Msk
DECL|SPI_CONFIG_CPOL_Pos|macro|SPI_CONFIG_CPOL_Pos
DECL|SPI_CONFIG_ORDER_LsbFirst|macro|SPI_CONFIG_ORDER_LsbFirst
DECL|SPI_CONFIG_ORDER_MsbFirst|macro|SPI_CONFIG_ORDER_MsbFirst
DECL|SPI_CONFIG_ORDER_Msk|macro|SPI_CONFIG_ORDER_Msk
DECL|SPI_CONFIG_ORDER_Pos|macro|SPI_CONFIG_ORDER_Pos
DECL|SPI_ENABLE_ENABLE_Disabled|macro|SPI_ENABLE_ENABLE_Disabled
DECL|SPI_ENABLE_ENABLE_Enabled|macro|SPI_ENABLE_ENABLE_Enabled
DECL|SPI_ENABLE_ENABLE_Msk|macro|SPI_ENABLE_ENABLE_Msk
DECL|SPI_ENABLE_ENABLE_Pos|macro|SPI_ENABLE_ENABLE_Pos
DECL|SPI_FREQUENCY_FREQUENCY_K125|macro|SPI_FREQUENCY_FREQUENCY_K125
DECL|SPI_FREQUENCY_FREQUENCY_K250|macro|SPI_FREQUENCY_FREQUENCY_K250
DECL|SPI_FREQUENCY_FREQUENCY_K500|macro|SPI_FREQUENCY_FREQUENCY_K500
DECL|SPI_FREQUENCY_FREQUENCY_M1|macro|SPI_FREQUENCY_FREQUENCY_M1
DECL|SPI_FREQUENCY_FREQUENCY_M2|macro|SPI_FREQUENCY_FREQUENCY_M2
DECL|SPI_FREQUENCY_FREQUENCY_M4|macro|SPI_FREQUENCY_FREQUENCY_M4
DECL|SPI_FREQUENCY_FREQUENCY_M8|macro|SPI_FREQUENCY_FREQUENCY_M8
DECL|SPI_FREQUENCY_FREQUENCY_Msk|macro|SPI_FREQUENCY_FREQUENCY_Msk
DECL|SPI_FREQUENCY_FREQUENCY_Pos|macro|SPI_FREQUENCY_FREQUENCY_Pos
DECL|SPI_INTENCLR_READY_Clear|macro|SPI_INTENCLR_READY_Clear
DECL|SPI_INTENCLR_READY_Disabled|macro|SPI_INTENCLR_READY_Disabled
DECL|SPI_INTENCLR_READY_Enabled|macro|SPI_INTENCLR_READY_Enabled
DECL|SPI_INTENCLR_READY_Msk|macro|SPI_INTENCLR_READY_Msk
DECL|SPI_INTENCLR_READY_Pos|macro|SPI_INTENCLR_READY_Pos
DECL|SPI_INTENSET_READY_Disabled|macro|SPI_INTENSET_READY_Disabled
DECL|SPI_INTENSET_READY_Enabled|macro|SPI_INTENSET_READY_Enabled
DECL|SPI_INTENSET_READY_Msk|macro|SPI_INTENSET_READY_Msk
DECL|SPI_INTENSET_READY_Pos|macro|SPI_INTENSET_READY_Pos
DECL|SPI_INTENSET_READY_Set|macro|SPI_INTENSET_READY_Set
DECL|SPI_PSEL_MISO_CONNECT_Connected|macro|SPI_PSEL_MISO_CONNECT_Connected
DECL|SPI_PSEL_MISO_CONNECT_Disconnected|macro|SPI_PSEL_MISO_CONNECT_Disconnected
DECL|SPI_PSEL_MISO_CONNECT_Msk|macro|SPI_PSEL_MISO_CONNECT_Msk
DECL|SPI_PSEL_MISO_CONNECT_Pos|macro|SPI_PSEL_MISO_CONNECT_Pos
DECL|SPI_PSEL_MISO_PIN_Msk|macro|SPI_PSEL_MISO_PIN_Msk
DECL|SPI_PSEL_MISO_PIN_Pos|macro|SPI_PSEL_MISO_PIN_Pos
DECL|SPI_PSEL_MISO_PORT_Msk|macro|SPI_PSEL_MISO_PORT_Msk
DECL|SPI_PSEL_MISO_PORT_Pos|macro|SPI_PSEL_MISO_PORT_Pos
DECL|SPI_PSEL_MOSI_CONNECT_Connected|macro|SPI_PSEL_MOSI_CONNECT_Connected
DECL|SPI_PSEL_MOSI_CONNECT_Disconnected|macro|SPI_PSEL_MOSI_CONNECT_Disconnected
DECL|SPI_PSEL_MOSI_CONNECT_Msk|macro|SPI_PSEL_MOSI_CONNECT_Msk
DECL|SPI_PSEL_MOSI_CONNECT_Pos|macro|SPI_PSEL_MOSI_CONNECT_Pos
DECL|SPI_PSEL_MOSI_PIN_Msk|macro|SPI_PSEL_MOSI_PIN_Msk
DECL|SPI_PSEL_MOSI_PIN_Pos|macro|SPI_PSEL_MOSI_PIN_Pos
DECL|SPI_PSEL_MOSI_PORT_Msk|macro|SPI_PSEL_MOSI_PORT_Msk
DECL|SPI_PSEL_MOSI_PORT_Pos|macro|SPI_PSEL_MOSI_PORT_Pos
DECL|SPI_PSEL_SCK_CONNECT_Connected|macro|SPI_PSEL_SCK_CONNECT_Connected
DECL|SPI_PSEL_SCK_CONNECT_Disconnected|macro|SPI_PSEL_SCK_CONNECT_Disconnected
DECL|SPI_PSEL_SCK_CONNECT_Msk|macro|SPI_PSEL_SCK_CONNECT_Msk
DECL|SPI_PSEL_SCK_CONNECT_Pos|macro|SPI_PSEL_SCK_CONNECT_Pos
DECL|SPI_PSEL_SCK_PIN_Msk|macro|SPI_PSEL_SCK_PIN_Msk
DECL|SPI_PSEL_SCK_PIN_Pos|macro|SPI_PSEL_SCK_PIN_Pos
DECL|SPI_PSEL_SCK_PORT_Msk|macro|SPI_PSEL_SCK_PORT_Msk
DECL|SPI_PSEL_SCK_PORT_Pos|macro|SPI_PSEL_SCK_PORT_Pos
DECL|SPI_RXD_RXD_Msk|macro|SPI_RXD_RXD_Msk
DECL|SPI_RXD_RXD_Pos|macro|SPI_RXD_RXD_Pos
DECL|SPI_TXD_TXD_Msk|macro|SPI_TXD_TXD_Msk
DECL|SPI_TXD_TXD_Pos|macro|SPI_TXD_TXD_Pos
DECL|TEMP_A0_A0_Msk|macro|TEMP_A0_A0_Msk
DECL|TEMP_A0_A0_Pos|macro|TEMP_A0_A0_Pos
DECL|TEMP_A1_A1_Msk|macro|TEMP_A1_A1_Msk
DECL|TEMP_A1_A1_Pos|macro|TEMP_A1_A1_Pos
DECL|TEMP_A2_A2_Msk|macro|TEMP_A2_A2_Msk
DECL|TEMP_A2_A2_Pos|macro|TEMP_A2_A2_Pos
DECL|TEMP_A3_A3_Msk|macro|TEMP_A3_A3_Msk
DECL|TEMP_A3_A3_Pos|macro|TEMP_A3_A3_Pos
DECL|TEMP_A4_A4_Msk|macro|TEMP_A4_A4_Msk
DECL|TEMP_A4_A4_Pos|macro|TEMP_A4_A4_Pos
DECL|TEMP_A5_A5_Msk|macro|TEMP_A5_A5_Msk
DECL|TEMP_A5_A5_Pos|macro|TEMP_A5_A5_Pos
DECL|TEMP_B0_B0_Msk|macro|TEMP_B0_B0_Msk
DECL|TEMP_B0_B0_Pos|macro|TEMP_B0_B0_Pos
DECL|TEMP_B1_B1_Msk|macro|TEMP_B1_B1_Msk
DECL|TEMP_B1_B1_Pos|macro|TEMP_B1_B1_Pos
DECL|TEMP_B2_B2_Msk|macro|TEMP_B2_B2_Msk
DECL|TEMP_B2_B2_Pos|macro|TEMP_B2_B2_Pos
DECL|TEMP_B3_B3_Msk|macro|TEMP_B3_B3_Msk
DECL|TEMP_B3_B3_Pos|macro|TEMP_B3_B3_Pos
DECL|TEMP_B4_B4_Msk|macro|TEMP_B4_B4_Msk
DECL|TEMP_B4_B4_Pos|macro|TEMP_B4_B4_Pos
DECL|TEMP_B5_B5_Msk|macro|TEMP_B5_B5_Msk
DECL|TEMP_B5_B5_Pos|macro|TEMP_B5_B5_Pos
DECL|TEMP_INTENCLR_DATARDY_Clear|macro|TEMP_INTENCLR_DATARDY_Clear
DECL|TEMP_INTENCLR_DATARDY_Disabled|macro|TEMP_INTENCLR_DATARDY_Disabled
DECL|TEMP_INTENCLR_DATARDY_Enabled|macro|TEMP_INTENCLR_DATARDY_Enabled
DECL|TEMP_INTENCLR_DATARDY_Msk|macro|TEMP_INTENCLR_DATARDY_Msk
DECL|TEMP_INTENCLR_DATARDY_Pos|macro|TEMP_INTENCLR_DATARDY_Pos
DECL|TEMP_INTENSET_DATARDY_Disabled|macro|TEMP_INTENSET_DATARDY_Disabled
DECL|TEMP_INTENSET_DATARDY_Enabled|macro|TEMP_INTENSET_DATARDY_Enabled
DECL|TEMP_INTENSET_DATARDY_Msk|macro|TEMP_INTENSET_DATARDY_Msk
DECL|TEMP_INTENSET_DATARDY_Pos|macro|TEMP_INTENSET_DATARDY_Pos
DECL|TEMP_INTENSET_DATARDY_Set|macro|TEMP_INTENSET_DATARDY_Set
DECL|TEMP_T0_T0_Msk|macro|TEMP_T0_T0_Msk
DECL|TEMP_T0_T0_Pos|macro|TEMP_T0_T0_Pos
DECL|TEMP_T1_T1_Msk|macro|TEMP_T1_T1_Msk
DECL|TEMP_T1_T1_Pos|macro|TEMP_T1_T1_Pos
DECL|TEMP_T2_T2_Msk|macro|TEMP_T2_T2_Msk
DECL|TEMP_T2_T2_Pos|macro|TEMP_T2_T2_Pos
DECL|TEMP_T3_T3_Msk|macro|TEMP_T3_T3_Msk
DECL|TEMP_T3_T3_Pos|macro|TEMP_T3_T3_Pos
DECL|TEMP_T4_T4_Msk|macro|TEMP_T4_T4_Msk
DECL|TEMP_T4_T4_Pos|macro|TEMP_T4_T4_Pos
DECL|TEMP_TEMP_TEMP_Msk|macro|TEMP_TEMP_TEMP_Msk
DECL|TEMP_TEMP_TEMP_Pos|macro|TEMP_TEMP_TEMP_Pos
DECL|TIMER_BITMODE_BITMODE_08Bit|macro|TIMER_BITMODE_BITMODE_08Bit
DECL|TIMER_BITMODE_BITMODE_16Bit|macro|TIMER_BITMODE_BITMODE_16Bit
DECL|TIMER_BITMODE_BITMODE_24Bit|macro|TIMER_BITMODE_BITMODE_24Bit
DECL|TIMER_BITMODE_BITMODE_32Bit|macro|TIMER_BITMODE_BITMODE_32Bit
DECL|TIMER_BITMODE_BITMODE_Msk|macro|TIMER_BITMODE_BITMODE_Msk
DECL|TIMER_BITMODE_BITMODE_Pos|macro|TIMER_BITMODE_BITMODE_Pos
DECL|TIMER_CC_CC_Msk|macro|TIMER_CC_CC_Msk
DECL|TIMER_CC_CC_Pos|macro|TIMER_CC_CC_Pos
DECL|TIMER_INTENCLR_COMPARE0_Clear|macro|TIMER_INTENCLR_COMPARE0_Clear
DECL|TIMER_INTENCLR_COMPARE0_Disabled|macro|TIMER_INTENCLR_COMPARE0_Disabled
DECL|TIMER_INTENCLR_COMPARE0_Enabled|macro|TIMER_INTENCLR_COMPARE0_Enabled
DECL|TIMER_INTENCLR_COMPARE0_Msk|macro|TIMER_INTENCLR_COMPARE0_Msk
DECL|TIMER_INTENCLR_COMPARE0_Pos|macro|TIMER_INTENCLR_COMPARE0_Pos
DECL|TIMER_INTENCLR_COMPARE1_Clear|macro|TIMER_INTENCLR_COMPARE1_Clear
DECL|TIMER_INTENCLR_COMPARE1_Disabled|macro|TIMER_INTENCLR_COMPARE1_Disabled
DECL|TIMER_INTENCLR_COMPARE1_Enabled|macro|TIMER_INTENCLR_COMPARE1_Enabled
DECL|TIMER_INTENCLR_COMPARE1_Msk|macro|TIMER_INTENCLR_COMPARE1_Msk
DECL|TIMER_INTENCLR_COMPARE1_Pos|macro|TIMER_INTENCLR_COMPARE1_Pos
DECL|TIMER_INTENCLR_COMPARE2_Clear|macro|TIMER_INTENCLR_COMPARE2_Clear
DECL|TIMER_INTENCLR_COMPARE2_Disabled|macro|TIMER_INTENCLR_COMPARE2_Disabled
DECL|TIMER_INTENCLR_COMPARE2_Enabled|macro|TIMER_INTENCLR_COMPARE2_Enabled
DECL|TIMER_INTENCLR_COMPARE2_Msk|macro|TIMER_INTENCLR_COMPARE2_Msk
DECL|TIMER_INTENCLR_COMPARE2_Pos|macro|TIMER_INTENCLR_COMPARE2_Pos
DECL|TIMER_INTENCLR_COMPARE3_Clear|macro|TIMER_INTENCLR_COMPARE3_Clear
DECL|TIMER_INTENCLR_COMPARE3_Disabled|macro|TIMER_INTENCLR_COMPARE3_Disabled
DECL|TIMER_INTENCLR_COMPARE3_Enabled|macro|TIMER_INTENCLR_COMPARE3_Enabled
DECL|TIMER_INTENCLR_COMPARE3_Msk|macro|TIMER_INTENCLR_COMPARE3_Msk
DECL|TIMER_INTENCLR_COMPARE3_Pos|macro|TIMER_INTENCLR_COMPARE3_Pos
DECL|TIMER_INTENCLR_COMPARE4_Clear|macro|TIMER_INTENCLR_COMPARE4_Clear
DECL|TIMER_INTENCLR_COMPARE4_Disabled|macro|TIMER_INTENCLR_COMPARE4_Disabled
DECL|TIMER_INTENCLR_COMPARE4_Enabled|macro|TIMER_INTENCLR_COMPARE4_Enabled
DECL|TIMER_INTENCLR_COMPARE4_Msk|macro|TIMER_INTENCLR_COMPARE4_Msk
DECL|TIMER_INTENCLR_COMPARE4_Pos|macro|TIMER_INTENCLR_COMPARE4_Pos
DECL|TIMER_INTENCLR_COMPARE5_Clear|macro|TIMER_INTENCLR_COMPARE5_Clear
DECL|TIMER_INTENCLR_COMPARE5_Disabled|macro|TIMER_INTENCLR_COMPARE5_Disabled
DECL|TIMER_INTENCLR_COMPARE5_Enabled|macro|TIMER_INTENCLR_COMPARE5_Enabled
DECL|TIMER_INTENCLR_COMPARE5_Msk|macro|TIMER_INTENCLR_COMPARE5_Msk
DECL|TIMER_INTENCLR_COMPARE5_Pos|macro|TIMER_INTENCLR_COMPARE5_Pos
DECL|TIMER_INTENSET_COMPARE0_Disabled|macro|TIMER_INTENSET_COMPARE0_Disabled
DECL|TIMER_INTENSET_COMPARE0_Enabled|macro|TIMER_INTENSET_COMPARE0_Enabled
DECL|TIMER_INTENSET_COMPARE0_Msk|macro|TIMER_INTENSET_COMPARE0_Msk
DECL|TIMER_INTENSET_COMPARE0_Pos|macro|TIMER_INTENSET_COMPARE0_Pos
DECL|TIMER_INTENSET_COMPARE0_Set|macro|TIMER_INTENSET_COMPARE0_Set
DECL|TIMER_INTENSET_COMPARE1_Disabled|macro|TIMER_INTENSET_COMPARE1_Disabled
DECL|TIMER_INTENSET_COMPARE1_Enabled|macro|TIMER_INTENSET_COMPARE1_Enabled
DECL|TIMER_INTENSET_COMPARE1_Msk|macro|TIMER_INTENSET_COMPARE1_Msk
DECL|TIMER_INTENSET_COMPARE1_Pos|macro|TIMER_INTENSET_COMPARE1_Pos
DECL|TIMER_INTENSET_COMPARE1_Set|macro|TIMER_INTENSET_COMPARE1_Set
DECL|TIMER_INTENSET_COMPARE2_Disabled|macro|TIMER_INTENSET_COMPARE2_Disabled
DECL|TIMER_INTENSET_COMPARE2_Enabled|macro|TIMER_INTENSET_COMPARE2_Enabled
DECL|TIMER_INTENSET_COMPARE2_Msk|macro|TIMER_INTENSET_COMPARE2_Msk
DECL|TIMER_INTENSET_COMPARE2_Pos|macro|TIMER_INTENSET_COMPARE2_Pos
DECL|TIMER_INTENSET_COMPARE2_Set|macro|TIMER_INTENSET_COMPARE2_Set
DECL|TIMER_INTENSET_COMPARE3_Disabled|macro|TIMER_INTENSET_COMPARE3_Disabled
DECL|TIMER_INTENSET_COMPARE3_Enabled|macro|TIMER_INTENSET_COMPARE3_Enabled
DECL|TIMER_INTENSET_COMPARE3_Msk|macro|TIMER_INTENSET_COMPARE3_Msk
DECL|TIMER_INTENSET_COMPARE3_Pos|macro|TIMER_INTENSET_COMPARE3_Pos
DECL|TIMER_INTENSET_COMPARE3_Set|macro|TIMER_INTENSET_COMPARE3_Set
DECL|TIMER_INTENSET_COMPARE4_Disabled|macro|TIMER_INTENSET_COMPARE4_Disabled
DECL|TIMER_INTENSET_COMPARE4_Enabled|macro|TIMER_INTENSET_COMPARE4_Enabled
DECL|TIMER_INTENSET_COMPARE4_Msk|macro|TIMER_INTENSET_COMPARE4_Msk
DECL|TIMER_INTENSET_COMPARE4_Pos|macro|TIMER_INTENSET_COMPARE4_Pos
DECL|TIMER_INTENSET_COMPARE4_Set|macro|TIMER_INTENSET_COMPARE4_Set
DECL|TIMER_INTENSET_COMPARE5_Disabled|macro|TIMER_INTENSET_COMPARE5_Disabled
DECL|TIMER_INTENSET_COMPARE5_Enabled|macro|TIMER_INTENSET_COMPARE5_Enabled
DECL|TIMER_INTENSET_COMPARE5_Msk|macro|TIMER_INTENSET_COMPARE5_Msk
DECL|TIMER_INTENSET_COMPARE5_Pos|macro|TIMER_INTENSET_COMPARE5_Pos
DECL|TIMER_INTENSET_COMPARE5_Set|macro|TIMER_INTENSET_COMPARE5_Set
DECL|TIMER_MODE_MODE_Counter|macro|TIMER_MODE_MODE_Counter
DECL|TIMER_MODE_MODE_LowPowerCounter|macro|TIMER_MODE_MODE_LowPowerCounter
DECL|TIMER_MODE_MODE_Msk|macro|TIMER_MODE_MODE_Msk
DECL|TIMER_MODE_MODE_Pos|macro|TIMER_MODE_MODE_Pos
DECL|TIMER_MODE_MODE_Timer|macro|TIMER_MODE_MODE_Timer
DECL|TIMER_PRESCALER_PRESCALER_Msk|macro|TIMER_PRESCALER_PRESCALER_Msk
DECL|TIMER_PRESCALER_PRESCALER_Pos|macro|TIMER_PRESCALER_PRESCALER_Pos
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE0_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE0_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE0_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE0_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE0_STOP_Disabled|macro|TIMER_SHORTS_COMPARE0_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE0_STOP_Enabled|macro|TIMER_SHORTS_COMPARE0_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE0_STOP_Msk|macro|TIMER_SHORTS_COMPARE0_STOP_Msk
DECL|TIMER_SHORTS_COMPARE0_STOP_Pos|macro|TIMER_SHORTS_COMPARE0_STOP_Pos
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE1_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE1_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE1_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE1_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE1_STOP_Disabled|macro|TIMER_SHORTS_COMPARE1_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE1_STOP_Enabled|macro|TIMER_SHORTS_COMPARE1_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE1_STOP_Msk|macro|TIMER_SHORTS_COMPARE1_STOP_Msk
DECL|TIMER_SHORTS_COMPARE1_STOP_Pos|macro|TIMER_SHORTS_COMPARE1_STOP_Pos
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE2_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE2_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE2_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE2_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE2_STOP_Disabled|macro|TIMER_SHORTS_COMPARE2_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE2_STOP_Enabled|macro|TIMER_SHORTS_COMPARE2_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE2_STOP_Msk|macro|TIMER_SHORTS_COMPARE2_STOP_Msk
DECL|TIMER_SHORTS_COMPARE2_STOP_Pos|macro|TIMER_SHORTS_COMPARE2_STOP_Pos
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE3_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE3_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE3_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE3_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE3_STOP_Disabled|macro|TIMER_SHORTS_COMPARE3_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE3_STOP_Enabled|macro|TIMER_SHORTS_COMPARE3_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE3_STOP_Msk|macro|TIMER_SHORTS_COMPARE3_STOP_Msk
DECL|TIMER_SHORTS_COMPARE3_STOP_Pos|macro|TIMER_SHORTS_COMPARE3_STOP_Pos
DECL|TIMER_SHORTS_COMPARE4_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE4_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE4_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE4_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE4_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE4_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE4_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE4_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE4_STOP_Disabled|macro|TIMER_SHORTS_COMPARE4_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE4_STOP_Enabled|macro|TIMER_SHORTS_COMPARE4_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE4_STOP_Msk|macro|TIMER_SHORTS_COMPARE4_STOP_Msk
DECL|TIMER_SHORTS_COMPARE4_STOP_Pos|macro|TIMER_SHORTS_COMPARE4_STOP_Pos
DECL|TIMER_SHORTS_COMPARE5_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE5_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE5_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE5_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE5_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE5_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE5_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE5_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE5_STOP_Disabled|macro|TIMER_SHORTS_COMPARE5_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE5_STOP_Enabled|macro|TIMER_SHORTS_COMPARE5_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE5_STOP_Msk|macro|TIMER_SHORTS_COMPARE5_STOP_Msk
DECL|TIMER_SHORTS_COMPARE5_STOP_Pos|macro|TIMER_SHORTS_COMPARE5_STOP_Pos
DECL|TIMER_STATUS_STATUS_Msk|macro|TIMER_STATUS_STATUS_Msk
DECL|TIMER_STATUS_STATUS_Pos|macro|TIMER_STATUS_STATUS_Pos
DECL|TIMER_STATUS_STATUS_Started|macro|TIMER_STATUS_STATUS_Started
DECL|TIMER_STATUS_STATUS_Stopped|macro|TIMER_STATUS_STATUS_Stopped
DECL|TWIM_ADDRESS_ADDRESS_Msk|macro|TWIM_ADDRESS_ADDRESS_Msk
DECL|TWIM_ADDRESS_ADDRESS_Pos|macro|TWIM_ADDRESS_ADDRESS_Pos
DECL|TWIM_ENABLE_ENABLE_Disabled|macro|TWIM_ENABLE_ENABLE_Disabled
DECL|TWIM_ENABLE_ENABLE_Enabled|macro|TWIM_ENABLE_ENABLE_Enabled
DECL|TWIM_ENABLE_ENABLE_Msk|macro|TWIM_ENABLE_ENABLE_Msk
DECL|TWIM_ENABLE_ENABLE_Pos|macro|TWIM_ENABLE_ENABLE_Pos
DECL|TWIM_ERRORSRC_ANACK_Msk|macro|TWIM_ERRORSRC_ANACK_Msk
DECL|TWIM_ERRORSRC_ANACK_NotReceived|macro|TWIM_ERRORSRC_ANACK_NotReceived
DECL|TWIM_ERRORSRC_ANACK_Pos|macro|TWIM_ERRORSRC_ANACK_Pos
DECL|TWIM_ERRORSRC_ANACK_Received|macro|TWIM_ERRORSRC_ANACK_Received
DECL|TWIM_ERRORSRC_DNACK_Msk|macro|TWIM_ERRORSRC_DNACK_Msk
DECL|TWIM_ERRORSRC_DNACK_NotReceived|macro|TWIM_ERRORSRC_DNACK_NotReceived
DECL|TWIM_ERRORSRC_DNACK_Pos|macro|TWIM_ERRORSRC_DNACK_Pos
DECL|TWIM_ERRORSRC_DNACK_Received|macro|TWIM_ERRORSRC_DNACK_Received
DECL|TWIM_ERRORSRC_OVERRUN_Msk|macro|TWIM_ERRORSRC_OVERRUN_Msk
DECL|TWIM_ERRORSRC_OVERRUN_NotReceived|macro|TWIM_ERRORSRC_OVERRUN_NotReceived
DECL|TWIM_ERRORSRC_OVERRUN_Pos|macro|TWIM_ERRORSRC_OVERRUN_Pos
DECL|TWIM_ERRORSRC_OVERRUN_Received|macro|TWIM_ERRORSRC_OVERRUN_Received
DECL|TWIM_FREQUENCY_FREQUENCY_K100|macro|TWIM_FREQUENCY_FREQUENCY_K100
DECL|TWIM_FREQUENCY_FREQUENCY_K250|macro|TWIM_FREQUENCY_FREQUENCY_K250
DECL|TWIM_FREQUENCY_FREQUENCY_K400|macro|TWIM_FREQUENCY_FREQUENCY_K400
DECL|TWIM_FREQUENCY_FREQUENCY_Msk|macro|TWIM_FREQUENCY_FREQUENCY_Msk
DECL|TWIM_FREQUENCY_FREQUENCY_Pos|macro|TWIM_FREQUENCY_FREQUENCY_Pos
DECL|TWIM_INTENCLR_ERROR_Clear|macro|TWIM_INTENCLR_ERROR_Clear
DECL|TWIM_INTENCLR_ERROR_Disabled|macro|TWIM_INTENCLR_ERROR_Disabled
DECL|TWIM_INTENCLR_ERROR_Enabled|macro|TWIM_INTENCLR_ERROR_Enabled
DECL|TWIM_INTENCLR_ERROR_Msk|macro|TWIM_INTENCLR_ERROR_Msk
DECL|TWIM_INTENCLR_ERROR_Pos|macro|TWIM_INTENCLR_ERROR_Pos
DECL|TWIM_INTENCLR_LASTRX_Clear|macro|TWIM_INTENCLR_LASTRX_Clear
DECL|TWIM_INTENCLR_LASTRX_Disabled|macro|TWIM_INTENCLR_LASTRX_Disabled
DECL|TWIM_INTENCLR_LASTRX_Enabled|macro|TWIM_INTENCLR_LASTRX_Enabled
DECL|TWIM_INTENCLR_LASTRX_Msk|macro|TWIM_INTENCLR_LASTRX_Msk
DECL|TWIM_INTENCLR_LASTRX_Pos|macro|TWIM_INTENCLR_LASTRX_Pos
DECL|TWIM_INTENCLR_LASTTX_Clear|macro|TWIM_INTENCLR_LASTTX_Clear
DECL|TWIM_INTENCLR_LASTTX_Disabled|macro|TWIM_INTENCLR_LASTTX_Disabled
DECL|TWIM_INTENCLR_LASTTX_Enabled|macro|TWIM_INTENCLR_LASTTX_Enabled
DECL|TWIM_INTENCLR_LASTTX_Msk|macro|TWIM_INTENCLR_LASTTX_Msk
DECL|TWIM_INTENCLR_LASTTX_Pos|macro|TWIM_INTENCLR_LASTTX_Pos
DECL|TWIM_INTENCLR_RXSTARTED_Clear|macro|TWIM_INTENCLR_RXSTARTED_Clear
DECL|TWIM_INTENCLR_RXSTARTED_Disabled|macro|TWIM_INTENCLR_RXSTARTED_Disabled
DECL|TWIM_INTENCLR_RXSTARTED_Enabled|macro|TWIM_INTENCLR_RXSTARTED_Enabled
DECL|TWIM_INTENCLR_RXSTARTED_Msk|macro|TWIM_INTENCLR_RXSTARTED_Msk
DECL|TWIM_INTENCLR_RXSTARTED_Pos|macro|TWIM_INTENCLR_RXSTARTED_Pos
DECL|TWIM_INTENCLR_STOPPED_Clear|macro|TWIM_INTENCLR_STOPPED_Clear
DECL|TWIM_INTENCLR_STOPPED_Disabled|macro|TWIM_INTENCLR_STOPPED_Disabled
DECL|TWIM_INTENCLR_STOPPED_Enabled|macro|TWIM_INTENCLR_STOPPED_Enabled
DECL|TWIM_INTENCLR_STOPPED_Msk|macro|TWIM_INTENCLR_STOPPED_Msk
DECL|TWIM_INTENCLR_STOPPED_Pos|macro|TWIM_INTENCLR_STOPPED_Pos
DECL|TWIM_INTENCLR_SUSPENDED_Clear|macro|TWIM_INTENCLR_SUSPENDED_Clear
DECL|TWIM_INTENCLR_SUSPENDED_Disabled|macro|TWIM_INTENCLR_SUSPENDED_Disabled
DECL|TWIM_INTENCLR_SUSPENDED_Enabled|macro|TWIM_INTENCLR_SUSPENDED_Enabled
DECL|TWIM_INTENCLR_SUSPENDED_Msk|macro|TWIM_INTENCLR_SUSPENDED_Msk
DECL|TWIM_INTENCLR_SUSPENDED_Pos|macro|TWIM_INTENCLR_SUSPENDED_Pos
DECL|TWIM_INTENCLR_TXSTARTED_Clear|macro|TWIM_INTENCLR_TXSTARTED_Clear
DECL|TWIM_INTENCLR_TXSTARTED_Disabled|macro|TWIM_INTENCLR_TXSTARTED_Disabled
DECL|TWIM_INTENCLR_TXSTARTED_Enabled|macro|TWIM_INTENCLR_TXSTARTED_Enabled
DECL|TWIM_INTENCLR_TXSTARTED_Msk|macro|TWIM_INTENCLR_TXSTARTED_Msk
DECL|TWIM_INTENCLR_TXSTARTED_Pos|macro|TWIM_INTENCLR_TXSTARTED_Pos
DECL|TWIM_INTENSET_ERROR_Disabled|macro|TWIM_INTENSET_ERROR_Disabled
DECL|TWIM_INTENSET_ERROR_Enabled|macro|TWIM_INTENSET_ERROR_Enabled
DECL|TWIM_INTENSET_ERROR_Msk|macro|TWIM_INTENSET_ERROR_Msk
DECL|TWIM_INTENSET_ERROR_Pos|macro|TWIM_INTENSET_ERROR_Pos
DECL|TWIM_INTENSET_ERROR_Set|macro|TWIM_INTENSET_ERROR_Set
DECL|TWIM_INTENSET_LASTRX_Disabled|macro|TWIM_INTENSET_LASTRX_Disabled
DECL|TWIM_INTENSET_LASTRX_Enabled|macro|TWIM_INTENSET_LASTRX_Enabled
DECL|TWIM_INTENSET_LASTRX_Msk|macro|TWIM_INTENSET_LASTRX_Msk
DECL|TWIM_INTENSET_LASTRX_Pos|macro|TWIM_INTENSET_LASTRX_Pos
DECL|TWIM_INTENSET_LASTRX_Set|macro|TWIM_INTENSET_LASTRX_Set
DECL|TWIM_INTENSET_LASTTX_Disabled|macro|TWIM_INTENSET_LASTTX_Disabled
DECL|TWIM_INTENSET_LASTTX_Enabled|macro|TWIM_INTENSET_LASTTX_Enabled
DECL|TWIM_INTENSET_LASTTX_Msk|macro|TWIM_INTENSET_LASTTX_Msk
DECL|TWIM_INTENSET_LASTTX_Pos|macro|TWIM_INTENSET_LASTTX_Pos
DECL|TWIM_INTENSET_LASTTX_Set|macro|TWIM_INTENSET_LASTTX_Set
DECL|TWIM_INTENSET_RXSTARTED_Disabled|macro|TWIM_INTENSET_RXSTARTED_Disabled
DECL|TWIM_INTENSET_RXSTARTED_Enabled|macro|TWIM_INTENSET_RXSTARTED_Enabled
DECL|TWIM_INTENSET_RXSTARTED_Msk|macro|TWIM_INTENSET_RXSTARTED_Msk
DECL|TWIM_INTENSET_RXSTARTED_Pos|macro|TWIM_INTENSET_RXSTARTED_Pos
DECL|TWIM_INTENSET_RXSTARTED_Set|macro|TWIM_INTENSET_RXSTARTED_Set
DECL|TWIM_INTENSET_STOPPED_Disabled|macro|TWIM_INTENSET_STOPPED_Disabled
DECL|TWIM_INTENSET_STOPPED_Enabled|macro|TWIM_INTENSET_STOPPED_Enabled
DECL|TWIM_INTENSET_STOPPED_Msk|macro|TWIM_INTENSET_STOPPED_Msk
DECL|TWIM_INTENSET_STOPPED_Pos|macro|TWIM_INTENSET_STOPPED_Pos
DECL|TWIM_INTENSET_STOPPED_Set|macro|TWIM_INTENSET_STOPPED_Set
DECL|TWIM_INTENSET_SUSPENDED_Disabled|macro|TWIM_INTENSET_SUSPENDED_Disabled
DECL|TWIM_INTENSET_SUSPENDED_Enabled|macro|TWIM_INTENSET_SUSPENDED_Enabled
DECL|TWIM_INTENSET_SUSPENDED_Msk|macro|TWIM_INTENSET_SUSPENDED_Msk
DECL|TWIM_INTENSET_SUSPENDED_Pos|macro|TWIM_INTENSET_SUSPENDED_Pos
DECL|TWIM_INTENSET_SUSPENDED_Set|macro|TWIM_INTENSET_SUSPENDED_Set
DECL|TWIM_INTENSET_TXSTARTED_Disabled|macro|TWIM_INTENSET_TXSTARTED_Disabled
DECL|TWIM_INTENSET_TXSTARTED_Enabled|macro|TWIM_INTENSET_TXSTARTED_Enabled
DECL|TWIM_INTENSET_TXSTARTED_Msk|macro|TWIM_INTENSET_TXSTARTED_Msk
DECL|TWIM_INTENSET_TXSTARTED_Pos|macro|TWIM_INTENSET_TXSTARTED_Pos
DECL|TWIM_INTENSET_TXSTARTED_Set|macro|TWIM_INTENSET_TXSTARTED_Set
DECL|TWIM_INTEN_ERROR_Disabled|macro|TWIM_INTEN_ERROR_Disabled
DECL|TWIM_INTEN_ERROR_Enabled|macro|TWIM_INTEN_ERROR_Enabled
DECL|TWIM_INTEN_ERROR_Msk|macro|TWIM_INTEN_ERROR_Msk
DECL|TWIM_INTEN_ERROR_Pos|macro|TWIM_INTEN_ERROR_Pos
DECL|TWIM_INTEN_LASTRX_Disabled|macro|TWIM_INTEN_LASTRX_Disabled
DECL|TWIM_INTEN_LASTRX_Enabled|macro|TWIM_INTEN_LASTRX_Enabled
DECL|TWIM_INTEN_LASTRX_Msk|macro|TWIM_INTEN_LASTRX_Msk
DECL|TWIM_INTEN_LASTRX_Pos|macro|TWIM_INTEN_LASTRX_Pos
DECL|TWIM_INTEN_LASTTX_Disabled|macro|TWIM_INTEN_LASTTX_Disabled
DECL|TWIM_INTEN_LASTTX_Enabled|macro|TWIM_INTEN_LASTTX_Enabled
DECL|TWIM_INTEN_LASTTX_Msk|macro|TWIM_INTEN_LASTTX_Msk
DECL|TWIM_INTEN_LASTTX_Pos|macro|TWIM_INTEN_LASTTX_Pos
DECL|TWIM_INTEN_RXSTARTED_Disabled|macro|TWIM_INTEN_RXSTARTED_Disabled
DECL|TWIM_INTEN_RXSTARTED_Enabled|macro|TWIM_INTEN_RXSTARTED_Enabled
DECL|TWIM_INTEN_RXSTARTED_Msk|macro|TWIM_INTEN_RXSTARTED_Msk
DECL|TWIM_INTEN_RXSTARTED_Pos|macro|TWIM_INTEN_RXSTARTED_Pos
DECL|TWIM_INTEN_STOPPED_Disabled|macro|TWIM_INTEN_STOPPED_Disabled
DECL|TWIM_INTEN_STOPPED_Enabled|macro|TWIM_INTEN_STOPPED_Enabled
DECL|TWIM_INTEN_STOPPED_Msk|macro|TWIM_INTEN_STOPPED_Msk
DECL|TWIM_INTEN_STOPPED_Pos|macro|TWIM_INTEN_STOPPED_Pos
DECL|TWIM_INTEN_SUSPENDED_Disabled|macro|TWIM_INTEN_SUSPENDED_Disabled
DECL|TWIM_INTEN_SUSPENDED_Enabled|macro|TWIM_INTEN_SUSPENDED_Enabled
DECL|TWIM_INTEN_SUSPENDED_Msk|macro|TWIM_INTEN_SUSPENDED_Msk
DECL|TWIM_INTEN_SUSPENDED_Pos|macro|TWIM_INTEN_SUSPENDED_Pos
DECL|TWIM_INTEN_TXSTARTED_Disabled|macro|TWIM_INTEN_TXSTARTED_Disabled
DECL|TWIM_INTEN_TXSTARTED_Enabled|macro|TWIM_INTEN_TXSTARTED_Enabled
DECL|TWIM_INTEN_TXSTARTED_Msk|macro|TWIM_INTEN_TXSTARTED_Msk
DECL|TWIM_INTEN_TXSTARTED_Pos|macro|TWIM_INTEN_TXSTARTED_Pos
DECL|TWIM_PSEL_SCL_CONNECT_Connected|macro|TWIM_PSEL_SCL_CONNECT_Connected
DECL|TWIM_PSEL_SCL_CONNECT_Disconnected|macro|TWIM_PSEL_SCL_CONNECT_Disconnected
DECL|TWIM_PSEL_SCL_CONNECT_Msk|macro|TWIM_PSEL_SCL_CONNECT_Msk
DECL|TWIM_PSEL_SCL_CONNECT_Pos|macro|TWIM_PSEL_SCL_CONNECT_Pos
DECL|TWIM_PSEL_SCL_PIN_Msk|macro|TWIM_PSEL_SCL_PIN_Msk
DECL|TWIM_PSEL_SCL_PIN_Pos|macro|TWIM_PSEL_SCL_PIN_Pos
DECL|TWIM_PSEL_SCL_PORT_Msk|macro|TWIM_PSEL_SCL_PORT_Msk
DECL|TWIM_PSEL_SCL_PORT_Pos|macro|TWIM_PSEL_SCL_PORT_Pos
DECL|TWIM_PSEL_SDA_CONNECT_Connected|macro|TWIM_PSEL_SDA_CONNECT_Connected
DECL|TWIM_PSEL_SDA_CONNECT_Disconnected|macro|TWIM_PSEL_SDA_CONNECT_Disconnected
DECL|TWIM_PSEL_SDA_CONNECT_Msk|macro|TWIM_PSEL_SDA_CONNECT_Msk
DECL|TWIM_PSEL_SDA_CONNECT_Pos|macro|TWIM_PSEL_SDA_CONNECT_Pos
DECL|TWIM_PSEL_SDA_PIN_Msk|macro|TWIM_PSEL_SDA_PIN_Msk
DECL|TWIM_PSEL_SDA_PIN_Pos|macro|TWIM_PSEL_SDA_PIN_Pos
DECL|TWIM_PSEL_SDA_PORT_Msk|macro|TWIM_PSEL_SDA_PORT_Msk
DECL|TWIM_PSEL_SDA_PORT_Pos|macro|TWIM_PSEL_SDA_PORT_Pos
DECL|TWIM_RXD_AMOUNT_AMOUNT_Msk|macro|TWIM_RXD_AMOUNT_AMOUNT_Msk
DECL|TWIM_RXD_AMOUNT_AMOUNT_Pos|macro|TWIM_RXD_AMOUNT_AMOUNT_Pos
DECL|TWIM_RXD_LIST_LIST_ArrayList|macro|TWIM_RXD_LIST_LIST_ArrayList
DECL|TWIM_RXD_LIST_LIST_Disabled|macro|TWIM_RXD_LIST_LIST_Disabled
DECL|TWIM_RXD_LIST_LIST_Msk|macro|TWIM_RXD_LIST_LIST_Msk
DECL|TWIM_RXD_LIST_LIST_Pos|macro|TWIM_RXD_LIST_LIST_Pos
DECL|TWIM_RXD_MAXCNT_MAXCNT_Msk|macro|TWIM_RXD_MAXCNT_MAXCNT_Msk
DECL|TWIM_RXD_MAXCNT_MAXCNT_Pos|macro|TWIM_RXD_MAXCNT_MAXCNT_Pos
DECL|TWIM_RXD_PTR_PTR_Msk|macro|TWIM_RXD_PTR_PTR_Msk
DECL|TWIM_RXD_PTR_PTR_Pos|macro|TWIM_RXD_PTR_PTR_Pos
DECL|TWIM_SHORTS_LASTRX_STARTTX_Disabled|macro|TWIM_SHORTS_LASTRX_STARTTX_Disabled
DECL|TWIM_SHORTS_LASTRX_STARTTX_Enabled|macro|TWIM_SHORTS_LASTRX_STARTTX_Enabled
DECL|TWIM_SHORTS_LASTRX_STARTTX_Msk|macro|TWIM_SHORTS_LASTRX_STARTTX_Msk
DECL|TWIM_SHORTS_LASTRX_STARTTX_Pos|macro|TWIM_SHORTS_LASTRX_STARTTX_Pos
DECL|TWIM_SHORTS_LASTRX_STOP_Disabled|macro|TWIM_SHORTS_LASTRX_STOP_Disabled
DECL|TWIM_SHORTS_LASTRX_STOP_Enabled|macro|TWIM_SHORTS_LASTRX_STOP_Enabled
DECL|TWIM_SHORTS_LASTRX_STOP_Msk|macro|TWIM_SHORTS_LASTRX_STOP_Msk
DECL|TWIM_SHORTS_LASTRX_STOP_Pos|macro|TWIM_SHORTS_LASTRX_STOP_Pos
DECL|TWIM_SHORTS_LASTTX_STARTRX_Disabled|macro|TWIM_SHORTS_LASTTX_STARTRX_Disabled
DECL|TWIM_SHORTS_LASTTX_STARTRX_Enabled|macro|TWIM_SHORTS_LASTTX_STARTRX_Enabled
DECL|TWIM_SHORTS_LASTTX_STARTRX_Msk|macro|TWIM_SHORTS_LASTTX_STARTRX_Msk
DECL|TWIM_SHORTS_LASTTX_STARTRX_Pos|macro|TWIM_SHORTS_LASTTX_STARTRX_Pos
DECL|TWIM_SHORTS_LASTTX_STOP_Disabled|macro|TWIM_SHORTS_LASTTX_STOP_Disabled
DECL|TWIM_SHORTS_LASTTX_STOP_Enabled|macro|TWIM_SHORTS_LASTTX_STOP_Enabled
DECL|TWIM_SHORTS_LASTTX_STOP_Msk|macro|TWIM_SHORTS_LASTTX_STOP_Msk
DECL|TWIM_SHORTS_LASTTX_STOP_Pos|macro|TWIM_SHORTS_LASTTX_STOP_Pos
DECL|TWIM_SHORTS_LASTTX_SUSPEND_Disabled|macro|TWIM_SHORTS_LASTTX_SUSPEND_Disabled
DECL|TWIM_SHORTS_LASTTX_SUSPEND_Enabled|macro|TWIM_SHORTS_LASTTX_SUSPEND_Enabled
DECL|TWIM_SHORTS_LASTTX_SUSPEND_Msk|macro|TWIM_SHORTS_LASTTX_SUSPEND_Msk
DECL|TWIM_SHORTS_LASTTX_SUSPEND_Pos|macro|TWIM_SHORTS_LASTTX_SUSPEND_Pos
DECL|TWIM_TXD_AMOUNT_AMOUNT_Msk|macro|TWIM_TXD_AMOUNT_AMOUNT_Msk
DECL|TWIM_TXD_AMOUNT_AMOUNT_Pos|macro|TWIM_TXD_AMOUNT_AMOUNT_Pos
DECL|TWIM_TXD_LIST_LIST_ArrayList|macro|TWIM_TXD_LIST_LIST_ArrayList
DECL|TWIM_TXD_LIST_LIST_Disabled|macro|TWIM_TXD_LIST_LIST_Disabled
DECL|TWIM_TXD_LIST_LIST_Msk|macro|TWIM_TXD_LIST_LIST_Msk
DECL|TWIM_TXD_LIST_LIST_Pos|macro|TWIM_TXD_LIST_LIST_Pos
DECL|TWIM_TXD_MAXCNT_MAXCNT_Msk|macro|TWIM_TXD_MAXCNT_MAXCNT_Msk
DECL|TWIM_TXD_MAXCNT_MAXCNT_Pos|macro|TWIM_TXD_MAXCNT_MAXCNT_Pos
DECL|TWIM_TXD_PTR_PTR_Msk|macro|TWIM_TXD_PTR_PTR_Msk
DECL|TWIM_TXD_PTR_PTR_Pos|macro|TWIM_TXD_PTR_PTR_Pos
DECL|TWIS_ADDRESS_ADDRESS_Msk|macro|TWIS_ADDRESS_ADDRESS_Msk
DECL|TWIS_ADDRESS_ADDRESS_Pos|macro|TWIS_ADDRESS_ADDRESS_Pos
DECL|TWIS_CONFIG_ADDRESS0_Disabled|macro|TWIS_CONFIG_ADDRESS0_Disabled
DECL|TWIS_CONFIG_ADDRESS0_Enabled|macro|TWIS_CONFIG_ADDRESS0_Enabled
DECL|TWIS_CONFIG_ADDRESS0_Msk|macro|TWIS_CONFIG_ADDRESS0_Msk
DECL|TWIS_CONFIG_ADDRESS0_Pos|macro|TWIS_CONFIG_ADDRESS0_Pos
DECL|TWIS_CONFIG_ADDRESS1_Disabled|macro|TWIS_CONFIG_ADDRESS1_Disabled
DECL|TWIS_CONFIG_ADDRESS1_Enabled|macro|TWIS_CONFIG_ADDRESS1_Enabled
DECL|TWIS_CONFIG_ADDRESS1_Msk|macro|TWIS_CONFIG_ADDRESS1_Msk
DECL|TWIS_CONFIG_ADDRESS1_Pos|macro|TWIS_CONFIG_ADDRESS1_Pos
DECL|TWIS_ENABLE_ENABLE_Disabled|macro|TWIS_ENABLE_ENABLE_Disabled
DECL|TWIS_ENABLE_ENABLE_Enabled|macro|TWIS_ENABLE_ENABLE_Enabled
DECL|TWIS_ENABLE_ENABLE_Msk|macro|TWIS_ENABLE_ENABLE_Msk
DECL|TWIS_ENABLE_ENABLE_Pos|macro|TWIS_ENABLE_ENABLE_Pos
DECL|TWIS_ERRORSRC_DNACK_Msk|macro|TWIS_ERRORSRC_DNACK_Msk
DECL|TWIS_ERRORSRC_DNACK_NotReceived|macro|TWIS_ERRORSRC_DNACK_NotReceived
DECL|TWIS_ERRORSRC_DNACK_Pos|macro|TWIS_ERRORSRC_DNACK_Pos
DECL|TWIS_ERRORSRC_DNACK_Received|macro|TWIS_ERRORSRC_DNACK_Received
DECL|TWIS_ERRORSRC_OVERFLOW_Detected|macro|TWIS_ERRORSRC_OVERFLOW_Detected
DECL|TWIS_ERRORSRC_OVERFLOW_Msk|macro|TWIS_ERRORSRC_OVERFLOW_Msk
DECL|TWIS_ERRORSRC_OVERFLOW_NotDetected|macro|TWIS_ERRORSRC_OVERFLOW_NotDetected
DECL|TWIS_ERRORSRC_OVERFLOW_Pos|macro|TWIS_ERRORSRC_OVERFLOW_Pos
DECL|TWIS_ERRORSRC_OVERREAD_Detected|macro|TWIS_ERRORSRC_OVERREAD_Detected
DECL|TWIS_ERRORSRC_OVERREAD_Msk|macro|TWIS_ERRORSRC_OVERREAD_Msk
DECL|TWIS_ERRORSRC_OVERREAD_NotDetected|macro|TWIS_ERRORSRC_OVERREAD_NotDetected
DECL|TWIS_ERRORSRC_OVERREAD_Pos|macro|TWIS_ERRORSRC_OVERREAD_Pos
DECL|TWIS_INTENCLR_ERROR_Clear|macro|TWIS_INTENCLR_ERROR_Clear
DECL|TWIS_INTENCLR_ERROR_Disabled|macro|TWIS_INTENCLR_ERROR_Disabled
DECL|TWIS_INTENCLR_ERROR_Enabled|macro|TWIS_INTENCLR_ERROR_Enabled
DECL|TWIS_INTENCLR_ERROR_Msk|macro|TWIS_INTENCLR_ERROR_Msk
DECL|TWIS_INTENCLR_ERROR_Pos|macro|TWIS_INTENCLR_ERROR_Pos
DECL|TWIS_INTENCLR_READ_Clear|macro|TWIS_INTENCLR_READ_Clear
DECL|TWIS_INTENCLR_READ_Disabled|macro|TWIS_INTENCLR_READ_Disabled
DECL|TWIS_INTENCLR_READ_Enabled|macro|TWIS_INTENCLR_READ_Enabled
DECL|TWIS_INTENCLR_READ_Msk|macro|TWIS_INTENCLR_READ_Msk
DECL|TWIS_INTENCLR_READ_Pos|macro|TWIS_INTENCLR_READ_Pos
DECL|TWIS_INTENCLR_RXSTARTED_Clear|macro|TWIS_INTENCLR_RXSTARTED_Clear
DECL|TWIS_INTENCLR_RXSTARTED_Disabled|macro|TWIS_INTENCLR_RXSTARTED_Disabled
DECL|TWIS_INTENCLR_RXSTARTED_Enabled|macro|TWIS_INTENCLR_RXSTARTED_Enabled
DECL|TWIS_INTENCLR_RXSTARTED_Msk|macro|TWIS_INTENCLR_RXSTARTED_Msk
DECL|TWIS_INTENCLR_RXSTARTED_Pos|macro|TWIS_INTENCLR_RXSTARTED_Pos
DECL|TWIS_INTENCLR_STOPPED_Clear|macro|TWIS_INTENCLR_STOPPED_Clear
DECL|TWIS_INTENCLR_STOPPED_Disabled|macro|TWIS_INTENCLR_STOPPED_Disabled
DECL|TWIS_INTENCLR_STOPPED_Enabled|macro|TWIS_INTENCLR_STOPPED_Enabled
DECL|TWIS_INTENCLR_STOPPED_Msk|macro|TWIS_INTENCLR_STOPPED_Msk
DECL|TWIS_INTENCLR_STOPPED_Pos|macro|TWIS_INTENCLR_STOPPED_Pos
DECL|TWIS_INTENCLR_TXSTARTED_Clear|macro|TWIS_INTENCLR_TXSTARTED_Clear
DECL|TWIS_INTENCLR_TXSTARTED_Disabled|macro|TWIS_INTENCLR_TXSTARTED_Disabled
DECL|TWIS_INTENCLR_TXSTARTED_Enabled|macro|TWIS_INTENCLR_TXSTARTED_Enabled
DECL|TWIS_INTENCLR_TXSTARTED_Msk|macro|TWIS_INTENCLR_TXSTARTED_Msk
DECL|TWIS_INTENCLR_TXSTARTED_Pos|macro|TWIS_INTENCLR_TXSTARTED_Pos
DECL|TWIS_INTENCLR_WRITE_Clear|macro|TWIS_INTENCLR_WRITE_Clear
DECL|TWIS_INTENCLR_WRITE_Disabled|macro|TWIS_INTENCLR_WRITE_Disabled
DECL|TWIS_INTENCLR_WRITE_Enabled|macro|TWIS_INTENCLR_WRITE_Enabled
DECL|TWIS_INTENCLR_WRITE_Msk|macro|TWIS_INTENCLR_WRITE_Msk
DECL|TWIS_INTENCLR_WRITE_Pos|macro|TWIS_INTENCLR_WRITE_Pos
DECL|TWIS_INTENSET_ERROR_Disabled|macro|TWIS_INTENSET_ERROR_Disabled
DECL|TWIS_INTENSET_ERROR_Enabled|macro|TWIS_INTENSET_ERROR_Enabled
DECL|TWIS_INTENSET_ERROR_Msk|macro|TWIS_INTENSET_ERROR_Msk
DECL|TWIS_INTENSET_ERROR_Pos|macro|TWIS_INTENSET_ERROR_Pos
DECL|TWIS_INTENSET_ERROR_Set|macro|TWIS_INTENSET_ERROR_Set
DECL|TWIS_INTENSET_READ_Disabled|macro|TWIS_INTENSET_READ_Disabled
DECL|TWIS_INTENSET_READ_Enabled|macro|TWIS_INTENSET_READ_Enabled
DECL|TWIS_INTENSET_READ_Msk|macro|TWIS_INTENSET_READ_Msk
DECL|TWIS_INTENSET_READ_Pos|macro|TWIS_INTENSET_READ_Pos
DECL|TWIS_INTENSET_READ_Set|macro|TWIS_INTENSET_READ_Set
DECL|TWIS_INTENSET_RXSTARTED_Disabled|macro|TWIS_INTENSET_RXSTARTED_Disabled
DECL|TWIS_INTENSET_RXSTARTED_Enabled|macro|TWIS_INTENSET_RXSTARTED_Enabled
DECL|TWIS_INTENSET_RXSTARTED_Msk|macro|TWIS_INTENSET_RXSTARTED_Msk
DECL|TWIS_INTENSET_RXSTARTED_Pos|macro|TWIS_INTENSET_RXSTARTED_Pos
DECL|TWIS_INTENSET_RXSTARTED_Set|macro|TWIS_INTENSET_RXSTARTED_Set
DECL|TWIS_INTENSET_STOPPED_Disabled|macro|TWIS_INTENSET_STOPPED_Disabled
DECL|TWIS_INTENSET_STOPPED_Enabled|macro|TWIS_INTENSET_STOPPED_Enabled
DECL|TWIS_INTENSET_STOPPED_Msk|macro|TWIS_INTENSET_STOPPED_Msk
DECL|TWIS_INTENSET_STOPPED_Pos|macro|TWIS_INTENSET_STOPPED_Pos
DECL|TWIS_INTENSET_STOPPED_Set|macro|TWIS_INTENSET_STOPPED_Set
DECL|TWIS_INTENSET_TXSTARTED_Disabled|macro|TWIS_INTENSET_TXSTARTED_Disabled
DECL|TWIS_INTENSET_TXSTARTED_Enabled|macro|TWIS_INTENSET_TXSTARTED_Enabled
DECL|TWIS_INTENSET_TXSTARTED_Msk|macro|TWIS_INTENSET_TXSTARTED_Msk
DECL|TWIS_INTENSET_TXSTARTED_Pos|macro|TWIS_INTENSET_TXSTARTED_Pos
DECL|TWIS_INTENSET_TXSTARTED_Set|macro|TWIS_INTENSET_TXSTARTED_Set
DECL|TWIS_INTENSET_WRITE_Disabled|macro|TWIS_INTENSET_WRITE_Disabled
DECL|TWIS_INTENSET_WRITE_Enabled|macro|TWIS_INTENSET_WRITE_Enabled
DECL|TWIS_INTENSET_WRITE_Msk|macro|TWIS_INTENSET_WRITE_Msk
DECL|TWIS_INTENSET_WRITE_Pos|macro|TWIS_INTENSET_WRITE_Pos
DECL|TWIS_INTENSET_WRITE_Set|macro|TWIS_INTENSET_WRITE_Set
DECL|TWIS_INTEN_ERROR_Disabled|macro|TWIS_INTEN_ERROR_Disabled
DECL|TWIS_INTEN_ERROR_Enabled|macro|TWIS_INTEN_ERROR_Enabled
DECL|TWIS_INTEN_ERROR_Msk|macro|TWIS_INTEN_ERROR_Msk
DECL|TWIS_INTEN_ERROR_Pos|macro|TWIS_INTEN_ERROR_Pos
DECL|TWIS_INTEN_READ_Disabled|macro|TWIS_INTEN_READ_Disabled
DECL|TWIS_INTEN_READ_Enabled|macro|TWIS_INTEN_READ_Enabled
DECL|TWIS_INTEN_READ_Msk|macro|TWIS_INTEN_READ_Msk
DECL|TWIS_INTEN_READ_Pos|macro|TWIS_INTEN_READ_Pos
DECL|TWIS_INTEN_RXSTARTED_Disabled|macro|TWIS_INTEN_RXSTARTED_Disabled
DECL|TWIS_INTEN_RXSTARTED_Enabled|macro|TWIS_INTEN_RXSTARTED_Enabled
DECL|TWIS_INTEN_RXSTARTED_Msk|macro|TWIS_INTEN_RXSTARTED_Msk
DECL|TWIS_INTEN_RXSTARTED_Pos|macro|TWIS_INTEN_RXSTARTED_Pos
DECL|TWIS_INTEN_STOPPED_Disabled|macro|TWIS_INTEN_STOPPED_Disabled
DECL|TWIS_INTEN_STOPPED_Enabled|macro|TWIS_INTEN_STOPPED_Enabled
DECL|TWIS_INTEN_STOPPED_Msk|macro|TWIS_INTEN_STOPPED_Msk
DECL|TWIS_INTEN_STOPPED_Pos|macro|TWIS_INTEN_STOPPED_Pos
DECL|TWIS_INTEN_TXSTARTED_Disabled|macro|TWIS_INTEN_TXSTARTED_Disabled
DECL|TWIS_INTEN_TXSTARTED_Enabled|macro|TWIS_INTEN_TXSTARTED_Enabled
DECL|TWIS_INTEN_TXSTARTED_Msk|macro|TWIS_INTEN_TXSTARTED_Msk
DECL|TWIS_INTEN_TXSTARTED_Pos|macro|TWIS_INTEN_TXSTARTED_Pos
DECL|TWIS_INTEN_WRITE_Disabled|macro|TWIS_INTEN_WRITE_Disabled
DECL|TWIS_INTEN_WRITE_Enabled|macro|TWIS_INTEN_WRITE_Enabled
DECL|TWIS_INTEN_WRITE_Msk|macro|TWIS_INTEN_WRITE_Msk
DECL|TWIS_INTEN_WRITE_Pos|macro|TWIS_INTEN_WRITE_Pos
DECL|TWIS_MATCH_MATCH_Msk|macro|TWIS_MATCH_MATCH_Msk
DECL|TWIS_MATCH_MATCH_Pos|macro|TWIS_MATCH_MATCH_Pos
DECL|TWIS_ORC_ORC_Msk|macro|TWIS_ORC_ORC_Msk
DECL|TWIS_ORC_ORC_Pos|macro|TWIS_ORC_ORC_Pos
DECL|TWIS_PSEL_SCL_CONNECT_Connected|macro|TWIS_PSEL_SCL_CONNECT_Connected
DECL|TWIS_PSEL_SCL_CONNECT_Disconnected|macro|TWIS_PSEL_SCL_CONNECT_Disconnected
DECL|TWIS_PSEL_SCL_CONNECT_Msk|macro|TWIS_PSEL_SCL_CONNECT_Msk
DECL|TWIS_PSEL_SCL_CONNECT_Pos|macro|TWIS_PSEL_SCL_CONNECT_Pos
DECL|TWIS_PSEL_SCL_PIN_Msk|macro|TWIS_PSEL_SCL_PIN_Msk
DECL|TWIS_PSEL_SCL_PIN_Pos|macro|TWIS_PSEL_SCL_PIN_Pos
DECL|TWIS_PSEL_SCL_PORT_Msk|macro|TWIS_PSEL_SCL_PORT_Msk
DECL|TWIS_PSEL_SCL_PORT_Pos|macro|TWIS_PSEL_SCL_PORT_Pos
DECL|TWIS_PSEL_SDA_CONNECT_Connected|macro|TWIS_PSEL_SDA_CONNECT_Connected
DECL|TWIS_PSEL_SDA_CONNECT_Disconnected|macro|TWIS_PSEL_SDA_CONNECT_Disconnected
DECL|TWIS_PSEL_SDA_CONNECT_Msk|macro|TWIS_PSEL_SDA_CONNECT_Msk
DECL|TWIS_PSEL_SDA_CONNECT_Pos|macro|TWIS_PSEL_SDA_CONNECT_Pos
DECL|TWIS_PSEL_SDA_PIN_Msk|macro|TWIS_PSEL_SDA_PIN_Msk
DECL|TWIS_PSEL_SDA_PIN_Pos|macro|TWIS_PSEL_SDA_PIN_Pos
DECL|TWIS_PSEL_SDA_PORT_Msk|macro|TWIS_PSEL_SDA_PORT_Msk
DECL|TWIS_PSEL_SDA_PORT_Pos|macro|TWIS_PSEL_SDA_PORT_Pos
DECL|TWIS_RXD_AMOUNT_AMOUNT_Msk|macro|TWIS_RXD_AMOUNT_AMOUNT_Msk
DECL|TWIS_RXD_AMOUNT_AMOUNT_Pos|macro|TWIS_RXD_AMOUNT_AMOUNT_Pos
DECL|TWIS_RXD_MAXCNT_MAXCNT_Msk|macro|TWIS_RXD_MAXCNT_MAXCNT_Msk
DECL|TWIS_RXD_MAXCNT_MAXCNT_Pos|macro|TWIS_RXD_MAXCNT_MAXCNT_Pos
DECL|TWIS_RXD_PTR_PTR_Msk|macro|TWIS_RXD_PTR_PTR_Msk
DECL|TWIS_RXD_PTR_PTR_Pos|macro|TWIS_RXD_PTR_PTR_Pos
DECL|TWIS_SHORTS_READ_SUSPEND_Disabled|macro|TWIS_SHORTS_READ_SUSPEND_Disabled
DECL|TWIS_SHORTS_READ_SUSPEND_Enabled|macro|TWIS_SHORTS_READ_SUSPEND_Enabled
DECL|TWIS_SHORTS_READ_SUSPEND_Msk|macro|TWIS_SHORTS_READ_SUSPEND_Msk
DECL|TWIS_SHORTS_READ_SUSPEND_Pos|macro|TWIS_SHORTS_READ_SUSPEND_Pos
DECL|TWIS_SHORTS_WRITE_SUSPEND_Disabled|macro|TWIS_SHORTS_WRITE_SUSPEND_Disabled
DECL|TWIS_SHORTS_WRITE_SUSPEND_Enabled|macro|TWIS_SHORTS_WRITE_SUSPEND_Enabled
DECL|TWIS_SHORTS_WRITE_SUSPEND_Msk|macro|TWIS_SHORTS_WRITE_SUSPEND_Msk
DECL|TWIS_SHORTS_WRITE_SUSPEND_Pos|macro|TWIS_SHORTS_WRITE_SUSPEND_Pos
DECL|TWIS_TXD_AMOUNT_AMOUNT_Msk|macro|TWIS_TXD_AMOUNT_AMOUNT_Msk
DECL|TWIS_TXD_AMOUNT_AMOUNT_Pos|macro|TWIS_TXD_AMOUNT_AMOUNT_Pos
DECL|TWIS_TXD_MAXCNT_MAXCNT_Msk|macro|TWIS_TXD_MAXCNT_MAXCNT_Msk
DECL|TWIS_TXD_MAXCNT_MAXCNT_Pos|macro|TWIS_TXD_MAXCNT_MAXCNT_Pos
DECL|TWIS_TXD_PTR_PTR_Msk|macro|TWIS_TXD_PTR_PTR_Msk
DECL|TWIS_TXD_PTR_PTR_Pos|macro|TWIS_TXD_PTR_PTR_Pos
DECL|TWI_ADDRESS_ADDRESS_Msk|macro|TWI_ADDRESS_ADDRESS_Msk
DECL|TWI_ADDRESS_ADDRESS_Pos|macro|TWI_ADDRESS_ADDRESS_Pos
DECL|TWI_ENABLE_ENABLE_Disabled|macro|TWI_ENABLE_ENABLE_Disabled
DECL|TWI_ENABLE_ENABLE_Enabled|macro|TWI_ENABLE_ENABLE_Enabled
DECL|TWI_ENABLE_ENABLE_Msk|macro|TWI_ENABLE_ENABLE_Msk
DECL|TWI_ENABLE_ENABLE_Pos|macro|TWI_ENABLE_ENABLE_Pos
DECL|TWI_ERRORSRC_ANACK_Msk|macro|TWI_ERRORSRC_ANACK_Msk
DECL|TWI_ERRORSRC_ANACK_NotPresent|macro|TWI_ERRORSRC_ANACK_NotPresent
DECL|TWI_ERRORSRC_ANACK_Pos|macro|TWI_ERRORSRC_ANACK_Pos
DECL|TWI_ERRORSRC_ANACK_Present|macro|TWI_ERRORSRC_ANACK_Present
DECL|TWI_ERRORSRC_DNACK_Msk|macro|TWI_ERRORSRC_DNACK_Msk
DECL|TWI_ERRORSRC_DNACK_NotPresent|macro|TWI_ERRORSRC_DNACK_NotPresent
DECL|TWI_ERRORSRC_DNACK_Pos|macro|TWI_ERRORSRC_DNACK_Pos
DECL|TWI_ERRORSRC_DNACK_Present|macro|TWI_ERRORSRC_DNACK_Present
DECL|TWI_ERRORSRC_OVERRUN_Msk|macro|TWI_ERRORSRC_OVERRUN_Msk
DECL|TWI_ERRORSRC_OVERRUN_NotPresent|macro|TWI_ERRORSRC_OVERRUN_NotPresent
DECL|TWI_ERRORSRC_OVERRUN_Pos|macro|TWI_ERRORSRC_OVERRUN_Pos
DECL|TWI_ERRORSRC_OVERRUN_Present|macro|TWI_ERRORSRC_OVERRUN_Present
DECL|TWI_FREQUENCY_FREQUENCY_K100|macro|TWI_FREQUENCY_FREQUENCY_K100
DECL|TWI_FREQUENCY_FREQUENCY_K250|macro|TWI_FREQUENCY_FREQUENCY_K250
DECL|TWI_FREQUENCY_FREQUENCY_K400|macro|TWI_FREQUENCY_FREQUENCY_K400
DECL|TWI_FREQUENCY_FREQUENCY_Msk|macro|TWI_FREQUENCY_FREQUENCY_Msk
DECL|TWI_FREQUENCY_FREQUENCY_Pos|macro|TWI_FREQUENCY_FREQUENCY_Pos
DECL|TWI_INTENCLR_BB_Clear|macro|TWI_INTENCLR_BB_Clear
DECL|TWI_INTENCLR_BB_Disabled|macro|TWI_INTENCLR_BB_Disabled
DECL|TWI_INTENCLR_BB_Enabled|macro|TWI_INTENCLR_BB_Enabled
DECL|TWI_INTENCLR_BB_Msk|macro|TWI_INTENCLR_BB_Msk
DECL|TWI_INTENCLR_BB_Pos|macro|TWI_INTENCLR_BB_Pos
DECL|TWI_INTENCLR_ERROR_Clear|macro|TWI_INTENCLR_ERROR_Clear
DECL|TWI_INTENCLR_ERROR_Disabled|macro|TWI_INTENCLR_ERROR_Disabled
DECL|TWI_INTENCLR_ERROR_Enabled|macro|TWI_INTENCLR_ERROR_Enabled
DECL|TWI_INTENCLR_ERROR_Msk|macro|TWI_INTENCLR_ERROR_Msk
DECL|TWI_INTENCLR_ERROR_Pos|macro|TWI_INTENCLR_ERROR_Pos
DECL|TWI_INTENCLR_RXDREADY_Clear|macro|TWI_INTENCLR_RXDREADY_Clear
DECL|TWI_INTENCLR_RXDREADY_Disabled|macro|TWI_INTENCLR_RXDREADY_Disabled
DECL|TWI_INTENCLR_RXDREADY_Enabled|macro|TWI_INTENCLR_RXDREADY_Enabled
DECL|TWI_INTENCLR_RXDREADY_Msk|macro|TWI_INTENCLR_RXDREADY_Msk
DECL|TWI_INTENCLR_RXDREADY_Pos|macro|TWI_INTENCLR_RXDREADY_Pos
DECL|TWI_INTENCLR_STOPPED_Clear|macro|TWI_INTENCLR_STOPPED_Clear
DECL|TWI_INTENCLR_STOPPED_Disabled|macro|TWI_INTENCLR_STOPPED_Disabled
DECL|TWI_INTENCLR_STOPPED_Enabled|macro|TWI_INTENCLR_STOPPED_Enabled
DECL|TWI_INTENCLR_STOPPED_Msk|macro|TWI_INTENCLR_STOPPED_Msk
DECL|TWI_INTENCLR_STOPPED_Pos|macro|TWI_INTENCLR_STOPPED_Pos
DECL|TWI_INTENCLR_SUSPENDED_Clear|macro|TWI_INTENCLR_SUSPENDED_Clear
DECL|TWI_INTENCLR_SUSPENDED_Disabled|macro|TWI_INTENCLR_SUSPENDED_Disabled
DECL|TWI_INTENCLR_SUSPENDED_Enabled|macro|TWI_INTENCLR_SUSPENDED_Enabled
DECL|TWI_INTENCLR_SUSPENDED_Msk|macro|TWI_INTENCLR_SUSPENDED_Msk
DECL|TWI_INTENCLR_SUSPENDED_Pos|macro|TWI_INTENCLR_SUSPENDED_Pos
DECL|TWI_INTENCLR_TXDSENT_Clear|macro|TWI_INTENCLR_TXDSENT_Clear
DECL|TWI_INTENCLR_TXDSENT_Disabled|macro|TWI_INTENCLR_TXDSENT_Disabled
DECL|TWI_INTENCLR_TXDSENT_Enabled|macro|TWI_INTENCLR_TXDSENT_Enabled
DECL|TWI_INTENCLR_TXDSENT_Msk|macro|TWI_INTENCLR_TXDSENT_Msk
DECL|TWI_INTENCLR_TXDSENT_Pos|macro|TWI_INTENCLR_TXDSENT_Pos
DECL|TWI_INTENSET_BB_Disabled|macro|TWI_INTENSET_BB_Disabled
DECL|TWI_INTENSET_BB_Enabled|macro|TWI_INTENSET_BB_Enabled
DECL|TWI_INTENSET_BB_Msk|macro|TWI_INTENSET_BB_Msk
DECL|TWI_INTENSET_BB_Pos|macro|TWI_INTENSET_BB_Pos
DECL|TWI_INTENSET_BB_Set|macro|TWI_INTENSET_BB_Set
DECL|TWI_INTENSET_ERROR_Disabled|macro|TWI_INTENSET_ERROR_Disabled
DECL|TWI_INTENSET_ERROR_Enabled|macro|TWI_INTENSET_ERROR_Enabled
DECL|TWI_INTENSET_ERROR_Msk|macro|TWI_INTENSET_ERROR_Msk
DECL|TWI_INTENSET_ERROR_Pos|macro|TWI_INTENSET_ERROR_Pos
DECL|TWI_INTENSET_ERROR_Set|macro|TWI_INTENSET_ERROR_Set
DECL|TWI_INTENSET_RXDREADY_Disabled|macro|TWI_INTENSET_RXDREADY_Disabled
DECL|TWI_INTENSET_RXDREADY_Enabled|macro|TWI_INTENSET_RXDREADY_Enabled
DECL|TWI_INTENSET_RXDREADY_Msk|macro|TWI_INTENSET_RXDREADY_Msk
DECL|TWI_INTENSET_RXDREADY_Pos|macro|TWI_INTENSET_RXDREADY_Pos
DECL|TWI_INTENSET_RXDREADY_Set|macro|TWI_INTENSET_RXDREADY_Set
DECL|TWI_INTENSET_STOPPED_Disabled|macro|TWI_INTENSET_STOPPED_Disabled
DECL|TWI_INTENSET_STOPPED_Enabled|macro|TWI_INTENSET_STOPPED_Enabled
DECL|TWI_INTENSET_STOPPED_Msk|macro|TWI_INTENSET_STOPPED_Msk
DECL|TWI_INTENSET_STOPPED_Pos|macro|TWI_INTENSET_STOPPED_Pos
DECL|TWI_INTENSET_STOPPED_Set|macro|TWI_INTENSET_STOPPED_Set
DECL|TWI_INTENSET_SUSPENDED_Disabled|macro|TWI_INTENSET_SUSPENDED_Disabled
DECL|TWI_INTENSET_SUSPENDED_Enabled|macro|TWI_INTENSET_SUSPENDED_Enabled
DECL|TWI_INTENSET_SUSPENDED_Msk|macro|TWI_INTENSET_SUSPENDED_Msk
DECL|TWI_INTENSET_SUSPENDED_Pos|macro|TWI_INTENSET_SUSPENDED_Pos
DECL|TWI_INTENSET_SUSPENDED_Set|macro|TWI_INTENSET_SUSPENDED_Set
DECL|TWI_INTENSET_TXDSENT_Disabled|macro|TWI_INTENSET_TXDSENT_Disabled
DECL|TWI_INTENSET_TXDSENT_Enabled|macro|TWI_INTENSET_TXDSENT_Enabled
DECL|TWI_INTENSET_TXDSENT_Msk|macro|TWI_INTENSET_TXDSENT_Msk
DECL|TWI_INTENSET_TXDSENT_Pos|macro|TWI_INTENSET_TXDSENT_Pos
DECL|TWI_INTENSET_TXDSENT_Set|macro|TWI_INTENSET_TXDSENT_Set
DECL|TWI_PSEL_SCL_CONNECT_Connected|macro|TWI_PSEL_SCL_CONNECT_Connected
DECL|TWI_PSEL_SCL_CONNECT_Disconnected|macro|TWI_PSEL_SCL_CONNECT_Disconnected
DECL|TWI_PSEL_SCL_CONNECT_Msk|macro|TWI_PSEL_SCL_CONNECT_Msk
DECL|TWI_PSEL_SCL_CONNECT_Pos|macro|TWI_PSEL_SCL_CONNECT_Pos
DECL|TWI_PSEL_SCL_PIN_Msk|macro|TWI_PSEL_SCL_PIN_Msk
DECL|TWI_PSEL_SCL_PIN_Pos|macro|TWI_PSEL_SCL_PIN_Pos
DECL|TWI_PSEL_SCL_PORT_Msk|macro|TWI_PSEL_SCL_PORT_Msk
DECL|TWI_PSEL_SCL_PORT_Pos|macro|TWI_PSEL_SCL_PORT_Pos
DECL|TWI_PSEL_SDA_CONNECT_Connected|macro|TWI_PSEL_SDA_CONNECT_Connected
DECL|TWI_PSEL_SDA_CONNECT_Disconnected|macro|TWI_PSEL_SDA_CONNECT_Disconnected
DECL|TWI_PSEL_SDA_CONNECT_Msk|macro|TWI_PSEL_SDA_CONNECT_Msk
DECL|TWI_PSEL_SDA_CONNECT_Pos|macro|TWI_PSEL_SDA_CONNECT_Pos
DECL|TWI_PSEL_SDA_PIN_Msk|macro|TWI_PSEL_SDA_PIN_Msk
DECL|TWI_PSEL_SDA_PIN_Pos|macro|TWI_PSEL_SDA_PIN_Pos
DECL|TWI_PSEL_SDA_PORT_Msk|macro|TWI_PSEL_SDA_PORT_Msk
DECL|TWI_PSEL_SDA_PORT_Pos|macro|TWI_PSEL_SDA_PORT_Pos
DECL|TWI_RXD_RXD_Msk|macro|TWI_RXD_RXD_Msk
DECL|TWI_RXD_RXD_Pos|macro|TWI_RXD_RXD_Pos
DECL|TWI_SHORTS_BB_STOP_Disabled|macro|TWI_SHORTS_BB_STOP_Disabled
DECL|TWI_SHORTS_BB_STOP_Enabled|macro|TWI_SHORTS_BB_STOP_Enabled
DECL|TWI_SHORTS_BB_STOP_Msk|macro|TWI_SHORTS_BB_STOP_Msk
DECL|TWI_SHORTS_BB_STOP_Pos|macro|TWI_SHORTS_BB_STOP_Pos
DECL|TWI_SHORTS_BB_SUSPEND_Disabled|macro|TWI_SHORTS_BB_SUSPEND_Disabled
DECL|TWI_SHORTS_BB_SUSPEND_Enabled|macro|TWI_SHORTS_BB_SUSPEND_Enabled
DECL|TWI_SHORTS_BB_SUSPEND_Msk|macro|TWI_SHORTS_BB_SUSPEND_Msk
DECL|TWI_SHORTS_BB_SUSPEND_Pos|macro|TWI_SHORTS_BB_SUSPEND_Pos
DECL|TWI_TXD_TXD_Msk|macro|TWI_TXD_TXD_Msk
DECL|TWI_TXD_TXD_Pos|macro|TWI_TXD_TXD_Pos
DECL|UARTE_BAUDRATE_BAUDRATE_Baud115200|macro|UARTE_BAUDRATE_BAUDRATE_Baud115200
DECL|UARTE_BAUDRATE_BAUDRATE_Baud1200|macro|UARTE_BAUDRATE_BAUDRATE_Baud1200
DECL|UARTE_BAUDRATE_BAUDRATE_Baud14400|macro|UARTE_BAUDRATE_BAUDRATE_Baud14400
DECL|UARTE_BAUDRATE_BAUDRATE_Baud19200|macro|UARTE_BAUDRATE_BAUDRATE_Baud19200
DECL|UARTE_BAUDRATE_BAUDRATE_Baud1M|macro|UARTE_BAUDRATE_BAUDRATE_Baud1M
DECL|UARTE_BAUDRATE_BAUDRATE_Baud230400|macro|UARTE_BAUDRATE_BAUDRATE_Baud230400
DECL|UARTE_BAUDRATE_BAUDRATE_Baud2400|macro|UARTE_BAUDRATE_BAUDRATE_Baud2400
DECL|UARTE_BAUDRATE_BAUDRATE_Baud250000|macro|UARTE_BAUDRATE_BAUDRATE_Baud250000
DECL|UARTE_BAUDRATE_BAUDRATE_Baud28800|macro|UARTE_BAUDRATE_BAUDRATE_Baud28800
DECL|UARTE_BAUDRATE_BAUDRATE_Baud31250|macro|UARTE_BAUDRATE_BAUDRATE_Baud31250
DECL|UARTE_BAUDRATE_BAUDRATE_Baud38400|macro|UARTE_BAUDRATE_BAUDRATE_Baud38400
DECL|UARTE_BAUDRATE_BAUDRATE_Baud460800|macro|UARTE_BAUDRATE_BAUDRATE_Baud460800
DECL|UARTE_BAUDRATE_BAUDRATE_Baud4800|macro|UARTE_BAUDRATE_BAUDRATE_Baud4800
DECL|UARTE_BAUDRATE_BAUDRATE_Baud56000|macro|UARTE_BAUDRATE_BAUDRATE_Baud56000
DECL|UARTE_BAUDRATE_BAUDRATE_Baud57600|macro|UARTE_BAUDRATE_BAUDRATE_Baud57600
DECL|UARTE_BAUDRATE_BAUDRATE_Baud76800|macro|UARTE_BAUDRATE_BAUDRATE_Baud76800
DECL|UARTE_BAUDRATE_BAUDRATE_Baud921600|macro|UARTE_BAUDRATE_BAUDRATE_Baud921600
DECL|UARTE_BAUDRATE_BAUDRATE_Baud9600|macro|UARTE_BAUDRATE_BAUDRATE_Baud9600
DECL|UARTE_BAUDRATE_BAUDRATE_Msk|macro|UARTE_BAUDRATE_BAUDRATE_Msk
DECL|UARTE_BAUDRATE_BAUDRATE_Pos|macro|UARTE_BAUDRATE_BAUDRATE_Pos
DECL|UARTE_CONFIG_HWFC_Disabled|macro|UARTE_CONFIG_HWFC_Disabled
DECL|UARTE_CONFIG_HWFC_Enabled|macro|UARTE_CONFIG_HWFC_Enabled
DECL|UARTE_CONFIG_HWFC_Msk|macro|UARTE_CONFIG_HWFC_Msk
DECL|UARTE_CONFIG_HWFC_Pos|macro|UARTE_CONFIG_HWFC_Pos
DECL|UARTE_CONFIG_PARITY_Excluded|macro|UARTE_CONFIG_PARITY_Excluded
DECL|UARTE_CONFIG_PARITY_Included|macro|UARTE_CONFIG_PARITY_Included
DECL|UARTE_CONFIG_PARITY_Msk|macro|UARTE_CONFIG_PARITY_Msk
DECL|UARTE_CONFIG_PARITY_Pos|macro|UARTE_CONFIG_PARITY_Pos
DECL|UARTE_CONFIG_STOP_Msk|macro|UARTE_CONFIG_STOP_Msk
DECL|UARTE_CONFIG_STOP_One|macro|UARTE_CONFIG_STOP_One
DECL|UARTE_CONFIG_STOP_Pos|macro|UARTE_CONFIG_STOP_Pos
DECL|UARTE_CONFIG_STOP_Two|macro|UARTE_CONFIG_STOP_Two
DECL|UARTE_ENABLE_ENABLE_Disabled|macro|UARTE_ENABLE_ENABLE_Disabled
DECL|UARTE_ENABLE_ENABLE_Enabled|macro|UARTE_ENABLE_ENABLE_Enabled
DECL|UARTE_ENABLE_ENABLE_Msk|macro|UARTE_ENABLE_ENABLE_Msk
DECL|UARTE_ENABLE_ENABLE_Pos|macro|UARTE_ENABLE_ENABLE_Pos
DECL|UARTE_ERRORSRC_BREAK_Msk|macro|UARTE_ERRORSRC_BREAK_Msk
DECL|UARTE_ERRORSRC_BREAK_NotPresent|macro|UARTE_ERRORSRC_BREAK_NotPresent
DECL|UARTE_ERRORSRC_BREAK_Pos|macro|UARTE_ERRORSRC_BREAK_Pos
DECL|UARTE_ERRORSRC_BREAK_Present|macro|UARTE_ERRORSRC_BREAK_Present
DECL|UARTE_ERRORSRC_FRAMING_Msk|macro|UARTE_ERRORSRC_FRAMING_Msk
DECL|UARTE_ERRORSRC_FRAMING_NotPresent|macro|UARTE_ERRORSRC_FRAMING_NotPresent
DECL|UARTE_ERRORSRC_FRAMING_Pos|macro|UARTE_ERRORSRC_FRAMING_Pos
DECL|UARTE_ERRORSRC_FRAMING_Present|macro|UARTE_ERRORSRC_FRAMING_Present
DECL|UARTE_ERRORSRC_OVERRUN_Msk|macro|UARTE_ERRORSRC_OVERRUN_Msk
DECL|UARTE_ERRORSRC_OVERRUN_NotPresent|macro|UARTE_ERRORSRC_OVERRUN_NotPresent
DECL|UARTE_ERRORSRC_OVERRUN_Pos|macro|UARTE_ERRORSRC_OVERRUN_Pos
DECL|UARTE_ERRORSRC_OVERRUN_Present|macro|UARTE_ERRORSRC_OVERRUN_Present
DECL|UARTE_ERRORSRC_PARITY_Msk|macro|UARTE_ERRORSRC_PARITY_Msk
DECL|UARTE_ERRORSRC_PARITY_NotPresent|macro|UARTE_ERRORSRC_PARITY_NotPresent
DECL|UARTE_ERRORSRC_PARITY_Pos|macro|UARTE_ERRORSRC_PARITY_Pos
DECL|UARTE_ERRORSRC_PARITY_Present|macro|UARTE_ERRORSRC_PARITY_Present
DECL|UARTE_INTENCLR_CTS_Clear|macro|UARTE_INTENCLR_CTS_Clear
DECL|UARTE_INTENCLR_CTS_Disabled|macro|UARTE_INTENCLR_CTS_Disabled
DECL|UARTE_INTENCLR_CTS_Enabled|macro|UARTE_INTENCLR_CTS_Enabled
DECL|UARTE_INTENCLR_CTS_Msk|macro|UARTE_INTENCLR_CTS_Msk
DECL|UARTE_INTENCLR_CTS_Pos|macro|UARTE_INTENCLR_CTS_Pos
DECL|UARTE_INTENCLR_ENDRX_Clear|macro|UARTE_INTENCLR_ENDRX_Clear
DECL|UARTE_INTENCLR_ENDRX_Disabled|macro|UARTE_INTENCLR_ENDRX_Disabled
DECL|UARTE_INTENCLR_ENDRX_Enabled|macro|UARTE_INTENCLR_ENDRX_Enabled
DECL|UARTE_INTENCLR_ENDRX_Msk|macro|UARTE_INTENCLR_ENDRX_Msk
DECL|UARTE_INTENCLR_ENDRX_Pos|macro|UARTE_INTENCLR_ENDRX_Pos
DECL|UARTE_INTENCLR_ENDTX_Clear|macro|UARTE_INTENCLR_ENDTX_Clear
DECL|UARTE_INTENCLR_ENDTX_Disabled|macro|UARTE_INTENCLR_ENDTX_Disabled
DECL|UARTE_INTENCLR_ENDTX_Enabled|macro|UARTE_INTENCLR_ENDTX_Enabled
DECL|UARTE_INTENCLR_ENDTX_Msk|macro|UARTE_INTENCLR_ENDTX_Msk
DECL|UARTE_INTENCLR_ENDTX_Pos|macro|UARTE_INTENCLR_ENDTX_Pos
DECL|UARTE_INTENCLR_ERROR_Clear|macro|UARTE_INTENCLR_ERROR_Clear
DECL|UARTE_INTENCLR_ERROR_Disabled|macro|UARTE_INTENCLR_ERROR_Disabled
DECL|UARTE_INTENCLR_ERROR_Enabled|macro|UARTE_INTENCLR_ERROR_Enabled
DECL|UARTE_INTENCLR_ERROR_Msk|macro|UARTE_INTENCLR_ERROR_Msk
DECL|UARTE_INTENCLR_ERROR_Pos|macro|UARTE_INTENCLR_ERROR_Pos
DECL|UARTE_INTENCLR_NCTS_Clear|macro|UARTE_INTENCLR_NCTS_Clear
DECL|UARTE_INTENCLR_NCTS_Disabled|macro|UARTE_INTENCLR_NCTS_Disabled
DECL|UARTE_INTENCLR_NCTS_Enabled|macro|UARTE_INTENCLR_NCTS_Enabled
DECL|UARTE_INTENCLR_NCTS_Msk|macro|UARTE_INTENCLR_NCTS_Msk
DECL|UARTE_INTENCLR_NCTS_Pos|macro|UARTE_INTENCLR_NCTS_Pos
DECL|UARTE_INTENCLR_RXDRDY_Clear|macro|UARTE_INTENCLR_RXDRDY_Clear
DECL|UARTE_INTENCLR_RXDRDY_Disabled|macro|UARTE_INTENCLR_RXDRDY_Disabled
DECL|UARTE_INTENCLR_RXDRDY_Enabled|macro|UARTE_INTENCLR_RXDRDY_Enabled
DECL|UARTE_INTENCLR_RXDRDY_Msk|macro|UARTE_INTENCLR_RXDRDY_Msk
DECL|UARTE_INTENCLR_RXDRDY_Pos|macro|UARTE_INTENCLR_RXDRDY_Pos
DECL|UARTE_INTENCLR_RXSTARTED_Clear|macro|UARTE_INTENCLR_RXSTARTED_Clear
DECL|UARTE_INTENCLR_RXSTARTED_Disabled|macro|UARTE_INTENCLR_RXSTARTED_Disabled
DECL|UARTE_INTENCLR_RXSTARTED_Enabled|macro|UARTE_INTENCLR_RXSTARTED_Enabled
DECL|UARTE_INTENCLR_RXSTARTED_Msk|macro|UARTE_INTENCLR_RXSTARTED_Msk
DECL|UARTE_INTENCLR_RXSTARTED_Pos|macro|UARTE_INTENCLR_RXSTARTED_Pos
DECL|UARTE_INTENCLR_RXTO_Clear|macro|UARTE_INTENCLR_RXTO_Clear
DECL|UARTE_INTENCLR_RXTO_Disabled|macro|UARTE_INTENCLR_RXTO_Disabled
DECL|UARTE_INTENCLR_RXTO_Enabled|macro|UARTE_INTENCLR_RXTO_Enabled
DECL|UARTE_INTENCLR_RXTO_Msk|macro|UARTE_INTENCLR_RXTO_Msk
DECL|UARTE_INTENCLR_RXTO_Pos|macro|UARTE_INTENCLR_RXTO_Pos
DECL|UARTE_INTENCLR_TXDRDY_Clear|macro|UARTE_INTENCLR_TXDRDY_Clear
DECL|UARTE_INTENCLR_TXDRDY_Disabled|macro|UARTE_INTENCLR_TXDRDY_Disabled
DECL|UARTE_INTENCLR_TXDRDY_Enabled|macro|UARTE_INTENCLR_TXDRDY_Enabled
DECL|UARTE_INTENCLR_TXDRDY_Msk|macro|UARTE_INTENCLR_TXDRDY_Msk
DECL|UARTE_INTENCLR_TXDRDY_Pos|macro|UARTE_INTENCLR_TXDRDY_Pos
DECL|UARTE_INTENCLR_TXSTARTED_Clear|macro|UARTE_INTENCLR_TXSTARTED_Clear
DECL|UARTE_INTENCLR_TXSTARTED_Disabled|macro|UARTE_INTENCLR_TXSTARTED_Disabled
DECL|UARTE_INTENCLR_TXSTARTED_Enabled|macro|UARTE_INTENCLR_TXSTARTED_Enabled
DECL|UARTE_INTENCLR_TXSTARTED_Msk|macro|UARTE_INTENCLR_TXSTARTED_Msk
DECL|UARTE_INTENCLR_TXSTARTED_Pos|macro|UARTE_INTENCLR_TXSTARTED_Pos
DECL|UARTE_INTENCLR_TXSTOPPED_Clear|macro|UARTE_INTENCLR_TXSTOPPED_Clear
DECL|UARTE_INTENCLR_TXSTOPPED_Disabled|macro|UARTE_INTENCLR_TXSTOPPED_Disabled
DECL|UARTE_INTENCLR_TXSTOPPED_Enabled|macro|UARTE_INTENCLR_TXSTOPPED_Enabled
DECL|UARTE_INTENCLR_TXSTOPPED_Msk|macro|UARTE_INTENCLR_TXSTOPPED_Msk
DECL|UARTE_INTENCLR_TXSTOPPED_Pos|macro|UARTE_INTENCLR_TXSTOPPED_Pos
DECL|UARTE_INTENSET_CTS_Disabled|macro|UARTE_INTENSET_CTS_Disabled
DECL|UARTE_INTENSET_CTS_Enabled|macro|UARTE_INTENSET_CTS_Enabled
DECL|UARTE_INTENSET_CTS_Msk|macro|UARTE_INTENSET_CTS_Msk
DECL|UARTE_INTENSET_CTS_Pos|macro|UARTE_INTENSET_CTS_Pos
DECL|UARTE_INTENSET_CTS_Set|macro|UARTE_INTENSET_CTS_Set
DECL|UARTE_INTENSET_ENDRX_Disabled|macro|UARTE_INTENSET_ENDRX_Disabled
DECL|UARTE_INTENSET_ENDRX_Enabled|macro|UARTE_INTENSET_ENDRX_Enabled
DECL|UARTE_INTENSET_ENDRX_Msk|macro|UARTE_INTENSET_ENDRX_Msk
DECL|UARTE_INTENSET_ENDRX_Pos|macro|UARTE_INTENSET_ENDRX_Pos
DECL|UARTE_INTENSET_ENDRX_Set|macro|UARTE_INTENSET_ENDRX_Set
DECL|UARTE_INTENSET_ENDTX_Disabled|macro|UARTE_INTENSET_ENDTX_Disabled
DECL|UARTE_INTENSET_ENDTX_Enabled|macro|UARTE_INTENSET_ENDTX_Enabled
DECL|UARTE_INTENSET_ENDTX_Msk|macro|UARTE_INTENSET_ENDTX_Msk
DECL|UARTE_INTENSET_ENDTX_Pos|macro|UARTE_INTENSET_ENDTX_Pos
DECL|UARTE_INTENSET_ENDTX_Set|macro|UARTE_INTENSET_ENDTX_Set
DECL|UARTE_INTENSET_ERROR_Disabled|macro|UARTE_INTENSET_ERROR_Disabled
DECL|UARTE_INTENSET_ERROR_Enabled|macro|UARTE_INTENSET_ERROR_Enabled
DECL|UARTE_INTENSET_ERROR_Msk|macro|UARTE_INTENSET_ERROR_Msk
DECL|UARTE_INTENSET_ERROR_Pos|macro|UARTE_INTENSET_ERROR_Pos
DECL|UARTE_INTENSET_ERROR_Set|macro|UARTE_INTENSET_ERROR_Set
DECL|UARTE_INTENSET_NCTS_Disabled|macro|UARTE_INTENSET_NCTS_Disabled
DECL|UARTE_INTENSET_NCTS_Enabled|macro|UARTE_INTENSET_NCTS_Enabled
DECL|UARTE_INTENSET_NCTS_Msk|macro|UARTE_INTENSET_NCTS_Msk
DECL|UARTE_INTENSET_NCTS_Pos|macro|UARTE_INTENSET_NCTS_Pos
DECL|UARTE_INTENSET_NCTS_Set|macro|UARTE_INTENSET_NCTS_Set
DECL|UARTE_INTENSET_RXDRDY_Disabled|macro|UARTE_INTENSET_RXDRDY_Disabled
DECL|UARTE_INTENSET_RXDRDY_Enabled|macro|UARTE_INTENSET_RXDRDY_Enabled
DECL|UARTE_INTENSET_RXDRDY_Msk|macro|UARTE_INTENSET_RXDRDY_Msk
DECL|UARTE_INTENSET_RXDRDY_Pos|macro|UARTE_INTENSET_RXDRDY_Pos
DECL|UARTE_INTENSET_RXDRDY_Set|macro|UARTE_INTENSET_RXDRDY_Set
DECL|UARTE_INTENSET_RXSTARTED_Disabled|macro|UARTE_INTENSET_RXSTARTED_Disabled
DECL|UARTE_INTENSET_RXSTARTED_Enabled|macro|UARTE_INTENSET_RXSTARTED_Enabled
DECL|UARTE_INTENSET_RXSTARTED_Msk|macro|UARTE_INTENSET_RXSTARTED_Msk
DECL|UARTE_INTENSET_RXSTARTED_Pos|macro|UARTE_INTENSET_RXSTARTED_Pos
DECL|UARTE_INTENSET_RXSTARTED_Set|macro|UARTE_INTENSET_RXSTARTED_Set
DECL|UARTE_INTENSET_RXTO_Disabled|macro|UARTE_INTENSET_RXTO_Disabled
DECL|UARTE_INTENSET_RXTO_Enabled|macro|UARTE_INTENSET_RXTO_Enabled
DECL|UARTE_INTENSET_RXTO_Msk|macro|UARTE_INTENSET_RXTO_Msk
DECL|UARTE_INTENSET_RXTO_Pos|macro|UARTE_INTENSET_RXTO_Pos
DECL|UARTE_INTENSET_RXTO_Set|macro|UARTE_INTENSET_RXTO_Set
DECL|UARTE_INTENSET_TXDRDY_Disabled|macro|UARTE_INTENSET_TXDRDY_Disabled
DECL|UARTE_INTENSET_TXDRDY_Enabled|macro|UARTE_INTENSET_TXDRDY_Enabled
DECL|UARTE_INTENSET_TXDRDY_Msk|macro|UARTE_INTENSET_TXDRDY_Msk
DECL|UARTE_INTENSET_TXDRDY_Pos|macro|UARTE_INTENSET_TXDRDY_Pos
DECL|UARTE_INTENSET_TXDRDY_Set|macro|UARTE_INTENSET_TXDRDY_Set
DECL|UARTE_INTENSET_TXSTARTED_Disabled|macro|UARTE_INTENSET_TXSTARTED_Disabled
DECL|UARTE_INTENSET_TXSTARTED_Enabled|macro|UARTE_INTENSET_TXSTARTED_Enabled
DECL|UARTE_INTENSET_TXSTARTED_Msk|macro|UARTE_INTENSET_TXSTARTED_Msk
DECL|UARTE_INTENSET_TXSTARTED_Pos|macro|UARTE_INTENSET_TXSTARTED_Pos
DECL|UARTE_INTENSET_TXSTARTED_Set|macro|UARTE_INTENSET_TXSTARTED_Set
DECL|UARTE_INTENSET_TXSTOPPED_Disabled|macro|UARTE_INTENSET_TXSTOPPED_Disabled
DECL|UARTE_INTENSET_TXSTOPPED_Enabled|macro|UARTE_INTENSET_TXSTOPPED_Enabled
DECL|UARTE_INTENSET_TXSTOPPED_Msk|macro|UARTE_INTENSET_TXSTOPPED_Msk
DECL|UARTE_INTENSET_TXSTOPPED_Pos|macro|UARTE_INTENSET_TXSTOPPED_Pos
DECL|UARTE_INTENSET_TXSTOPPED_Set|macro|UARTE_INTENSET_TXSTOPPED_Set
DECL|UARTE_INTEN_CTS_Disabled|macro|UARTE_INTEN_CTS_Disabled
DECL|UARTE_INTEN_CTS_Enabled|macro|UARTE_INTEN_CTS_Enabled
DECL|UARTE_INTEN_CTS_Msk|macro|UARTE_INTEN_CTS_Msk
DECL|UARTE_INTEN_CTS_Pos|macro|UARTE_INTEN_CTS_Pos
DECL|UARTE_INTEN_ENDRX_Disabled|macro|UARTE_INTEN_ENDRX_Disabled
DECL|UARTE_INTEN_ENDRX_Enabled|macro|UARTE_INTEN_ENDRX_Enabled
DECL|UARTE_INTEN_ENDRX_Msk|macro|UARTE_INTEN_ENDRX_Msk
DECL|UARTE_INTEN_ENDRX_Pos|macro|UARTE_INTEN_ENDRX_Pos
DECL|UARTE_INTEN_ENDTX_Disabled|macro|UARTE_INTEN_ENDTX_Disabled
DECL|UARTE_INTEN_ENDTX_Enabled|macro|UARTE_INTEN_ENDTX_Enabled
DECL|UARTE_INTEN_ENDTX_Msk|macro|UARTE_INTEN_ENDTX_Msk
DECL|UARTE_INTEN_ENDTX_Pos|macro|UARTE_INTEN_ENDTX_Pos
DECL|UARTE_INTEN_ERROR_Disabled|macro|UARTE_INTEN_ERROR_Disabled
DECL|UARTE_INTEN_ERROR_Enabled|macro|UARTE_INTEN_ERROR_Enabled
DECL|UARTE_INTEN_ERROR_Msk|macro|UARTE_INTEN_ERROR_Msk
DECL|UARTE_INTEN_ERROR_Pos|macro|UARTE_INTEN_ERROR_Pos
DECL|UARTE_INTEN_NCTS_Disabled|macro|UARTE_INTEN_NCTS_Disabled
DECL|UARTE_INTEN_NCTS_Enabled|macro|UARTE_INTEN_NCTS_Enabled
DECL|UARTE_INTEN_NCTS_Msk|macro|UARTE_INTEN_NCTS_Msk
DECL|UARTE_INTEN_NCTS_Pos|macro|UARTE_INTEN_NCTS_Pos
DECL|UARTE_INTEN_RXDRDY_Disabled|macro|UARTE_INTEN_RXDRDY_Disabled
DECL|UARTE_INTEN_RXDRDY_Enabled|macro|UARTE_INTEN_RXDRDY_Enabled
DECL|UARTE_INTEN_RXDRDY_Msk|macro|UARTE_INTEN_RXDRDY_Msk
DECL|UARTE_INTEN_RXDRDY_Pos|macro|UARTE_INTEN_RXDRDY_Pos
DECL|UARTE_INTEN_RXSTARTED_Disabled|macro|UARTE_INTEN_RXSTARTED_Disabled
DECL|UARTE_INTEN_RXSTARTED_Enabled|macro|UARTE_INTEN_RXSTARTED_Enabled
DECL|UARTE_INTEN_RXSTARTED_Msk|macro|UARTE_INTEN_RXSTARTED_Msk
DECL|UARTE_INTEN_RXSTARTED_Pos|macro|UARTE_INTEN_RXSTARTED_Pos
DECL|UARTE_INTEN_RXTO_Disabled|macro|UARTE_INTEN_RXTO_Disabled
DECL|UARTE_INTEN_RXTO_Enabled|macro|UARTE_INTEN_RXTO_Enabled
DECL|UARTE_INTEN_RXTO_Msk|macro|UARTE_INTEN_RXTO_Msk
DECL|UARTE_INTEN_RXTO_Pos|macro|UARTE_INTEN_RXTO_Pos
DECL|UARTE_INTEN_TXDRDY_Disabled|macro|UARTE_INTEN_TXDRDY_Disabled
DECL|UARTE_INTEN_TXDRDY_Enabled|macro|UARTE_INTEN_TXDRDY_Enabled
DECL|UARTE_INTEN_TXDRDY_Msk|macro|UARTE_INTEN_TXDRDY_Msk
DECL|UARTE_INTEN_TXDRDY_Pos|macro|UARTE_INTEN_TXDRDY_Pos
DECL|UARTE_INTEN_TXSTARTED_Disabled|macro|UARTE_INTEN_TXSTARTED_Disabled
DECL|UARTE_INTEN_TXSTARTED_Enabled|macro|UARTE_INTEN_TXSTARTED_Enabled
DECL|UARTE_INTEN_TXSTARTED_Msk|macro|UARTE_INTEN_TXSTARTED_Msk
DECL|UARTE_INTEN_TXSTARTED_Pos|macro|UARTE_INTEN_TXSTARTED_Pos
DECL|UARTE_INTEN_TXSTOPPED_Disabled|macro|UARTE_INTEN_TXSTOPPED_Disabled
DECL|UARTE_INTEN_TXSTOPPED_Enabled|macro|UARTE_INTEN_TXSTOPPED_Enabled
DECL|UARTE_INTEN_TXSTOPPED_Msk|macro|UARTE_INTEN_TXSTOPPED_Msk
DECL|UARTE_INTEN_TXSTOPPED_Pos|macro|UARTE_INTEN_TXSTOPPED_Pos
DECL|UARTE_PSEL_CTS_CONNECT_Connected|macro|UARTE_PSEL_CTS_CONNECT_Connected
DECL|UARTE_PSEL_CTS_CONNECT_Disconnected|macro|UARTE_PSEL_CTS_CONNECT_Disconnected
DECL|UARTE_PSEL_CTS_CONNECT_Msk|macro|UARTE_PSEL_CTS_CONNECT_Msk
DECL|UARTE_PSEL_CTS_CONNECT_Pos|macro|UARTE_PSEL_CTS_CONNECT_Pos
DECL|UARTE_PSEL_CTS_PIN_Msk|macro|UARTE_PSEL_CTS_PIN_Msk
DECL|UARTE_PSEL_CTS_PIN_Pos|macro|UARTE_PSEL_CTS_PIN_Pos
DECL|UARTE_PSEL_CTS_PORT_Msk|macro|UARTE_PSEL_CTS_PORT_Msk
DECL|UARTE_PSEL_CTS_PORT_Pos|macro|UARTE_PSEL_CTS_PORT_Pos
DECL|UARTE_PSEL_RTS_CONNECT_Connected|macro|UARTE_PSEL_RTS_CONNECT_Connected
DECL|UARTE_PSEL_RTS_CONNECT_Disconnected|macro|UARTE_PSEL_RTS_CONNECT_Disconnected
DECL|UARTE_PSEL_RTS_CONNECT_Msk|macro|UARTE_PSEL_RTS_CONNECT_Msk
DECL|UARTE_PSEL_RTS_CONNECT_Pos|macro|UARTE_PSEL_RTS_CONNECT_Pos
DECL|UARTE_PSEL_RTS_PIN_Msk|macro|UARTE_PSEL_RTS_PIN_Msk
DECL|UARTE_PSEL_RTS_PIN_Pos|macro|UARTE_PSEL_RTS_PIN_Pos
DECL|UARTE_PSEL_RTS_PORT_Msk|macro|UARTE_PSEL_RTS_PORT_Msk
DECL|UARTE_PSEL_RTS_PORT_Pos|macro|UARTE_PSEL_RTS_PORT_Pos
DECL|UARTE_PSEL_RXD_CONNECT_Connected|macro|UARTE_PSEL_RXD_CONNECT_Connected
DECL|UARTE_PSEL_RXD_CONNECT_Disconnected|macro|UARTE_PSEL_RXD_CONNECT_Disconnected
DECL|UARTE_PSEL_RXD_CONNECT_Msk|macro|UARTE_PSEL_RXD_CONNECT_Msk
DECL|UARTE_PSEL_RXD_CONNECT_Pos|macro|UARTE_PSEL_RXD_CONNECT_Pos
DECL|UARTE_PSEL_RXD_PIN_Msk|macro|UARTE_PSEL_RXD_PIN_Msk
DECL|UARTE_PSEL_RXD_PIN_Pos|macro|UARTE_PSEL_RXD_PIN_Pos
DECL|UARTE_PSEL_RXD_PORT_Msk|macro|UARTE_PSEL_RXD_PORT_Msk
DECL|UARTE_PSEL_RXD_PORT_Pos|macro|UARTE_PSEL_RXD_PORT_Pos
DECL|UARTE_PSEL_TXD_CONNECT_Connected|macro|UARTE_PSEL_TXD_CONNECT_Connected
DECL|UARTE_PSEL_TXD_CONNECT_Disconnected|macro|UARTE_PSEL_TXD_CONNECT_Disconnected
DECL|UARTE_PSEL_TXD_CONNECT_Msk|macro|UARTE_PSEL_TXD_CONNECT_Msk
DECL|UARTE_PSEL_TXD_CONNECT_Pos|macro|UARTE_PSEL_TXD_CONNECT_Pos
DECL|UARTE_PSEL_TXD_PIN_Msk|macro|UARTE_PSEL_TXD_PIN_Msk
DECL|UARTE_PSEL_TXD_PIN_Pos|macro|UARTE_PSEL_TXD_PIN_Pos
DECL|UARTE_PSEL_TXD_PORT_Msk|macro|UARTE_PSEL_TXD_PORT_Msk
DECL|UARTE_PSEL_TXD_PORT_Pos|macro|UARTE_PSEL_TXD_PORT_Pos
DECL|UARTE_RXD_AMOUNT_AMOUNT_Msk|macro|UARTE_RXD_AMOUNT_AMOUNT_Msk
DECL|UARTE_RXD_AMOUNT_AMOUNT_Pos|macro|UARTE_RXD_AMOUNT_AMOUNT_Pos
DECL|UARTE_RXD_MAXCNT_MAXCNT_Msk|macro|UARTE_RXD_MAXCNT_MAXCNT_Msk
DECL|UARTE_RXD_MAXCNT_MAXCNT_Pos|macro|UARTE_RXD_MAXCNT_MAXCNT_Pos
DECL|UARTE_RXD_PTR_PTR_Msk|macro|UARTE_RXD_PTR_PTR_Msk
DECL|UARTE_RXD_PTR_PTR_Pos|macro|UARTE_RXD_PTR_PTR_Pos
DECL|UARTE_SHORTS_ENDRX_STARTRX_Disabled|macro|UARTE_SHORTS_ENDRX_STARTRX_Disabled
DECL|UARTE_SHORTS_ENDRX_STARTRX_Enabled|macro|UARTE_SHORTS_ENDRX_STARTRX_Enabled
DECL|UARTE_SHORTS_ENDRX_STARTRX_Msk|macro|UARTE_SHORTS_ENDRX_STARTRX_Msk
DECL|UARTE_SHORTS_ENDRX_STARTRX_Pos|macro|UARTE_SHORTS_ENDRX_STARTRX_Pos
DECL|UARTE_SHORTS_ENDRX_STOPRX_Disabled|macro|UARTE_SHORTS_ENDRX_STOPRX_Disabled
DECL|UARTE_SHORTS_ENDRX_STOPRX_Enabled|macro|UARTE_SHORTS_ENDRX_STOPRX_Enabled
DECL|UARTE_SHORTS_ENDRX_STOPRX_Msk|macro|UARTE_SHORTS_ENDRX_STOPRX_Msk
DECL|UARTE_SHORTS_ENDRX_STOPRX_Pos|macro|UARTE_SHORTS_ENDRX_STOPRX_Pos
DECL|UARTE_TXD_AMOUNT_AMOUNT_Msk|macro|UARTE_TXD_AMOUNT_AMOUNT_Msk
DECL|UARTE_TXD_AMOUNT_AMOUNT_Pos|macro|UARTE_TXD_AMOUNT_AMOUNT_Pos
DECL|UARTE_TXD_MAXCNT_MAXCNT_Msk|macro|UARTE_TXD_MAXCNT_MAXCNT_Msk
DECL|UARTE_TXD_MAXCNT_MAXCNT_Pos|macro|UARTE_TXD_MAXCNT_MAXCNT_Pos
DECL|UARTE_TXD_PTR_PTR_Msk|macro|UARTE_TXD_PTR_PTR_Msk
DECL|UARTE_TXD_PTR_PTR_Pos|macro|UARTE_TXD_PTR_PTR_Pos
DECL|UART_BAUDRATE_BAUDRATE_Baud115200|macro|UART_BAUDRATE_BAUDRATE_Baud115200
DECL|UART_BAUDRATE_BAUDRATE_Baud1200|macro|UART_BAUDRATE_BAUDRATE_Baud1200
DECL|UART_BAUDRATE_BAUDRATE_Baud14400|macro|UART_BAUDRATE_BAUDRATE_Baud14400
DECL|UART_BAUDRATE_BAUDRATE_Baud19200|macro|UART_BAUDRATE_BAUDRATE_Baud19200
DECL|UART_BAUDRATE_BAUDRATE_Baud1M|macro|UART_BAUDRATE_BAUDRATE_Baud1M
DECL|UART_BAUDRATE_BAUDRATE_Baud230400|macro|UART_BAUDRATE_BAUDRATE_Baud230400
DECL|UART_BAUDRATE_BAUDRATE_Baud2400|macro|UART_BAUDRATE_BAUDRATE_Baud2400
DECL|UART_BAUDRATE_BAUDRATE_Baud250000|macro|UART_BAUDRATE_BAUDRATE_Baud250000
DECL|UART_BAUDRATE_BAUDRATE_Baud28800|macro|UART_BAUDRATE_BAUDRATE_Baud28800
DECL|UART_BAUDRATE_BAUDRATE_Baud31250|macro|UART_BAUDRATE_BAUDRATE_Baud31250
DECL|UART_BAUDRATE_BAUDRATE_Baud38400|macro|UART_BAUDRATE_BAUDRATE_Baud38400
DECL|UART_BAUDRATE_BAUDRATE_Baud460800|macro|UART_BAUDRATE_BAUDRATE_Baud460800
DECL|UART_BAUDRATE_BAUDRATE_Baud4800|macro|UART_BAUDRATE_BAUDRATE_Baud4800
DECL|UART_BAUDRATE_BAUDRATE_Baud56000|macro|UART_BAUDRATE_BAUDRATE_Baud56000
DECL|UART_BAUDRATE_BAUDRATE_Baud57600|macro|UART_BAUDRATE_BAUDRATE_Baud57600
DECL|UART_BAUDRATE_BAUDRATE_Baud76800|macro|UART_BAUDRATE_BAUDRATE_Baud76800
DECL|UART_BAUDRATE_BAUDRATE_Baud921600|macro|UART_BAUDRATE_BAUDRATE_Baud921600
DECL|UART_BAUDRATE_BAUDRATE_Baud9600|macro|UART_BAUDRATE_BAUDRATE_Baud9600
DECL|UART_BAUDRATE_BAUDRATE_Msk|macro|UART_BAUDRATE_BAUDRATE_Msk
DECL|UART_BAUDRATE_BAUDRATE_Pos|macro|UART_BAUDRATE_BAUDRATE_Pos
DECL|UART_CONFIG_HWFC_Disabled|macro|UART_CONFIG_HWFC_Disabled
DECL|UART_CONFIG_HWFC_Enabled|macro|UART_CONFIG_HWFC_Enabled
DECL|UART_CONFIG_HWFC_Msk|macro|UART_CONFIG_HWFC_Msk
DECL|UART_CONFIG_HWFC_Pos|macro|UART_CONFIG_HWFC_Pos
DECL|UART_CONFIG_PARITY_Excluded|macro|UART_CONFIG_PARITY_Excluded
DECL|UART_CONFIG_PARITY_Included|macro|UART_CONFIG_PARITY_Included
DECL|UART_CONFIG_PARITY_Msk|macro|UART_CONFIG_PARITY_Msk
DECL|UART_CONFIG_PARITY_Pos|macro|UART_CONFIG_PARITY_Pos
DECL|UART_ENABLE_ENABLE_Disabled|macro|UART_ENABLE_ENABLE_Disabled
DECL|UART_ENABLE_ENABLE_Enabled|macro|UART_ENABLE_ENABLE_Enabled
DECL|UART_ENABLE_ENABLE_Msk|macro|UART_ENABLE_ENABLE_Msk
DECL|UART_ENABLE_ENABLE_Pos|macro|UART_ENABLE_ENABLE_Pos
DECL|UART_ERRORSRC_BREAK_Msk|macro|UART_ERRORSRC_BREAK_Msk
DECL|UART_ERRORSRC_BREAK_NotPresent|macro|UART_ERRORSRC_BREAK_NotPresent
DECL|UART_ERRORSRC_BREAK_Pos|macro|UART_ERRORSRC_BREAK_Pos
DECL|UART_ERRORSRC_BREAK_Present|macro|UART_ERRORSRC_BREAK_Present
DECL|UART_ERRORSRC_FRAMING_Msk|macro|UART_ERRORSRC_FRAMING_Msk
DECL|UART_ERRORSRC_FRAMING_NotPresent|macro|UART_ERRORSRC_FRAMING_NotPresent
DECL|UART_ERRORSRC_FRAMING_Pos|macro|UART_ERRORSRC_FRAMING_Pos
DECL|UART_ERRORSRC_FRAMING_Present|macro|UART_ERRORSRC_FRAMING_Present
DECL|UART_ERRORSRC_OVERRUN_Msk|macro|UART_ERRORSRC_OVERRUN_Msk
DECL|UART_ERRORSRC_OVERRUN_NotPresent|macro|UART_ERRORSRC_OVERRUN_NotPresent
DECL|UART_ERRORSRC_OVERRUN_Pos|macro|UART_ERRORSRC_OVERRUN_Pos
DECL|UART_ERRORSRC_OVERRUN_Present|macro|UART_ERRORSRC_OVERRUN_Present
DECL|UART_ERRORSRC_PARITY_Msk|macro|UART_ERRORSRC_PARITY_Msk
DECL|UART_ERRORSRC_PARITY_NotPresent|macro|UART_ERRORSRC_PARITY_NotPresent
DECL|UART_ERRORSRC_PARITY_Pos|macro|UART_ERRORSRC_PARITY_Pos
DECL|UART_ERRORSRC_PARITY_Present|macro|UART_ERRORSRC_PARITY_Present
DECL|UART_INTENCLR_CTS_Clear|macro|UART_INTENCLR_CTS_Clear
DECL|UART_INTENCLR_CTS_Disabled|macro|UART_INTENCLR_CTS_Disabled
DECL|UART_INTENCLR_CTS_Enabled|macro|UART_INTENCLR_CTS_Enabled
DECL|UART_INTENCLR_CTS_Msk|macro|UART_INTENCLR_CTS_Msk
DECL|UART_INTENCLR_CTS_Pos|macro|UART_INTENCLR_CTS_Pos
DECL|UART_INTENCLR_ERROR_Clear|macro|UART_INTENCLR_ERROR_Clear
DECL|UART_INTENCLR_ERROR_Disabled|macro|UART_INTENCLR_ERROR_Disabled
DECL|UART_INTENCLR_ERROR_Enabled|macro|UART_INTENCLR_ERROR_Enabled
DECL|UART_INTENCLR_ERROR_Msk|macro|UART_INTENCLR_ERROR_Msk
DECL|UART_INTENCLR_ERROR_Pos|macro|UART_INTENCLR_ERROR_Pos
DECL|UART_INTENCLR_NCTS_Clear|macro|UART_INTENCLR_NCTS_Clear
DECL|UART_INTENCLR_NCTS_Disabled|macro|UART_INTENCLR_NCTS_Disabled
DECL|UART_INTENCLR_NCTS_Enabled|macro|UART_INTENCLR_NCTS_Enabled
DECL|UART_INTENCLR_NCTS_Msk|macro|UART_INTENCLR_NCTS_Msk
DECL|UART_INTENCLR_NCTS_Pos|macro|UART_INTENCLR_NCTS_Pos
DECL|UART_INTENCLR_RXDRDY_Clear|macro|UART_INTENCLR_RXDRDY_Clear
DECL|UART_INTENCLR_RXDRDY_Disabled|macro|UART_INTENCLR_RXDRDY_Disabled
DECL|UART_INTENCLR_RXDRDY_Enabled|macro|UART_INTENCLR_RXDRDY_Enabled
DECL|UART_INTENCLR_RXDRDY_Msk|macro|UART_INTENCLR_RXDRDY_Msk
DECL|UART_INTENCLR_RXDRDY_Pos|macro|UART_INTENCLR_RXDRDY_Pos
DECL|UART_INTENCLR_RXTO_Clear|macro|UART_INTENCLR_RXTO_Clear
DECL|UART_INTENCLR_RXTO_Disabled|macro|UART_INTENCLR_RXTO_Disabled
DECL|UART_INTENCLR_RXTO_Enabled|macro|UART_INTENCLR_RXTO_Enabled
DECL|UART_INTENCLR_RXTO_Msk|macro|UART_INTENCLR_RXTO_Msk
DECL|UART_INTENCLR_RXTO_Pos|macro|UART_INTENCLR_RXTO_Pos
DECL|UART_INTENCLR_TXDRDY_Clear|macro|UART_INTENCLR_TXDRDY_Clear
DECL|UART_INTENCLR_TXDRDY_Disabled|macro|UART_INTENCLR_TXDRDY_Disabled
DECL|UART_INTENCLR_TXDRDY_Enabled|macro|UART_INTENCLR_TXDRDY_Enabled
DECL|UART_INTENCLR_TXDRDY_Msk|macro|UART_INTENCLR_TXDRDY_Msk
DECL|UART_INTENCLR_TXDRDY_Pos|macro|UART_INTENCLR_TXDRDY_Pos
DECL|UART_INTENSET_CTS_Disabled|macro|UART_INTENSET_CTS_Disabled
DECL|UART_INTENSET_CTS_Enabled|macro|UART_INTENSET_CTS_Enabled
DECL|UART_INTENSET_CTS_Msk|macro|UART_INTENSET_CTS_Msk
DECL|UART_INTENSET_CTS_Pos|macro|UART_INTENSET_CTS_Pos
DECL|UART_INTENSET_CTS_Set|macro|UART_INTENSET_CTS_Set
DECL|UART_INTENSET_ERROR_Disabled|macro|UART_INTENSET_ERROR_Disabled
DECL|UART_INTENSET_ERROR_Enabled|macro|UART_INTENSET_ERROR_Enabled
DECL|UART_INTENSET_ERROR_Msk|macro|UART_INTENSET_ERROR_Msk
DECL|UART_INTENSET_ERROR_Pos|macro|UART_INTENSET_ERROR_Pos
DECL|UART_INTENSET_ERROR_Set|macro|UART_INTENSET_ERROR_Set
DECL|UART_INTENSET_NCTS_Disabled|macro|UART_INTENSET_NCTS_Disabled
DECL|UART_INTENSET_NCTS_Enabled|macro|UART_INTENSET_NCTS_Enabled
DECL|UART_INTENSET_NCTS_Msk|macro|UART_INTENSET_NCTS_Msk
DECL|UART_INTENSET_NCTS_Pos|macro|UART_INTENSET_NCTS_Pos
DECL|UART_INTENSET_NCTS_Set|macro|UART_INTENSET_NCTS_Set
DECL|UART_INTENSET_RXDRDY_Disabled|macro|UART_INTENSET_RXDRDY_Disabled
DECL|UART_INTENSET_RXDRDY_Enabled|macro|UART_INTENSET_RXDRDY_Enabled
DECL|UART_INTENSET_RXDRDY_Msk|macro|UART_INTENSET_RXDRDY_Msk
DECL|UART_INTENSET_RXDRDY_Pos|macro|UART_INTENSET_RXDRDY_Pos
DECL|UART_INTENSET_RXDRDY_Set|macro|UART_INTENSET_RXDRDY_Set
DECL|UART_INTENSET_RXTO_Disabled|macro|UART_INTENSET_RXTO_Disabled
DECL|UART_INTENSET_RXTO_Enabled|macro|UART_INTENSET_RXTO_Enabled
DECL|UART_INTENSET_RXTO_Msk|macro|UART_INTENSET_RXTO_Msk
DECL|UART_INTENSET_RXTO_Pos|macro|UART_INTENSET_RXTO_Pos
DECL|UART_INTENSET_RXTO_Set|macro|UART_INTENSET_RXTO_Set
DECL|UART_INTENSET_TXDRDY_Disabled|macro|UART_INTENSET_TXDRDY_Disabled
DECL|UART_INTENSET_TXDRDY_Enabled|macro|UART_INTENSET_TXDRDY_Enabled
DECL|UART_INTENSET_TXDRDY_Msk|macro|UART_INTENSET_TXDRDY_Msk
DECL|UART_INTENSET_TXDRDY_Pos|macro|UART_INTENSET_TXDRDY_Pos
DECL|UART_INTENSET_TXDRDY_Set|macro|UART_INTENSET_TXDRDY_Set
DECL|UART_PSEL_CTS_CONNECT_Connected|macro|UART_PSEL_CTS_CONNECT_Connected
DECL|UART_PSEL_CTS_CONNECT_Disconnected|macro|UART_PSEL_CTS_CONNECT_Disconnected
DECL|UART_PSEL_CTS_CONNECT_Msk|macro|UART_PSEL_CTS_CONNECT_Msk
DECL|UART_PSEL_CTS_CONNECT_Pos|macro|UART_PSEL_CTS_CONNECT_Pos
DECL|UART_PSEL_CTS_PIN_Msk|macro|UART_PSEL_CTS_PIN_Msk
DECL|UART_PSEL_CTS_PIN_Pos|macro|UART_PSEL_CTS_PIN_Pos
DECL|UART_PSEL_CTS_PORT_Msk|macro|UART_PSEL_CTS_PORT_Msk
DECL|UART_PSEL_CTS_PORT_Pos|macro|UART_PSEL_CTS_PORT_Pos
DECL|UART_PSEL_RTS_CONNECT_Connected|macro|UART_PSEL_RTS_CONNECT_Connected
DECL|UART_PSEL_RTS_CONNECT_Disconnected|macro|UART_PSEL_RTS_CONNECT_Disconnected
DECL|UART_PSEL_RTS_CONNECT_Msk|macro|UART_PSEL_RTS_CONNECT_Msk
DECL|UART_PSEL_RTS_CONNECT_Pos|macro|UART_PSEL_RTS_CONNECT_Pos
DECL|UART_PSEL_RTS_PIN_Msk|macro|UART_PSEL_RTS_PIN_Msk
DECL|UART_PSEL_RTS_PIN_Pos|macro|UART_PSEL_RTS_PIN_Pos
DECL|UART_PSEL_RTS_PORT_Msk|macro|UART_PSEL_RTS_PORT_Msk
DECL|UART_PSEL_RTS_PORT_Pos|macro|UART_PSEL_RTS_PORT_Pos
DECL|UART_PSEL_RXD_CONNECT_Connected|macro|UART_PSEL_RXD_CONNECT_Connected
DECL|UART_PSEL_RXD_CONNECT_Disconnected|macro|UART_PSEL_RXD_CONNECT_Disconnected
DECL|UART_PSEL_RXD_CONNECT_Msk|macro|UART_PSEL_RXD_CONNECT_Msk
DECL|UART_PSEL_RXD_CONNECT_Pos|macro|UART_PSEL_RXD_CONNECT_Pos
DECL|UART_PSEL_RXD_PIN_Msk|macro|UART_PSEL_RXD_PIN_Msk
DECL|UART_PSEL_RXD_PIN_Pos|macro|UART_PSEL_RXD_PIN_Pos
DECL|UART_PSEL_RXD_PORT_Msk|macro|UART_PSEL_RXD_PORT_Msk
DECL|UART_PSEL_RXD_PORT_Pos|macro|UART_PSEL_RXD_PORT_Pos
DECL|UART_PSEL_TXD_CONNECT_Connected|macro|UART_PSEL_TXD_CONNECT_Connected
DECL|UART_PSEL_TXD_CONNECT_Disconnected|macro|UART_PSEL_TXD_CONNECT_Disconnected
DECL|UART_PSEL_TXD_CONNECT_Msk|macro|UART_PSEL_TXD_CONNECT_Msk
DECL|UART_PSEL_TXD_CONNECT_Pos|macro|UART_PSEL_TXD_CONNECT_Pos
DECL|UART_PSEL_TXD_PIN_Msk|macro|UART_PSEL_TXD_PIN_Msk
DECL|UART_PSEL_TXD_PIN_Pos|macro|UART_PSEL_TXD_PIN_Pos
DECL|UART_PSEL_TXD_PORT_Msk|macro|UART_PSEL_TXD_PORT_Msk
DECL|UART_PSEL_TXD_PORT_Pos|macro|UART_PSEL_TXD_PORT_Pos
DECL|UART_RXD_RXD_Msk|macro|UART_RXD_RXD_Msk
DECL|UART_RXD_RXD_Pos|macro|UART_RXD_RXD_Pos
DECL|UART_SHORTS_CTS_STARTRX_Disabled|macro|UART_SHORTS_CTS_STARTRX_Disabled
DECL|UART_SHORTS_CTS_STARTRX_Enabled|macro|UART_SHORTS_CTS_STARTRX_Enabled
DECL|UART_SHORTS_CTS_STARTRX_Msk|macro|UART_SHORTS_CTS_STARTRX_Msk
DECL|UART_SHORTS_CTS_STARTRX_Pos|macro|UART_SHORTS_CTS_STARTRX_Pos
DECL|UART_SHORTS_NCTS_STOPRX_Disabled|macro|UART_SHORTS_NCTS_STOPRX_Disabled
DECL|UART_SHORTS_NCTS_STOPRX_Enabled|macro|UART_SHORTS_NCTS_STOPRX_Enabled
DECL|UART_SHORTS_NCTS_STOPRX_Msk|macro|UART_SHORTS_NCTS_STOPRX_Msk
DECL|UART_SHORTS_NCTS_STOPRX_Pos|macro|UART_SHORTS_NCTS_STOPRX_Pos
DECL|UART_TXD_TXD_Msk|macro|UART_TXD_TXD_Msk
DECL|UART_TXD_TXD_Pos|macro|UART_TXD_TXD_Pos
DECL|UICR_APPROTECT_PALL_Disabled|macro|UICR_APPROTECT_PALL_Disabled
DECL|UICR_APPROTECT_PALL_Enabled|macro|UICR_APPROTECT_PALL_Enabled
DECL|UICR_APPROTECT_PALL_Msk|macro|UICR_APPROTECT_PALL_Msk
DECL|UICR_APPROTECT_PALL_Pos|macro|UICR_APPROTECT_PALL_Pos
DECL|UICR_CUSTOMER_CUSTOMER_Msk|macro|UICR_CUSTOMER_CUSTOMER_Msk
DECL|UICR_CUSTOMER_CUSTOMER_Pos|macro|UICR_CUSTOMER_CUSTOMER_Pos
DECL|UICR_EXTSUPPLY_EXTSUPPLY_Disabled|macro|UICR_EXTSUPPLY_EXTSUPPLY_Disabled
DECL|UICR_EXTSUPPLY_EXTSUPPLY_Enabled|macro|UICR_EXTSUPPLY_EXTSUPPLY_Enabled
DECL|UICR_EXTSUPPLY_EXTSUPPLY_Msk|macro|UICR_EXTSUPPLY_EXTSUPPLY_Msk
DECL|UICR_EXTSUPPLY_EXTSUPPLY_Pos|macro|UICR_EXTSUPPLY_EXTSUPPLY_Pos
DECL|UICR_NFCPINS_PROTECT_Disabled|macro|UICR_NFCPINS_PROTECT_Disabled
DECL|UICR_NFCPINS_PROTECT_Msk|macro|UICR_NFCPINS_PROTECT_Msk
DECL|UICR_NFCPINS_PROTECT_NFC|macro|UICR_NFCPINS_PROTECT_NFC
DECL|UICR_NFCPINS_PROTECT_Pos|macro|UICR_NFCPINS_PROTECT_Pos
DECL|UICR_NRFFW_NRFFW_Msk|macro|UICR_NRFFW_NRFFW_Msk
DECL|UICR_NRFFW_NRFFW_Pos|macro|UICR_NRFFW_NRFFW_Pos
DECL|UICR_NRFHW_NRFHW_Msk|macro|UICR_NRFHW_NRFHW_Msk
DECL|UICR_NRFHW_NRFHW_Pos|macro|UICR_NRFHW_NRFHW_Pos
DECL|UICR_PSELRESET_CONNECT_Connected|macro|UICR_PSELRESET_CONNECT_Connected
DECL|UICR_PSELRESET_CONNECT_Disconnected|macro|UICR_PSELRESET_CONNECT_Disconnected
DECL|UICR_PSELRESET_CONNECT_Msk|macro|UICR_PSELRESET_CONNECT_Msk
DECL|UICR_PSELRESET_CONNECT_Pos|macro|UICR_PSELRESET_CONNECT_Pos
DECL|UICR_PSELRESET_PIN_Msk|macro|UICR_PSELRESET_PIN_Msk
DECL|UICR_PSELRESET_PIN_Pos|macro|UICR_PSELRESET_PIN_Pos
DECL|UICR_PSELRESET_PORT_Msk|macro|UICR_PSELRESET_PORT_Msk
DECL|UICR_PSELRESET_PORT_Pos|macro|UICR_PSELRESET_PORT_Pos
DECL|UICR_REGOUT0_VOUT_1V8|macro|UICR_REGOUT0_VOUT_1V8
DECL|UICR_REGOUT0_VOUT_2V1|macro|UICR_REGOUT0_VOUT_2V1
DECL|UICR_REGOUT0_VOUT_2V4|macro|UICR_REGOUT0_VOUT_2V4
DECL|UICR_REGOUT0_VOUT_2V7|macro|UICR_REGOUT0_VOUT_2V7
DECL|UICR_REGOUT0_VOUT_3V0|macro|UICR_REGOUT0_VOUT_3V0
DECL|UICR_REGOUT0_VOUT_3V3|macro|UICR_REGOUT0_VOUT_3V3
DECL|UICR_REGOUT0_VOUT_DEFAULT|macro|UICR_REGOUT0_VOUT_DEFAULT
DECL|UICR_REGOUT0_VOUT_Msk|macro|UICR_REGOUT0_VOUT_Msk
DECL|UICR_REGOUT0_VOUT_Pos|macro|UICR_REGOUT0_VOUT_Pos
DECL|USBD_BMREQUESTTYPE_DIRECTION_DeviceToHost|macro|USBD_BMREQUESTTYPE_DIRECTION_DeviceToHost
DECL|USBD_BMREQUESTTYPE_DIRECTION_HostToDevice|macro|USBD_BMREQUESTTYPE_DIRECTION_HostToDevice
DECL|USBD_BMREQUESTTYPE_DIRECTION_Msk|macro|USBD_BMREQUESTTYPE_DIRECTION_Msk
DECL|USBD_BMREQUESTTYPE_DIRECTION_Pos|macro|USBD_BMREQUESTTYPE_DIRECTION_Pos
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Device|macro|USBD_BMREQUESTTYPE_RECIPIENT_Device
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Endpoint|macro|USBD_BMREQUESTTYPE_RECIPIENT_Endpoint
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Interface|macro|USBD_BMREQUESTTYPE_RECIPIENT_Interface
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Msk|macro|USBD_BMREQUESTTYPE_RECIPIENT_Msk
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Other|macro|USBD_BMREQUESTTYPE_RECIPIENT_Other
DECL|USBD_BMREQUESTTYPE_RECIPIENT_Pos|macro|USBD_BMREQUESTTYPE_RECIPIENT_Pos
DECL|USBD_BMREQUESTTYPE_TYPE_Class|macro|USBD_BMREQUESTTYPE_TYPE_Class
DECL|USBD_BMREQUESTTYPE_TYPE_Msk|macro|USBD_BMREQUESTTYPE_TYPE_Msk
DECL|USBD_BMREQUESTTYPE_TYPE_Pos|macro|USBD_BMREQUESTTYPE_TYPE_Pos
DECL|USBD_BMREQUESTTYPE_TYPE_Standard|macro|USBD_BMREQUESTTYPE_TYPE_Standard
DECL|USBD_BMREQUESTTYPE_TYPE_Vendor|macro|USBD_BMREQUESTTYPE_TYPE_Vendor
DECL|USBD_BREQUEST_BREQUEST_Msk|macro|USBD_BREQUEST_BREQUEST_Msk
DECL|USBD_BREQUEST_BREQUEST_Pos|macro|USBD_BREQUEST_BREQUEST_Pos
DECL|USBD_BREQUEST_BREQUEST_STD_CLEAR_FEATURE|macro|USBD_BREQUEST_BREQUEST_STD_CLEAR_FEATURE
DECL|USBD_BREQUEST_BREQUEST_STD_GET_CONFIGURATION|macro|USBD_BREQUEST_BREQUEST_STD_GET_CONFIGURATION
DECL|USBD_BREQUEST_BREQUEST_STD_GET_DESCRIPTOR|macro|USBD_BREQUEST_BREQUEST_STD_GET_DESCRIPTOR
DECL|USBD_BREQUEST_BREQUEST_STD_GET_INTERFACE|macro|USBD_BREQUEST_BREQUEST_STD_GET_INTERFACE
DECL|USBD_BREQUEST_BREQUEST_STD_GET_STATUS|macro|USBD_BREQUEST_BREQUEST_STD_GET_STATUS
DECL|USBD_BREQUEST_BREQUEST_STD_SET_ADDRESS|macro|USBD_BREQUEST_BREQUEST_STD_SET_ADDRESS
DECL|USBD_BREQUEST_BREQUEST_STD_SET_CONFIGURATION|macro|USBD_BREQUEST_BREQUEST_STD_SET_CONFIGURATION
DECL|USBD_BREQUEST_BREQUEST_STD_SET_DESCRIPTOR|macro|USBD_BREQUEST_BREQUEST_STD_SET_DESCRIPTOR
DECL|USBD_BREQUEST_BREQUEST_STD_SET_FEATURE|macro|USBD_BREQUEST_BREQUEST_STD_SET_FEATURE
DECL|USBD_BREQUEST_BREQUEST_STD_SET_INTERFACE|macro|USBD_BREQUEST_BREQUEST_STD_SET_INTERFACE
DECL|USBD_BREQUEST_BREQUEST_STD_SYNCH_FRAME|macro|USBD_BREQUEST_BREQUEST_STD_SYNCH_FRAME
DECL|USBD_BUSSTATE_DM_High|macro|USBD_BUSSTATE_DM_High
DECL|USBD_BUSSTATE_DM_Low|macro|USBD_BUSSTATE_DM_Low
DECL|USBD_BUSSTATE_DM_Msk|macro|USBD_BUSSTATE_DM_Msk
DECL|USBD_BUSSTATE_DM_Pos|macro|USBD_BUSSTATE_DM_Pos
DECL|USBD_BUSSTATE_DP_High|macro|USBD_BUSSTATE_DP_High
DECL|USBD_BUSSTATE_DP_Low|macro|USBD_BUSSTATE_DP_Low
DECL|USBD_BUSSTATE_DP_Msk|macro|USBD_BUSSTATE_DP_Msk
DECL|USBD_BUSSTATE_DP_Pos|macro|USBD_BUSSTATE_DP_Pos
DECL|USBD_DPDMVALUE_STATE_J|macro|USBD_DPDMVALUE_STATE_J
DECL|USBD_DPDMVALUE_STATE_K|macro|USBD_DPDMVALUE_STATE_K
DECL|USBD_DPDMVALUE_STATE_Msk|macro|USBD_DPDMVALUE_STATE_Msk
DECL|USBD_DPDMVALUE_STATE_Pos|macro|USBD_DPDMVALUE_STATE_Pos
DECL|USBD_DPDMVALUE_STATE_Resume|macro|USBD_DPDMVALUE_STATE_Resume
DECL|USBD_DTOGGLE_EP_Msk|macro|USBD_DTOGGLE_EP_Msk
DECL|USBD_DTOGGLE_EP_Pos|macro|USBD_DTOGGLE_EP_Pos
DECL|USBD_DTOGGLE_IO_In|macro|USBD_DTOGGLE_IO_In
DECL|USBD_DTOGGLE_IO_Msk|macro|USBD_DTOGGLE_IO_Msk
DECL|USBD_DTOGGLE_IO_Out|macro|USBD_DTOGGLE_IO_Out
DECL|USBD_DTOGGLE_IO_Pos|macro|USBD_DTOGGLE_IO_Pos
DECL|USBD_DTOGGLE_VALUE_Data0|macro|USBD_DTOGGLE_VALUE_Data0
DECL|USBD_DTOGGLE_VALUE_Data1|macro|USBD_DTOGGLE_VALUE_Data1
DECL|USBD_DTOGGLE_VALUE_Msk|macro|USBD_DTOGGLE_VALUE_Msk
DECL|USBD_DTOGGLE_VALUE_Nop|macro|USBD_DTOGGLE_VALUE_Nop
DECL|USBD_DTOGGLE_VALUE_Pos|macro|USBD_DTOGGLE_VALUE_Pos
DECL|USBD_ENABLE_ENABLE_Disabled|macro|USBD_ENABLE_ENABLE_Disabled
DECL|USBD_ENABLE_ENABLE_Enabled|macro|USBD_ENABLE_ENABLE_Enabled
DECL|USBD_ENABLE_ENABLE_Msk|macro|USBD_ENABLE_ENABLE_Msk
DECL|USBD_ENABLE_ENABLE_Pos|macro|USBD_ENABLE_ENABLE_Pos
DECL|USBD_EPDATASTATUS_EPIN1_DataDone|macro|USBD_EPDATASTATUS_EPIN1_DataDone
DECL|USBD_EPDATASTATUS_EPIN1_Msk|macro|USBD_EPDATASTATUS_EPIN1_Msk
DECL|USBD_EPDATASTATUS_EPIN1_NotDone|macro|USBD_EPDATASTATUS_EPIN1_NotDone
DECL|USBD_EPDATASTATUS_EPIN1_Pos|macro|USBD_EPDATASTATUS_EPIN1_Pos
DECL|USBD_EPDATASTATUS_EPIN2_DataDone|macro|USBD_EPDATASTATUS_EPIN2_DataDone
DECL|USBD_EPDATASTATUS_EPIN2_Msk|macro|USBD_EPDATASTATUS_EPIN2_Msk
DECL|USBD_EPDATASTATUS_EPIN2_NotDone|macro|USBD_EPDATASTATUS_EPIN2_NotDone
DECL|USBD_EPDATASTATUS_EPIN2_Pos|macro|USBD_EPDATASTATUS_EPIN2_Pos
DECL|USBD_EPDATASTATUS_EPIN3_DataDone|macro|USBD_EPDATASTATUS_EPIN3_DataDone
DECL|USBD_EPDATASTATUS_EPIN3_Msk|macro|USBD_EPDATASTATUS_EPIN3_Msk
DECL|USBD_EPDATASTATUS_EPIN3_NotDone|macro|USBD_EPDATASTATUS_EPIN3_NotDone
DECL|USBD_EPDATASTATUS_EPIN3_Pos|macro|USBD_EPDATASTATUS_EPIN3_Pos
DECL|USBD_EPDATASTATUS_EPIN4_DataDone|macro|USBD_EPDATASTATUS_EPIN4_DataDone
DECL|USBD_EPDATASTATUS_EPIN4_Msk|macro|USBD_EPDATASTATUS_EPIN4_Msk
DECL|USBD_EPDATASTATUS_EPIN4_NotDone|macro|USBD_EPDATASTATUS_EPIN4_NotDone
DECL|USBD_EPDATASTATUS_EPIN4_Pos|macro|USBD_EPDATASTATUS_EPIN4_Pos
DECL|USBD_EPDATASTATUS_EPIN5_DataDone|macro|USBD_EPDATASTATUS_EPIN5_DataDone
DECL|USBD_EPDATASTATUS_EPIN5_Msk|macro|USBD_EPDATASTATUS_EPIN5_Msk
DECL|USBD_EPDATASTATUS_EPIN5_NotDone|macro|USBD_EPDATASTATUS_EPIN5_NotDone
DECL|USBD_EPDATASTATUS_EPIN5_Pos|macro|USBD_EPDATASTATUS_EPIN5_Pos
DECL|USBD_EPDATASTATUS_EPIN6_DataDone|macro|USBD_EPDATASTATUS_EPIN6_DataDone
DECL|USBD_EPDATASTATUS_EPIN6_Msk|macro|USBD_EPDATASTATUS_EPIN6_Msk
DECL|USBD_EPDATASTATUS_EPIN6_NotDone|macro|USBD_EPDATASTATUS_EPIN6_NotDone
DECL|USBD_EPDATASTATUS_EPIN6_Pos|macro|USBD_EPDATASTATUS_EPIN6_Pos
DECL|USBD_EPDATASTATUS_EPIN7_DataDone|macro|USBD_EPDATASTATUS_EPIN7_DataDone
DECL|USBD_EPDATASTATUS_EPIN7_Msk|macro|USBD_EPDATASTATUS_EPIN7_Msk
DECL|USBD_EPDATASTATUS_EPIN7_NotDone|macro|USBD_EPDATASTATUS_EPIN7_NotDone
DECL|USBD_EPDATASTATUS_EPIN7_Pos|macro|USBD_EPDATASTATUS_EPIN7_Pos
DECL|USBD_EPDATASTATUS_EPOUT1_Msk|macro|USBD_EPDATASTATUS_EPOUT1_Msk
DECL|USBD_EPDATASTATUS_EPOUT1_NotStarted|macro|USBD_EPDATASTATUS_EPOUT1_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT1_Pos|macro|USBD_EPDATASTATUS_EPOUT1_Pos
DECL|USBD_EPDATASTATUS_EPOUT1_Started|macro|USBD_EPDATASTATUS_EPOUT1_Started
DECL|USBD_EPDATASTATUS_EPOUT2_Msk|macro|USBD_EPDATASTATUS_EPOUT2_Msk
DECL|USBD_EPDATASTATUS_EPOUT2_NotStarted|macro|USBD_EPDATASTATUS_EPOUT2_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT2_Pos|macro|USBD_EPDATASTATUS_EPOUT2_Pos
DECL|USBD_EPDATASTATUS_EPOUT2_Started|macro|USBD_EPDATASTATUS_EPOUT2_Started
DECL|USBD_EPDATASTATUS_EPOUT3_Msk|macro|USBD_EPDATASTATUS_EPOUT3_Msk
DECL|USBD_EPDATASTATUS_EPOUT3_NotStarted|macro|USBD_EPDATASTATUS_EPOUT3_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT3_Pos|macro|USBD_EPDATASTATUS_EPOUT3_Pos
DECL|USBD_EPDATASTATUS_EPOUT3_Started|macro|USBD_EPDATASTATUS_EPOUT3_Started
DECL|USBD_EPDATASTATUS_EPOUT4_Msk|macro|USBD_EPDATASTATUS_EPOUT4_Msk
DECL|USBD_EPDATASTATUS_EPOUT4_NotStarted|macro|USBD_EPDATASTATUS_EPOUT4_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT4_Pos|macro|USBD_EPDATASTATUS_EPOUT4_Pos
DECL|USBD_EPDATASTATUS_EPOUT4_Started|macro|USBD_EPDATASTATUS_EPOUT4_Started
DECL|USBD_EPDATASTATUS_EPOUT5_Msk|macro|USBD_EPDATASTATUS_EPOUT5_Msk
DECL|USBD_EPDATASTATUS_EPOUT5_NotStarted|macro|USBD_EPDATASTATUS_EPOUT5_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT5_Pos|macro|USBD_EPDATASTATUS_EPOUT5_Pos
DECL|USBD_EPDATASTATUS_EPOUT5_Started|macro|USBD_EPDATASTATUS_EPOUT5_Started
DECL|USBD_EPDATASTATUS_EPOUT6_Msk|macro|USBD_EPDATASTATUS_EPOUT6_Msk
DECL|USBD_EPDATASTATUS_EPOUT6_NotStarted|macro|USBD_EPDATASTATUS_EPOUT6_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT6_Pos|macro|USBD_EPDATASTATUS_EPOUT6_Pos
DECL|USBD_EPDATASTATUS_EPOUT6_Started|macro|USBD_EPDATASTATUS_EPOUT6_Started
DECL|USBD_EPDATASTATUS_EPOUT7_Msk|macro|USBD_EPDATASTATUS_EPOUT7_Msk
DECL|USBD_EPDATASTATUS_EPOUT7_NotStarted|macro|USBD_EPDATASTATUS_EPOUT7_NotStarted
DECL|USBD_EPDATASTATUS_EPOUT7_Pos|macro|USBD_EPDATASTATUS_EPOUT7_Pos
DECL|USBD_EPDATASTATUS_EPOUT7_Started|macro|USBD_EPDATASTATUS_EPOUT7_Started
DECL|USBD_EPINEN_IN0_Disable|macro|USBD_EPINEN_IN0_Disable
DECL|USBD_EPINEN_IN0_Enable|macro|USBD_EPINEN_IN0_Enable
DECL|USBD_EPINEN_IN0_Msk|macro|USBD_EPINEN_IN0_Msk
DECL|USBD_EPINEN_IN0_Pos|macro|USBD_EPINEN_IN0_Pos
DECL|USBD_EPINEN_IN1_Disable|macro|USBD_EPINEN_IN1_Disable
DECL|USBD_EPINEN_IN1_Enable|macro|USBD_EPINEN_IN1_Enable
DECL|USBD_EPINEN_IN1_Msk|macro|USBD_EPINEN_IN1_Msk
DECL|USBD_EPINEN_IN1_Pos|macro|USBD_EPINEN_IN1_Pos
DECL|USBD_EPINEN_IN2_Disable|macro|USBD_EPINEN_IN2_Disable
DECL|USBD_EPINEN_IN2_Enable|macro|USBD_EPINEN_IN2_Enable
DECL|USBD_EPINEN_IN2_Msk|macro|USBD_EPINEN_IN2_Msk
DECL|USBD_EPINEN_IN2_Pos|macro|USBD_EPINEN_IN2_Pos
DECL|USBD_EPINEN_IN3_Disable|macro|USBD_EPINEN_IN3_Disable
DECL|USBD_EPINEN_IN3_Enable|macro|USBD_EPINEN_IN3_Enable
DECL|USBD_EPINEN_IN3_Msk|macro|USBD_EPINEN_IN3_Msk
DECL|USBD_EPINEN_IN3_Pos|macro|USBD_EPINEN_IN3_Pos
DECL|USBD_EPINEN_IN4_Disable|macro|USBD_EPINEN_IN4_Disable
DECL|USBD_EPINEN_IN4_Enable|macro|USBD_EPINEN_IN4_Enable
DECL|USBD_EPINEN_IN4_Msk|macro|USBD_EPINEN_IN4_Msk
DECL|USBD_EPINEN_IN4_Pos|macro|USBD_EPINEN_IN4_Pos
DECL|USBD_EPINEN_IN5_Disable|macro|USBD_EPINEN_IN5_Disable
DECL|USBD_EPINEN_IN5_Enable|macro|USBD_EPINEN_IN5_Enable
DECL|USBD_EPINEN_IN5_Msk|macro|USBD_EPINEN_IN5_Msk
DECL|USBD_EPINEN_IN5_Pos|macro|USBD_EPINEN_IN5_Pos
DECL|USBD_EPINEN_IN6_Disable|macro|USBD_EPINEN_IN6_Disable
DECL|USBD_EPINEN_IN6_Enable|macro|USBD_EPINEN_IN6_Enable
DECL|USBD_EPINEN_IN6_Msk|macro|USBD_EPINEN_IN6_Msk
DECL|USBD_EPINEN_IN6_Pos|macro|USBD_EPINEN_IN6_Pos
DECL|USBD_EPINEN_IN7_Disable|macro|USBD_EPINEN_IN7_Disable
DECL|USBD_EPINEN_IN7_Enable|macro|USBD_EPINEN_IN7_Enable
DECL|USBD_EPINEN_IN7_Msk|macro|USBD_EPINEN_IN7_Msk
DECL|USBD_EPINEN_IN7_Pos|macro|USBD_EPINEN_IN7_Pos
DECL|USBD_EPINEN_ISOIN_Disable|macro|USBD_EPINEN_ISOIN_Disable
DECL|USBD_EPINEN_ISOIN_Enable|macro|USBD_EPINEN_ISOIN_Enable
DECL|USBD_EPINEN_ISOIN_Msk|macro|USBD_EPINEN_ISOIN_Msk
DECL|USBD_EPINEN_ISOIN_Pos|macro|USBD_EPINEN_ISOIN_Pos
DECL|USBD_EPIN_AMOUNT_AMOUNT_Msk|macro|USBD_EPIN_AMOUNT_AMOUNT_Msk
DECL|USBD_EPIN_AMOUNT_AMOUNT_Pos|macro|USBD_EPIN_AMOUNT_AMOUNT_Pos
DECL|USBD_EPIN_MAXCNT_MAXCNT_Msk|macro|USBD_EPIN_MAXCNT_MAXCNT_Msk
DECL|USBD_EPIN_MAXCNT_MAXCNT_Pos|macro|USBD_EPIN_MAXCNT_MAXCNT_Pos
DECL|USBD_EPIN_PTR_PTR_Msk|macro|USBD_EPIN_PTR_PTR_Msk
DECL|USBD_EPIN_PTR_PTR_Pos|macro|USBD_EPIN_PTR_PTR_Pos
DECL|USBD_EPOUTEN_ISOOUT_Disable|macro|USBD_EPOUTEN_ISOOUT_Disable
DECL|USBD_EPOUTEN_ISOOUT_Enable|macro|USBD_EPOUTEN_ISOOUT_Enable
DECL|USBD_EPOUTEN_ISOOUT_Msk|macro|USBD_EPOUTEN_ISOOUT_Msk
DECL|USBD_EPOUTEN_ISOOUT_Pos|macro|USBD_EPOUTEN_ISOOUT_Pos
DECL|USBD_EPOUTEN_OUT0_Disable|macro|USBD_EPOUTEN_OUT0_Disable
DECL|USBD_EPOUTEN_OUT0_Enable|macro|USBD_EPOUTEN_OUT0_Enable
DECL|USBD_EPOUTEN_OUT0_Msk|macro|USBD_EPOUTEN_OUT0_Msk
DECL|USBD_EPOUTEN_OUT0_Pos|macro|USBD_EPOUTEN_OUT0_Pos
DECL|USBD_EPOUTEN_OUT1_Disable|macro|USBD_EPOUTEN_OUT1_Disable
DECL|USBD_EPOUTEN_OUT1_Enable|macro|USBD_EPOUTEN_OUT1_Enable
DECL|USBD_EPOUTEN_OUT1_Msk|macro|USBD_EPOUTEN_OUT1_Msk
DECL|USBD_EPOUTEN_OUT1_Pos|macro|USBD_EPOUTEN_OUT1_Pos
DECL|USBD_EPOUTEN_OUT2_Disable|macro|USBD_EPOUTEN_OUT2_Disable
DECL|USBD_EPOUTEN_OUT2_Enable|macro|USBD_EPOUTEN_OUT2_Enable
DECL|USBD_EPOUTEN_OUT2_Msk|macro|USBD_EPOUTEN_OUT2_Msk
DECL|USBD_EPOUTEN_OUT2_Pos|macro|USBD_EPOUTEN_OUT2_Pos
DECL|USBD_EPOUTEN_OUT3_Disable|macro|USBD_EPOUTEN_OUT3_Disable
DECL|USBD_EPOUTEN_OUT3_Enable|macro|USBD_EPOUTEN_OUT3_Enable
DECL|USBD_EPOUTEN_OUT3_Msk|macro|USBD_EPOUTEN_OUT3_Msk
DECL|USBD_EPOUTEN_OUT3_Pos|macro|USBD_EPOUTEN_OUT3_Pos
DECL|USBD_EPOUTEN_OUT4_Disable|macro|USBD_EPOUTEN_OUT4_Disable
DECL|USBD_EPOUTEN_OUT4_Enable|macro|USBD_EPOUTEN_OUT4_Enable
DECL|USBD_EPOUTEN_OUT4_Msk|macro|USBD_EPOUTEN_OUT4_Msk
DECL|USBD_EPOUTEN_OUT4_Pos|macro|USBD_EPOUTEN_OUT4_Pos
DECL|USBD_EPOUTEN_OUT5_Disable|macro|USBD_EPOUTEN_OUT5_Disable
DECL|USBD_EPOUTEN_OUT5_Enable|macro|USBD_EPOUTEN_OUT5_Enable
DECL|USBD_EPOUTEN_OUT5_Msk|macro|USBD_EPOUTEN_OUT5_Msk
DECL|USBD_EPOUTEN_OUT5_Pos|macro|USBD_EPOUTEN_OUT5_Pos
DECL|USBD_EPOUTEN_OUT6_Disable|macro|USBD_EPOUTEN_OUT6_Disable
DECL|USBD_EPOUTEN_OUT6_Enable|macro|USBD_EPOUTEN_OUT6_Enable
DECL|USBD_EPOUTEN_OUT6_Msk|macro|USBD_EPOUTEN_OUT6_Msk
DECL|USBD_EPOUTEN_OUT6_Pos|macro|USBD_EPOUTEN_OUT6_Pos
DECL|USBD_EPOUTEN_OUT7_Disable|macro|USBD_EPOUTEN_OUT7_Disable
DECL|USBD_EPOUTEN_OUT7_Enable|macro|USBD_EPOUTEN_OUT7_Enable
DECL|USBD_EPOUTEN_OUT7_Msk|macro|USBD_EPOUTEN_OUT7_Msk
DECL|USBD_EPOUTEN_OUT7_Pos|macro|USBD_EPOUTEN_OUT7_Pos
DECL|USBD_EPOUT_AMOUNT_AMOUNT_Msk|macro|USBD_EPOUT_AMOUNT_AMOUNT_Msk
DECL|USBD_EPOUT_AMOUNT_AMOUNT_Pos|macro|USBD_EPOUT_AMOUNT_AMOUNT_Pos
DECL|USBD_EPOUT_MAXCNT_MAXCNT_Msk|macro|USBD_EPOUT_MAXCNT_MAXCNT_Msk
DECL|USBD_EPOUT_MAXCNT_MAXCNT_Pos|macro|USBD_EPOUT_MAXCNT_MAXCNT_Pos
DECL|USBD_EPOUT_PTR_PTR_Msk|macro|USBD_EPOUT_PTR_PTR_Msk
DECL|USBD_EPOUT_PTR_PTR_Pos|macro|USBD_EPOUT_PTR_PTR_Pos
DECL|USBD_EPSTALL_EP_Msk|macro|USBD_EPSTALL_EP_Msk
DECL|USBD_EPSTALL_EP_Pos|macro|USBD_EPSTALL_EP_Pos
DECL|USBD_EPSTALL_IO_In|macro|USBD_EPSTALL_IO_In
DECL|USBD_EPSTALL_IO_Msk|macro|USBD_EPSTALL_IO_Msk
DECL|USBD_EPSTALL_IO_Out|macro|USBD_EPSTALL_IO_Out
DECL|USBD_EPSTALL_IO_Pos|macro|USBD_EPSTALL_IO_Pos
DECL|USBD_EPSTALL_STALL_Msk|macro|USBD_EPSTALL_STALL_Msk
DECL|USBD_EPSTALL_STALL_Pos|macro|USBD_EPSTALL_STALL_Pos
DECL|USBD_EPSTALL_STALL_Stall|macro|USBD_EPSTALL_STALL_Stall
DECL|USBD_EPSTALL_STALL_UnStall|macro|USBD_EPSTALL_STALL_UnStall
DECL|USBD_EPSTATUS_EPIN0_DataDone|macro|USBD_EPSTATUS_EPIN0_DataDone
DECL|USBD_EPSTATUS_EPIN0_Msk|macro|USBD_EPSTATUS_EPIN0_Msk
DECL|USBD_EPSTATUS_EPIN0_NoData|macro|USBD_EPSTATUS_EPIN0_NoData
DECL|USBD_EPSTATUS_EPIN0_Pos|macro|USBD_EPSTATUS_EPIN0_Pos
DECL|USBD_EPSTATUS_EPIN1_DataDone|macro|USBD_EPSTATUS_EPIN1_DataDone
DECL|USBD_EPSTATUS_EPIN1_Msk|macro|USBD_EPSTATUS_EPIN1_Msk
DECL|USBD_EPSTATUS_EPIN1_NoData|macro|USBD_EPSTATUS_EPIN1_NoData
DECL|USBD_EPSTATUS_EPIN1_Pos|macro|USBD_EPSTATUS_EPIN1_Pos
DECL|USBD_EPSTATUS_EPIN2_DataDone|macro|USBD_EPSTATUS_EPIN2_DataDone
DECL|USBD_EPSTATUS_EPIN2_Msk|macro|USBD_EPSTATUS_EPIN2_Msk
DECL|USBD_EPSTATUS_EPIN2_NoData|macro|USBD_EPSTATUS_EPIN2_NoData
DECL|USBD_EPSTATUS_EPIN2_Pos|macro|USBD_EPSTATUS_EPIN2_Pos
DECL|USBD_EPSTATUS_EPIN3_DataDone|macro|USBD_EPSTATUS_EPIN3_DataDone
DECL|USBD_EPSTATUS_EPIN3_Msk|macro|USBD_EPSTATUS_EPIN3_Msk
DECL|USBD_EPSTATUS_EPIN3_NoData|macro|USBD_EPSTATUS_EPIN3_NoData
DECL|USBD_EPSTATUS_EPIN3_Pos|macro|USBD_EPSTATUS_EPIN3_Pos
DECL|USBD_EPSTATUS_EPIN4_DataDone|macro|USBD_EPSTATUS_EPIN4_DataDone
DECL|USBD_EPSTATUS_EPIN4_Msk|macro|USBD_EPSTATUS_EPIN4_Msk
DECL|USBD_EPSTATUS_EPIN4_NoData|macro|USBD_EPSTATUS_EPIN4_NoData
DECL|USBD_EPSTATUS_EPIN4_Pos|macro|USBD_EPSTATUS_EPIN4_Pos
DECL|USBD_EPSTATUS_EPIN5_DataDone|macro|USBD_EPSTATUS_EPIN5_DataDone
DECL|USBD_EPSTATUS_EPIN5_Msk|macro|USBD_EPSTATUS_EPIN5_Msk
DECL|USBD_EPSTATUS_EPIN5_NoData|macro|USBD_EPSTATUS_EPIN5_NoData
DECL|USBD_EPSTATUS_EPIN5_Pos|macro|USBD_EPSTATUS_EPIN5_Pos
DECL|USBD_EPSTATUS_EPIN6_DataDone|macro|USBD_EPSTATUS_EPIN6_DataDone
DECL|USBD_EPSTATUS_EPIN6_Msk|macro|USBD_EPSTATUS_EPIN6_Msk
DECL|USBD_EPSTATUS_EPIN6_NoData|macro|USBD_EPSTATUS_EPIN6_NoData
DECL|USBD_EPSTATUS_EPIN6_Pos|macro|USBD_EPSTATUS_EPIN6_Pos
DECL|USBD_EPSTATUS_EPIN7_DataDone|macro|USBD_EPSTATUS_EPIN7_DataDone
DECL|USBD_EPSTATUS_EPIN7_Msk|macro|USBD_EPSTATUS_EPIN7_Msk
DECL|USBD_EPSTATUS_EPIN7_NoData|macro|USBD_EPSTATUS_EPIN7_NoData
DECL|USBD_EPSTATUS_EPIN7_Pos|macro|USBD_EPSTATUS_EPIN7_Pos
DECL|USBD_EPSTATUS_EPIN8_DataDone|macro|USBD_EPSTATUS_EPIN8_DataDone
DECL|USBD_EPSTATUS_EPIN8_Msk|macro|USBD_EPSTATUS_EPIN8_Msk
DECL|USBD_EPSTATUS_EPIN8_NoData|macro|USBD_EPSTATUS_EPIN8_NoData
DECL|USBD_EPSTATUS_EPIN8_Pos|macro|USBD_EPSTATUS_EPIN8_Pos
DECL|USBD_EPSTATUS_EPOUT0_DataDone|macro|USBD_EPSTATUS_EPOUT0_DataDone
DECL|USBD_EPSTATUS_EPOUT0_Msk|macro|USBD_EPSTATUS_EPOUT0_Msk
DECL|USBD_EPSTATUS_EPOUT0_NoData|macro|USBD_EPSTATUS_EPOUT0_NoData
DECL|USBD_EPSTATUS_EPOUT0_Pos|macro|USBD_EPSTATUS_EPOUT0_Pos
DECL|USBD_EPSTATUS_EPOUT1_DataDone|macro|USBD_EPSTATUS_EPOUT1_DataDone
DECL|USBD_EPSTATUS_EPOUT1_Msk|macro|USBD_EPSTATUS_EPOUT1_Msk
DECL|USBD_EPSTATUS_EPOUT1_NoData|macro|USBD_EPSTATUS_EPOUT1_NoData
DECL|USBD_EPSTATUS_EPOUT1_Pos|macro|USBD_EPSTATUS_EPOUT1_Pos
DECL|USBD_EPSTATUS_EPOUT2_DataDone|macro|USBD_EPSTATUS_EPOUT2_DataDone
DECL|USBD_EPSTATUS_EPOUT2_Msk|macro|USBD_EPSTATUS_EPOUT2_Msk
DECL|USBD_EPSTATUS_EPOUT2_NoData|macro|USBD_EPSTATUS_EPOUT2_NoData
DECL|USBD_EPSTATUS_EPOUT2_Pos|macro|USBD_EPSTATUS_EPOUT2_Pos
DECL|USBD_EPSTATUS_EPOUT3_DataDone|macro|USBD_EPSTATUS_EPOUT3_DataDone
DECL|USBD_EPSTATUS_EPOUT3_Msk|macro|USBD_EPSTATUS_EPOUT3_Msk
DECL|USBD_EPSTATUS_EPOUT3_NoData|macro|USBD_EPSTATUS_EPOUT3_NoData
DECL|USBD_EPSTATUS_EPOUT3_Pos|macro|USBD_EPSTATUS_EPOUT3_Pos
DECL|USBD_EPSTATUS_EPOUT4_DataDone|macro|USBD_EPSTATUS_EPOUT4_DataDone
DECL|USBD_EPSTATUS_EPOUT4_Msk|macro|USBD_EPSTATUS_EPOUT4_Msk
DECL|USBD_EPSTATUS_EPOUT4_NoData|macro|USBD_EPSTATUS_EPOUT4_NoData
DECL|USBD_EPSTATUS_EPOUT4_Pos|macro|USBD_EPSTATUS_EPOUT4_Pos
DECL|USBD_EPSTATUS_EPOUT5_DataDone|macro|USBD_EPSTATUS_EPOUT5_DataDone
DECL|USBD_EPSTATUS_EPOUT5_Msk|macro|USBD_EPSTATUS_EPOUT5_Msk
DECL|USBD_EPSTATUS_EPOUT5_NoData|macro|USBD_EPSTATUS_EPOUT5_NoData
DECL|USBD_EPSTATUS_EPOUT5_Pos|macro|USBD_EPSTATUS_EPOUT5_Pos
DECL|USBD_EPSTATUS_EPOUT6_DataDone|macro|USBD_EPSTATUS_EPOUT6_DataDone
DECL|USBD_EPSTATUS_EPOUT6_Msk|macro|USBD_EPSTATUS_EPOUT6_Msk
DECL|USBD_EPSTATUS_EPOUT6_NoData|macro|USBD_EPSTATUS_EPOUT6_NoData
DECL|USBD_EPSTATUS_EPOUT6_Pos|macro|USBD_EPSTATUS_EPOUT6_Pos
DECL|USBD_EPSTATUS_EPOUT7_DataDone|macro|USBD_EPSTATUS_EPOUT7_DataDone
DECL|USBD_EPSTATUS_EPOUT7_Msk|macro|USBD_EPSTATUS_EPOUT7_Msk
DECL|USBD_EPSTATUS_EPOUT7_NoData|macro|USBD_EPSTATUS_EPOUT7_NoData
DECL|USBD_EPSTATUS_EPOUT7_Pos|macro|USBD_EPSTATUS_EPOUT7_Pos
DECL|USBD_EPSTATUS_EPOUT8_DataDone|macro|USBD_EPSTATUS_EPOUT8_DataDone
DECL|USBD_EPSTATUS_EPOUT8_Msk|macro|USBD_EPSTATUS_EPOUT8_Msk
DECL|USBD_EPSTATUS_EPOUT8_NoData|macro|USBD_EPSTATUS_EPOUT8_NoData
DECL|USBD_EPSTATUS_EPOUT8_Pos|macro|USBD_EPSTATUS_EPOUT8_Pos
DECL|USBD_EVENTCAUSE_ISOOUTCRC_Detected|macro|USBD_EVENTCAUSE_ISOOUTCRC_Detected
DECL|USBD_EVENTCAUSE_ISOOUTCRC_Msk|macro|USBD_EVENTCAUSE_ISOOUTCRC_Msk
DECL|USBD_EVENTCAUSE_ISOOUTCRC_NotDetected|macro|USBD_EVENTCAUSE_ISOOUTCRC_NotDetected
DECL|USBD_EVENTCAUSE_ISOOUTCRC_Pos|macro|USBD_EVENTCAUSE_ISOOUTCRC_Pos
DECL|USBD_EVENTCAUSE_READY_Msk|macro|USBD_EVENTCAUSE_READY_Msk
DECL|USBD_EVENTCAUSE_READY_NotDetected|macro|USBD_EVENTCAUSE_READY_NotDetected
DECL|USBD_EVENTCAUSE_READY_Pos|macro|USBD_EVENTCAUSE_READY_Pos
DECL|USBD_EVENTCAUSE_READY_Ready|macro|USBD_EVENTCAUSE_READY_Ready
DECL|USBD_EVENTCAUSE_RESUME_Detected|macro|USBD_EVENTCAUSE_RESUME_Detected
DECL|USBD_EVENTCAUSE_RESUME_Msk|macro|USBD_EVENTCAUSE_RESUME_Msk
DECL|USBD_EVENTCAUSE_RESUME_NotDetected|macro|USBD_EVENTCAUSE_RESUME_NotDetected
DECL|USBD_EVENTCAUSE_RESUME_Pos|macro|USBD_EVENTCAUSE_RESUME_Pos
DECL|USBD_EVENTCAUSE_SUSPEND_Detected|macro|USBD_EVENTCAUSE_SUSPEND_Detected
DECL|USBD_EVENTCAUSE_SUSPEND_Msk|macro|USBD_EVENTCAUSE_SUSPEND_Msk
DECL|USBD_EVENTCAUSE_SUSPEND_NotDetected|macro|USBD_EVENTCAUSE_SUSPEND_NotDetected
DECL|USBD_EVENTCAUSE_SUSPEND_Pos|macro|USBD_EVENTCAUSE_SUSPEND_Pos
DECL|USBD_FRAMECNTR_FRAMECNTR_Msk|macro|USBD_FRAMECNTR_FRAMECNTR_Msk
DECL|USBD_FRAMECNTR_FRAMECNTR_Pos|macro|USBD_FRAMECNTR_FRAMECNTR_Pos
DECL|USBD_HALTED_EPIN_GETSTATUS_Halted|macro|USBD_HALTED_EPIN_GETSTATUS_Halted
DECL|USBD_HALTED_EPIN_GETSTATUS_Msk|macro|USBD_HALTED_EPIN_GETSTATUS_Msk
DECL|USBD_HALTED_EPIN_GETSTATUS_NotHalted|macro|USBD_HALTED_EPIN_GETSTATUS_NotHalted
DECL|USBD_HALTED_EPIN_GETSTATUS_Pos|macro|USBD_HALTED_EPIN_GETSTATUS_Pos
DECL|USBD_HALTED_EPOUT_GETSTATUS_Halted|macro|USBD_HALTED_EPOUT_GETSTATUS_Halted
DECL|USBD_HALTED_EPOUT_GETSTATUS_Msk|macro|USBD_HALTED_EPOUT_GETSTATUS_Msk
DECL|USBD_HALTED_EPOUT_GETSTATUS_NotHalted|macro|USBD_HALTED_EPOUT_GETSTATUS_NotHalted
DECL|USBD_HALTED_EPOUT_GETSTATUS_Pos|macro|USBD_HALTED_EPOUT_GETSTATUS_Pos
DECL|USBD_INTENCLR_ACCESSFAULT_Clear|macro|USBD_INTENCLR_ACCESSFAULT_Clear
DECL|USBD_INTENCLR_ACCESSFAULT_Disabled|macro|USBD_INTENCLR_ACCESSFAULT_Disabled
DECL|USBD_INTENCLR_ACCESSFAULT_Enabled|macro|USBD_INTENCLR_ACCESSFAULT_Enabled
DECL|USBD_INTENCLR_ACCESSFAULT_Msk|macro|USBD_INTENCLR_ACCESSFAULT_Msk
DECL|USBD_INTENCLR_ACCESSFAULT_Pos|macro|USBD_INTENCLR_ACCESSFAULT_Pos
DECL|USBD_INTENCLR_ENDEPIN0_Clear|macro|USBD_INTENCLR_ENDEPIN0_Clear
DECL|USBD_INTENCLR_ENDEPIN0_Disabled|macro|USBD_INTENCLR_ENDEPIN0_Disabled
DECL|USBD_INTENCLR_ENDEPIN0_Enabled|macro|USBD_INTENCLR_ENDEPIN0_Enabled
DECL|USBD_INTENCLR_ENDEPIN0_Msk|macro|USBD_INTENCLR_ENDEPIN0_Msk
DECL|USBD_INTENCLR_ENDEPIN0_Pos|macro|USBD_INTENCLR_ENDEPIN0_Pos
DECL|USBD_INTENCLR_ENDEPIN1_Clear|macro|USBD_INTENCLR_ENDEPIN1_Clear
DECL|USBD_INTENCLR_ENDEPIN1_Disabled|macro|USBD_INTENCLR_ENDEPIN1_Disabled
DECL|USBD_INTENCLR_ENDEPIN1_Enabled|macro|USBD_INTENCLR_ENDEPIN1_Enabled
DECL|USBD_INTENCLR_ENDEPIN1_Msk|macro|USBD_INTENCLR_ENDEPIN1_Msk
DECL|USBD_INTENCLR_ENDEPIN1_Pos|macro|USBD_INTENCLR_ENDEPIN1_Pos
DECL|USBD_INTENCLR_ENDEPIN2_Clear|macro|USBD_INTENCLR_ENDEPIN2_Clear
DECL|USBD_INTENCLR_ENDEPIN2_Disabled|macro|USBD_INTENCLR_ENDEPIN2_Disabled
DECL|USBD_INTENCLR_ENDEPIN2_Enabled|macro|USBD_INTENCLR_ENDEPIN2_Enabled
DECL|USBD_INTENCLR_ENDEPIN2_Msk|macro|USBD_INTENCLR_ENDEPIN2_Msk
DECL|USBD_INTENCLR_ENDEPIN2_Pos|macro|USBD_INTENCLR_ENDEPIN2_Pos
DECL|USBD_INTENCLR_ENDEPIN3_Clear|macro|USBD_INTENCLR_ENDEPIN3_Clear
DECL|USBD_INTENCLR_ENDEPIN3_Disabled|macro|USBD_INTENCLR_ENDEPIN3_Disabled
DECL|USBD_INTENCLR_ENDEPIN3_Enabled|macro|USBD_INTENCLR_ENDEPIN3_Enabled
DECL|USBD_INTENCLR_ENDEPIN3_Msk|macro|USBD_INTENCLR_ENDEPIN3_Msk
DECL|USBD_INTENCLR_ENDEPIN3_Pos|macro|USBD_INTENCLR_ENDEPIN3_Pos
DECL|USBD_INTENCLR_ENDEPIN4_Clear|macro|USBD_INTENCLR_ENDEPIN4_Clear
DECL|USBD_INTENCLR_ENDEPIN4_Disabled|macro|USBD_INTENCLR_ENDEPIN4_Disabled
DECL|USBD_INTENCLR_ENDEPIN4_Enabled|macro|USBD_INTENCLR_ENDEPIN4_Enabled
DECL|USBD_INTENCLR_ENDEPIN4_Msk|macro|USBD_INTENCLR_ENDEPIN4_Msk
DECL|USBD_INTENCLR_ENDEPIN4_Pos|macro|USBD_INTENCLR_ENDEPIN4_Pos
DECL|USBD_INTENCLR_ENDEPIN5_Clear|macro|USBD_INTENCLR_ENDEPIN5_Clear
DECL|USBD_INTENCLR_ENDEPIN5_Disabled|macro|USBD_INTENCLR_ENDEPIN5_Disabled
DECL|USBD_INTENCLR_ENDEPIN5_Enabled|macro|USBD_INTENCLR_ENDEPIN5_Enabled
DECL|USBD_INTENCLR_ENDEPIN5_Msk|macro|USBD_INTENCLR_ENDEPIN5_Msk
DECL|USBD_INTENCLR_ENDEPIN5_Pos|macro|USBD_INTENCLR_ENDEPIN5_Pos
DECL|USBD_INTENCLR_ENDEPIN6_Clear|macro|USBD_INTENCLR_ENDEPIN6_Clear
DECL|USBD_INTENCLR_ENDEPIN6_Disabled|macro|USBD_INTENCLR_ENDEPIN6_Disabled
DECL|USBD_INTENCLR_ENDEPIN6_Enabled|macro|USBD_INTENCLR_ENDEPIN6_Enabled
DECL|USBD_INTENCLR_ENDEPIN6_Msk|macro|USBD_INTENCLR_ENDEPIN6_Msk
DECL|USBD_INTENCLR_ENDEPIN6_Pos|macro|USBD_INTENCLR_ENDEPIN6_Pos
DECL|USBD_INTENCLR_ENDEPIN7_Clear|macro|USBD_INTENCLR_ENDEPIN7_Clear
DECL|USBD_INTENCLR_ENDEPIN7_Disabled|macro|USBD_INTENCLR_ENDEPIN7_Disabled
DECL|USBD_INTENCLR_ENDEPIN7_Enabled|macro|USBD_INTENCLR_ENDEPIN7_Enabled
DECL|USBD_INTENCLR_ENDEPIN7_Msk|macro|USBD_INTENCLR_ENDEPIN7_Msk
DECL|USBD_INTENCLR_ENDEPIN7_Pos|macro|USBD_INTENCLR_ENDEPIN7_Pos
DECL|USBD_INTENCLR_ENDEPOUT0_Clear|macro|USBD_INTENCLR_ENDEPOUT0_Clear
DECL|USBD_INTENCLR_ENDEPOUT0_Disabled|macro|USBD_INTENCLR_ENDEPOUT0_Disabled
DECL|USBD_INTENCLR_ENDEPOUT0_Enabled|macro|USBD_INTENCLR_ENDEPOUT0_Enabled
DECL|USBD_INTENCLR_ENDEPOUT0_Msk|macro|USBD_INTENCLR_ENDEPOUT0_Msk
DECL|USBD_INTENCLR_ENDEPOUT0_Pos|macro|USBD_INTENCLR_ENDEPOUT0_Pos
DECL|USBD_INTENCLR_ENDEPOUT1_Clear|macro|USBD_INTENCLR_ENDEPOUT1_Clear
DECL|USBD_INTENCLR_ENDEPOUT1_Disabled|macro|USBD_INTENCLR_ENDEPOUT1_Disabled
DECL|USBD_INTENCLR_ENDEPOUT1_Enabled|macro|USBD_INTENCLR_ENDEPOUT1_Enabled
DECL|USBD_INTENCLR_ENDEPOUT1_Msk|macro|USBD_INTENCLR_ENDEPOUT1_Msk
DECL|USBD_INTENCLR_ENDEPOUT1_Pos|macro|USBD_INTENCLR_ENDEPOUT1_Pos
DECL|USBD_INTENCLR_ENDEPOUT2_Clear|macro|USBD_INTENCLR_ENDEPOUT2_Clear
DECL|USBD_INTENCLR_ENDEPOUT2_Disabled|macro|USBD_INTENCLR_ENDEPOUT2_Disabled
DECL|USBD_INTENCLR_ENDEPOUT2_Enabled|macro|USBD_INTENCLR_ENDEPOUT2_Enabled
DECL|USBD_INTENCLR_ENDEPOUT2_Msk|macro|USBD_INTENCLR_ENDEPOUT2_Msk
DECL|USBD_INTENCLR_ENDEPOUT2_Pos|macro|USBD_INTENCLR_ENDEPOUT2_Pos
DECL|USBD_INTENCLR_ENDEPOUT3_Clear|macro|USBD_INTENCLR_ENDEPOUT3_Clear
DECL|USBD_INTENCLR_ENDEPOUT3_Disabled|macro|USBD_INTENCLR_ENDEPOUT3_Disabled
DECL|USBD_INTENCLR_ENDEPOUT3_Enabled|macro|USBD_INTENCLR_ENDEPOUT3_Enabled
DECL|USBD_INTENCLR_ENDEPOUT3_Msk|macro|USBD_INTENCLR_ENDEPOUT3_Msk
DECL|USBD_INTENCLR_ENDEPOUT3_Pos|macro|USBD_INTENCLR_ENDEPOUT3_Pos
DECL|USBD_INTENCLR_ENDEPOUT4_Clear|macro|USBD_INTENCLR_ENDEPOUT4_Clear
DECL|USBD_INTENCLR_ENDEPOUT4_Disabled|macro|USBD_INTENCLR_ENDEPOUT4_Disabled
DECL|USBD_INTENCLR_ENDEPOUT4_Enabled|macro|USBD_INTENCLR_ENDEPOUT4_Enabled
DECL|USBD_INTENCLR_ENDEPOUT4_Msk|macro|USBD_INTENCLR_ENDEPOUT4_Msk
DECL|USBD_INTENCLR_ENDEPOUT4_Pos|macro|USBD_INTENCLR_ENDEPOUT4_Pos
DECL|USBD_INTENCLR_ENDEPOUT5_Clear|macro|USBD_INTENCLR_ENDEPOUT5_Clear
DECL|USBD_INTENCLR_ENDEPOUT5_Disabled|macro|USBD_INTENCLR_ENDEPOUT5_Disabled
DECL|USBD_INTENCLR_ENDEPOUT5_Enabled|macro|USBD_INTENCLR_ENDEPOUT5_Enabled
DECL|USBD_INTENCLR_ENDEPOUT5_Msk|macro|USBD_INTENCLR_ENDEPOUT5_Msk
DECL|USBD_INTENCLR_ENDEPOUT5_Pos|macro|USBD_INTENCLR_ENDEPOUT5_Pos
DECL|USBD_INTENCLR_ENDEPOUT6_Clear|macro|USBD_INTENCLR_ENDEPOUT6_Clear
DECL|USBD_INTENCLR_ENDEPOUT6_Disabled|macro|USBD_INTENCLR_ENDEPOUT6_Disabled
DECL|USBD_INTENCLR_ENDEPOUT6_Enabled|macro|USBD_INTENCLR_ENDEPOUT6_Enabled
DECL|USBD_INTENCLR_ENDEPOUT6_Msk|macro|USBD_INTENCLR_ENDEPOUT6_Msk
DECL|USBD_INTENCLR_ENDEPOUT6_Pos|macro|USBD_INTENCLR_ENDEPOUT6_Pos
DECL|USBD_INTENCLR_ENDEPOUT7_Clear|macro|USBD_INTENCLR_ENDEPOUT7_Clear
DECL|USBD_INTENCLR_ENDEPOUT7_Disabled|macro|USBD_INTENCLR_ENDEPOUT7_Disabled
DECL|USBD_INTENCLR_ENDEPOUT7_Enabled|macro|USBD_INTENCLR_ENDEPOUT7_Enabled
DECL|USBD_INTENCLR_ENDEPOUT7_Msk|macro|USBD_INTENCLR_ENDEPOUT7_Msk
DECL|USBD_INTENCLR_ENDEPOUT7_Pos|macro|USBD_INTENCLR_ENDEPOUT7_Pos
DECL|USBD_INTENCLR_ENDISOIN_Clear|macro|USBD_INTENCLR_ENDISOIN_Clear
DECL|USBD_INTENCLR_ENDISOIN_Disabled|macro|USBD_INTENCLR_ENDISOIN_Disabled
DECL|USBD_INTENCLR_ENDISOIN_Enabled|macro|USBD_INTENCLR_ENDISOIN_Enabled
DECL|USBD_INTENCLR_ENDISOIN_Msk|macro|USBD_INTENCLR_ENDISOIN_Msk
DECL|USBD_INTENCLR_ENDISOIN_Pos|macro|USBD_INTENCLR_ENDISOIN_Pos
DECL|USBD_INTENCLR_ENDISOOUT_Clear|macro|USBD_INTENCLR_ENDISOOUT_Clear
DECL|USBD_INTENCLR_ENDISOOUT_Disabled|macro|USBD_INTENCLR_ENDISOOUT_Disabled
DECL|USBD_INTENCLR_ENDISOOUT_Enabled|macro|USBD_INTENCLR_ENDISOOUT_Enabled
DECL|USBD_INTENCLR_ENDISOOUT_Msk|macro|USBD_INTENCLR_ENDISOOUT_Msk
DECL|USBD_INTENCLR_ENDISOOUT_Pos|macro|USBD_INTENCLR_ENDISOOUT_Pos
DECL|USBD_INTENCLR_EP0DATADONE_Clear|macro|USBD_INTENCLR_EP0DATADONE_Clear
DECL|USBD_INTENCLR_EP0DATADONE_Disabled|macro|USBD_INTENCLR_EP0DATADONE_Disabled
DECL|USBD_INTENCLR_EP0DATADONE_Enabled|macro|USBD_INTENCLR_EP0DATADONE_Enabled
DECL|USBD_INTENCLR_EP0DATADONE_Msk|macro|USBD_INTENCLR_EP0DATADONE_Msk
DECL|USBD_INTENCLR_EP0DATADONE_Pos|macro|USBD_INTENCLR_EP0DATADONE_Pos
DECL|USBD_INTENCLR_EP0SETUP_Clear|macro|USBD_INTENCLR_EP0SETUP_Clear
DECL|USBD_INTENCLR_EP0SETUP_Disabled|macro|USBD_INTENCLR_EP0SETUP_Disabled
DECL|USBD_INTENCLR_EP0SETUP_Enabled|macro|USBD_INTENCLR_EP0SETUP_Enabled
DECL|USBD_INTENCLR_EP0SETUP_Msk|macro|USBD_INTENCLR_EP0SETUP_Msk
DECL|USBD_INTENCLR_EP0SETUP_Pos|macro|USBD_INTENCLR_EP0SETUP_Pos
DECL|USBD_INTENCLR_EPDATA_Clear|macro|USBD_INTENCLR_EPDATA_Clear
DECL|USBD_INTENCLR_EPDATA_Disabled|macro|USBD_INTENCLR_EPDATA_Disabled
DECL|USBD_INTENCLR_EPDATA_Enabled|macro|USBD_INTENCLR_EPDATA_Enabled
DECL|USBD_INTENCLR_EPDATA_Msk|macro|USBD_INTENCLR_EPDATA_Msk
DECL|USBD_INTENCLR_EPDATA_Pos|macro|USBD_INTENCLR_EPDATA_Pos
DECL|USBD_INTENCLR_SOF_Clear|macro|USBD_INTENCLR_SOF_Clear
DECL|USBD_INTENCLR_SOF_Disabled|macro|USBD_INTENCLR_SOF_Disabled
DECL|USBD_INTENCLR_SOF_Enabled|macro|USBD_INTENCLR_SOF_Enabled
DECL|USBD_INTENCLR_SOF_Msk|macro|USBD_INTENCLR_SOF_Msk
DECL|USBD_INTENCLR_SOF_Pos|macro|USBD_INTENCLR_SOF_Pos
DECL|USBD_INTENCLR_STARTED_Clear|macro|USBD_INTENCLR_STARTED_Clear
DECL|USBD_INTENCLR_STARTED_Disabled|macro|USBD_INTENCLR_STARTED_Disabled
DECL|USBD_INTENCLR_STARTED_Enabled|macro|USBD_INTENCLR_STARTED_Enabled
DECL|USBD_INTENCLR_STARTED_Msk|macro|USBD_INTENCLR_STARTED_Msk
DECL|USBD_INTENCLR_STARTED_Pos|macro|USBD_INTENCLR_STARTED_Pos
DECL|USBD_INTENCLR_USBEVENT_Clear|macro|USBD_INTENCLR_USBEVENT_Clear
DECL|USBD_INTENCLR_USBEVENT_Disabled|macro|USBD_INTENCLR_USBEVENT_Disabled
DECL|USBD_INTENCLR_USBEVENT_Enabled|macro|USBD_INTENCLR_USBEVENT_Enabled
DECL|USBD_INTENCLR_USBEVENT_Msk|macro|USBD_INTENCLR_USBEVENT_Msk
DECL|USBD_INTENCLR_USBEVENT_Pos|macro|USBD_INTENCLR_USBEVENT_Pos
DECL|USBD_INTENCLR_USBRESET_Clear|macro|USBD_INTENCLR_USBRESET_Clear
DECL|USBD_INTENCLR_USBRESET_Disabled|macro|USBD_INTENCLR_USBRESET_Disabled
DECL|USBD_INTENCLR_USBRESET_Enabled|macro|USBD_INTENCLR_USBRESET_Enabled
DECL|USBD_INTENCLR_USBRESET_Msk|macro|USBD_INTENCLR_USBRESET_Msk
DECL|USBD_INTENCLR_USBRESET_Pos|macro|USBD_INTENCLR_USBRESET_Pos
DECL|USBD_INTENSET_ACCESSFAULT_Disabled|macro|USBD_INTENSET_ACCESSFAULT_Disabled
DECL|USBD_INTENSET_ACCESSFAULT_Enabled|macro|USBD_INTENSET_ACCESSFAULT_Enabled
DECL|USBD_INTENSET_ACCESSFAULT_Msk|macro|USBD_INTENSET_ACCESSFAULT_Msk
DECL|USBD_INTENSET_ACCESSFAULT_Pos|macro|USBD_INTENSET_ACCESSFAULT_Pos
DECL|USBD_INTENSET_ACCESSFAULT_Set|macro|USBD_INTENSET_ACCESSFAULT_Set
DECL|USBD_INTENSET_ENDEPIN0_Disabled|macro|USBD_INTENSET_ENDEPIN0_Disabled
DECL|USBD_INTENSET_ENDEPIN0_Enabled|macro|USBD_INTENSET_ENDEPIN0_Enabled
DECL|USBD_INTENSET_ENDEPIN0_Msk|macro|USBD_INTENSET_ENDEPIN0_Msk
DECL|USBD_INTENSET_ENDEPIN0_Pos|macro|USBD_INTENSET_ENDEPIN0_Pos
DECL|USBD_INTENSET_ENDEPIN0_Set|macro|USBD_INTENSET_ENDEPIN0_Set
DECL|USBD_INTENSET_ENDEPIN1_Disabled|macro|USBD_INTENSET_ENDEPIN1_Disabled
DECL|USBD_INTENSET_ENDEPIN1_Enabled|macro|USBD_INTENSET_ENDEPIN1_Enabled
DECL|USBD_INTENSET_ENDEPIN1_Msk|macro|USBD_INTENSET_ENDEPIN1_Msk
DECL|USBD_INTENSET_ENDEPIN1_Pos|macro|USBD_INTENSET_ENDEPIN1_Pos
DECL|USBD_INTENSET_ENDEPIN1_Set|macro|USBD_INTENSET_ENDEPIN1_Set
DECL|USBD_INTENSET_ENDEPIN2_Disabled|macro|USBD_INTENSET_ENDEPIN2_Disabled
DECL|USBD_INTENSET_ENDEPIN2_Enabled|macro|USBD_INTENSET_ENDEPIN2_Enabled
DECL|USBD_INTENSET_ENDEPIN2_Msk|macro|USBD_INTENSET_ENDEPIN2_Msk
DECL|USBD_INTENSET_ENDEPIN2_Pos|macro|USBD_INTENSET_ENDEPIN2_Pos
DECL|USBD_INTENSET_ENDEPIN2_Set|macro|USBD_INTENSET_ENDEPIN2_Set
DECL|USBD_INTENSET_ENDEPIN3_Disabled|macro|USBD_INTENSET_ENDEPIN3_Disabled
DECL|USBD_INTENSET_ENDEPIN3_Enabled|macro|USBD_INTENSET_ENDEPIN3_Enabled
DECL|USBD_INTENSET_ENDEPIN3_Msk|macro|USBD_INTENSET_ENDEPIN3_Msk
DECL|USBD_INTENSET_ENDEPIN3_Pos|macro|USBD_INTENSET_ENDEPIN3_Pos
DECL|USBD_INTENSET_ENDEPIN3_Set|macro|USBD_INTENSET_ENDEPIN3_Set
DECL|USBD_INTENSET_ENDEPIN4_Disabled|macro|USBD_INTENSET_ENDEPIN4_Disabled
DECL|USBD_INTENSET_ENDEPIN4_Enabled|macro|USBD_INTENSET_ENDEPIN4_Enabled
DECL|USBD_INTENSET_ENDEPIN4_Msk|macro|USBD_INTENSET_ENDEPIN4_Msk
DECL|USBD_INTENSET_ENDEPIN4_Pos|macro|USBD_INTENSET_ENDEPIN4_Pos
DECL|USBD_INTENSET_ENDEPIN4_Set|macro|USBD_INTENSET_ENDEPIN4_Set
DECL|USBD_INTENSET_ENDEPIN5_Disabled|macro|USBD_INTENSET_ENDEPIN5_Disabled
DECL|USBD_INTENSET_ENDEPIN5_Enabled|macro|USBD_INTENSET_ENDEPIN5_Enabled
DECL|USBD_INTENSET_ENDEPIN5_Msk|macro|USBD_INTENSET_ENDEPIN5_Msk
DECL|USBD_INTENSET_ENDEPIN5_Pos|macro|USBD_INTENSET_ENDEPIN5_Pos
DECL|USBD_INTENSET_ENDEPIN5_Set|macro|USBD_INTENSET_ENDEPIN5_Set
DECL|USBD_INTENSET_ENDEPIN6_Disabled|macro|USBD_INTENSET_ENDEPIN6_Disabled
DECL|USBD_INTENSET_ENDEPIN6_Enabled|macro|USBD_INTENSET_ENDEPIN6_Enabled
DECL|USBD_INTENSET_ENDEPIN6_Msk|macro|USBD_INTENSET_ENDEPIN6_Msk
DECL|USBD_INTENSET_ENDEPIN6_Pos|macro|USBD_INTENSET_ENDEPIN6_Pos
DECL|USBD_INTENSET_ENDEPIN6_Set|macro|USBD_INTENSET_ENDEPIN6_Set
DECL|USBD_INTENSET_ENDEPIN7_Disabled|macro|USBD_INTENSET_ENDEPIN7_Disabled
DECL|USBD_INTENSET_ENDEPIN7_Enabled|macro|USBD_INTENSET_ENDEPIN7_Enabled
DECL|USBD_INTENSET_ENDEPIN7_Msk|macro|USBD_INTENSET_ENDEPIN7_Msk
DECL|USBD_INTENSET_ENDEPIN7_Pos|macro|USBD_INTENSET_ENDEPIN7_Pos
DECL|USBD_INTENSET_ENDEPIN7_Set|macro|USBD_INTENSET_ENDEPIN7_Set
DECL|USBD_INTENSET_ENDEPOUT0_Disabled|macro|USBD_INTENSET_ENDEPOUT0_Disabled
DECL|USBD_INTENSET_ENDEPOUT0_Enabled|macro|USBD_INTENSET_ENDEPOUT0_Enabled
DECL|USBD_INTENSET_ENDEPOUT0_Msk|macro|USBD_INTENSET_ENDEPOUT0_Msk
DECL|USBD_INTENSET_ENDEPOUT0_Pos|macro|USBD_INTENSET_ENDEPOUT0_Pos
DECL|USBD_INTENSET_ENDEPOUT0_Set|macro|USBD_INTENSET_ENDEPOUT0_Set
DECL|USBD_INTENSET_ENDEPOUT1_Disabled|macro|USBD_INTENSET_ENDEPOUT1_Disabled
DECL|USBD_INTENSET_ENDEPOUT1_Enabled|macro|USBD_INTENSET_ENDEPOUT1_Enabled
DECL|USBD_INTENSET_ENDEPOUT1_Msk|macro|USBD_INTENSET_ENDEPOUT1_Msk
DECL|USBD_INTENSET_ENDEPOUT1_Pos|macro|USBD_INTENSET_ENDEPOUT1_Pos
DECL|USBD_INTENSET_ENDEPOUT1_Set|macro|USBD_INTENSET_ENDEPOUT1_Set
DECL|USBD_INTENSET_ENDEPOUT2_Disabled|macro|USBD_INTENSET_ENDEPOUT2_Disabled
DECL|USBD_INTENSET_ENDEPOUT2_Enabled|macro|USBD_INTENSET_ENDEPOUT2_Enabled
DECL|USBD_INTENSET_ENDEPOUT2_Msk|macro|USBD_INTENSET_ENDEPOUT2_Msk
DECL|USBD_INTENSET_ENDEPOUT2_Pos|macro|USBD_INTENSET_ENDEPOUT2_Pos
DECL|USBD_INTENSET_ENDEPOUT2_Set|macro|USBD_INTENSET_ENDEPOUT2_Set
DECL|USBD_INTENSET_ENDEPOUT3_Disabled|macro|USBD_INTENSET_ENDEPOUT3_Disabled
DECL|USBD_INTENSET_ENDEPOUT3_Enabled|macro|USBD_INTENSET_ENDEPOUT3_Enabled
DECL|USBD_INTENSET_ENDEPOUT3_Msk|macro|USBD_INTENSET_ENDEPOUT3_Msk
DECL|USBD_INTENSET_ENDEPOUT3_Pos|macro|USBD_INTENSET_ENDEPOUT3_Pos
DECL|USBD_INTENSET_ENDEPOUT3_Set|macro|USBD_INTENSET_ENDEPOUT3_Set
DECL|USBD_INTENSET_ENDEPOUT4_Disabled|macro|USBD_INTENSET_ENDEPOUT4_Disabled
DECL|USBD_INTENSET_ENDEPOUT4_Enabled|macro|USBD_INTENSET_ENDEPOUT4_Enabled
DECL|USBD_INTENSET_ENDEPOUT4_Msk|macro|USBD_INTENSET_ENDEPOUT4_Msk
DECL|USBD_INTENSET_ENDEPOUT4_Pos|macro|USBD_INTENSET_ENDEPOUT4_Pos
DECL|USBD_INTENSET_ENDEPOUT4_Set|macro|USBD_INTENSET_ENDEPOUT4_Set
DECL|USBD_INTENSET_ENDEPOUT5_Disabled|macro|USBD_INTENSET_ENDEPOUT5_Disabled
DECL|USBD_INTENSET_ENDEPOUT5_Enabled|macro|USBD_INTENSET_ENDEPOUT5_Enabled
DECL|USBD_INTENSET_ENDEPOUT5_Msk|macro|USBD_INTENSET_ENDEPOUT5_Msk
DECL|USBD_INTENSET_ENDEPOUT5_Pos|macro|USBD_INTENSET_ENDEPOUT5_Pos
DECL|USBD_INTENSET_ENDEPOUT5_Set|macro|USBD_INTENSET_ENDEPOUT5_Set
DECL|USBD_INTENSET_ENDEPOUT6_Disabled|macro|USBD_INTENSET_ENDEPOUT6_Disabled
DECL|USBD_INTENSET_ENDEPOUT6_Enabled|macro|USBD_INTENSET_ENDEPOUT6_Enabled
DECL|USBD_INTENSET_ENDEPOUT6_Msk|macro|USBD_INTENSET_ENDEPOUT6_Msk
DECL|USBD_INTENSET_ENDEPOUT6_Pos|macro|USBD_INTENSET_ENDEPOUT6_Pos
DECL|USBD_INTENSET_ENDEPOUT6_Set|macro|USBD_INTENSET_ENDEPOUT6_Set
DECL|USBD_INTENSET_ENDEPOUT7_Disabled|macro|USBD_INTENSET_ENDEPOUT7_Disabled
DECL|USBD_INTENSET_ENDEPOUT7_Enabled|macro|USBD_INTENSET_ENDEPOUT7_Enabled
DECL|USBD_INTENSET_ENDEPOUT7_Msk|macro|USBD_INTENSET_ENDEPOUT7_Msk
DECL|USBD_INTENSET_ENDEPOUT7_Pos|macro|USBD_INTENSET_ENDEPOUT7_Pos
DECL|USBD_INTENSET_ENDEPOUT7_Set|macro|USBD_INTENSET_ENDEPOUT7_Set
DECL|USBD_INTENSET_ENDISOIN_Disabled|macro|USBD_INTENSET_ENDISOIN_Disabled
DECL|USBD_INTENSET_ENDISOIN_Enabled|macro|USBD_INTENSET_ENDISOIN_Enabled
DECL|USBD_INTENSET_ENDISOIN_Msk|macro|USBD_INTENSET_ENDISOIN_Msk
DECL|USBD_INTENSET_ENDISOIN_Pos|macro|USBD_INTENSET_ENDISOIN_Pos
DECL|USBD_INTENSET_ENDISOIN_Set|macro|USBD_INTENSET_ENDISOIN_Set
DECL|USBD_INTENSET_ENDISOOUT_Disabled|macro|USBD_INTENSET_ENDISOOUT_Disabled
DECL|USBD_INTENSET_ENDISOOUT_Enabled|macro|USBD_INTENSET_ENDISOOUT_Enabled
DECL|USBD_INTENSET_ENDISOOUT_Msk|macro|USBD_INTENSET_ENDISOOUT_Msk
DECL|USBD_INTENSET_ENDISOOUT_Pos|macro|USBD_INTENSET_ENDISOOUT_Pos
DECL|USBD_INTENSET_ENDISOOUT_Set|macro|USBD_INTENSET_ENDISOOUT_Set
DECL|USBD_INTENSET_EP0DATADONE_Disabled|macro|USBD_INTENSET_EP0DATADONE_Disabled
DECL|USBD_INTENSET_EP0DATADONE_Enabled|macro|USBD_INTENSET_EP0DATADONE_Enabled
DECL|USBD_INTENSET_EP0DATADONE_Msk|macro|USBD_INTENSET_EP0DATADONE_Msk
DECL|USBD_INTENSET_EP0DATADONE_Pos|macro|USBD_INTENSET_EP0DATADONE_Pos
DECL|USBD_INTENSET_EP0DATADONE_Set|macro|USBD_INTENSET_EP0DATADONE_Set
DECL|USBD_INTENSET_EP0SETUP_Disabled|macro|USBD_INTENSET_EP0SETUP_Disabled
DECL|USBD_INTENSET_EP0SETUP_Enabled|macro|USBD_INTENSET_EP0SETUP_Enabled
DECL|USBD_INTENSET_EP0SETUP_Msk|macro|USBD_INTENSET_EP0SETUP_Msk
DECL|USBD_INTENSET_EP0SETUP_Pos|macro|USBD_INTENSET_EP0SETUP_Pos
DECL|USBD_INTENSET_EP0SETUP_Set|macro|USBD_INTENSET_EP0SETUP_Set
DECL|USBD_INTENSET_EPDATA_Disabled|macro|USBD_INTENSET_EPDATA_Disabled
DECL|USBD_INTENSET_EPDATA_Enabled|macro|USBD_INTENSET_EPDATA_Enabled
DECL|USBD_INTENSET_EPDATA_Msk|macro|USBD_INTENSET_EPDATA_Msk
DECL|USBD_INTENSET_EPDATA_Pos|macro|USBD_INTENSET_EPDATA_Pos
DECL|USBD_INTENSET_EPDATA_Set|macro|USBD_INTENSET_EPDATA_Set
DECL|USBD_INTENSET_SOF_Disabled|macro|USBD_INTENSET_SOF_Disabled
DECL|USBD_INTENSET_SOF_Enabled|macro|USBD_INTENSET_SOF_Enabled
DECL|USBD_INTENSET_SOF_Msk|macro|USBD_INTENSET_SOF_Msk
DECL|USBD_INTENSET_SOF_Pos|macro|USBD_INTENSET_SOF_Pos
DECL|USBD_INTENSET_SOF_Set|macro|USBD_INTENSET_SOF_Set
DECL|USBD_INTENSET_STARTED_Disabled|macro|USBD_INTENSET_STARTED_Disabled
DECL|USBD_INTENSET_STARTED_Enabled|macro|USBD_INTENSET_STARTED_Enabled
DECL|USBD_INTENSET_STARTED_Msk|macro|USBD_INTENSET_STARTED_Msk
DECL|USBD_INTENSET_STARTED_Pos|macro|USBD_INTENSET_STARTED_Pos
DECL|USBD_INTENSET_STARTED_Set|macro|USBD_INTENSET_STARTED_Set
DECL|USBD_INTENSET_USBEVENT_Disabled|macro|USBD_INTENSET_USBEVENT_Disabled
DECL|USBD_INTENSET_USBEVENT_Enabled|macro|USBD_INTENSET_USBEVENT_Enabled
DECL|USBD_INTENSET_USBEVENT_Msk|macro|USBD_INTENSET_USBEVENT_Msk
DECL|USBD_INTENSET_USBEVENT_Pos|macro|USBD_INTENSET_USBEVENT_Pos
DECL|USBD_INTENSET_USBEVENT_Set|macro|USBD_INTENSET_USBEVENT_Set
DECL|USBD_INTENSET_USBRESET_Disabled|macro|USBD_INTENSET_USBRESET_Disabled
DECL|USBD_INTENSET_USBRESET_Enabled|macro|USBD_INTENSET_USBRESET_Enabled
DECL|USBD_INTENSET_USBRESET_Msk|macro|USBD_INTENSET_USBRESET_Msk
DECL|USBD_INTENSET_USBRESET_Pos|macro|USBD_INTENSET_USBRESET_Pos
DECL|USBD_INTENSET_USBRESET_Set|macro|USBD_INTENSET_USBRESET_Set
DECL|USBD_INTEN_ACCESSFAULT_Disabled|macro|USBD_INTEN_ACCESSFAULT_Disabled
DECL|USBD_INTEN_ACCESSFAULT_Enabled|macro|USBD_INTEN_ACCESSFAULT_Enabled
DECL|USBD_INTEN_ACCESSFAULT_Msk|macro|USBD_INTEN_ACCESSFAULT_Msk
DECL|USBD_INTEN_ACCESSFAULT_Pos|macro|USBD_INTEN_ACCESSFAULT_Pos
DECL|USBD_INTEN_ENDEPIN0_Disabled|macro|USBD_INTEN_ENDEPIN0_Disabled
DECL|USBD_INTEN_ENDEPIN0_Enabled|macro|USBD_INTEN_ENDEPIN0_Enabled
DECL|USBD_INTEN_ENDEPIN0_Msk|macro|USBD_INTEN_ENDEPIN0_Msk
DECL|USBD_INTEN_ENDEPIN0_Pos|macro|USBD_INTEN_ENDEPIN0_Pos
DECL|USBD_INTEN_ENDEPIN1_Disabled|macro|USBD_INTEN_ENDEPIN1_Disabled
DECL|USBD_INTEN_ENDEPIN1_Enabled|macro|USBD_INTEN_ENDEPIN1_Enabled
DECL|USBD_INTEN_ENDEPIN1_Msk|macro|USBD_INTEN_ENDEPIN1_Msk
DECL|USBD_INTEN_ENDEPIN1_Pos|macro|USBD_INTEN_ENDEPIN1_Pos
DECL|USBD_INTEN_ENDEPIN2_Disabled|macro|USBD_INTEN_ENDEPIN2_Disabled
DECL|USBD_INTEN_ENDEPIN2_Enabled|macro|USBD_INTEN_ENDEPIN2_Enabled
DECL|USBD_INTEN_ENDEPIN2_Msk|macro|USBD_INTEN_ENDEPIN2_Msk
DECL|USBD_INTEN_ENDEPIN2_Pos|macro|USBD_INTEN_ENDEPIN2_Pos
DECL|USBD_INTEN_ENDEPIN3_Disabled|macro|USBD_INTEN_ENDEPIN3_Disabled
DECL|USBD_INTEN_ENDEPIN3_Enabled|macro|USBD_INTEN_ENDEPIN3_Enabled
DECL|USBD_INTEN_ENDEPIN3_Msk|macro|USBD_INTEN_ENDEPIN3_Msk
DECL|USBD_INTEN_ENDEPIN3_Pos|macro|USBD_INTEN_ENDEPIN3_Pos
DECL|USBD_INTEN_ENDEPIN4_Disabled|macro|USBD_INTEN_ENDEPIN4_Disabled
DECL|USBD_INTEN_ENDEPIN4_Enabled|macro|USBD_INTEN_ENDEPIN4_Enabled
DECL|USBD_INTEN_ENDEPIN4_Msk|macro|USBD_INTEN_ENDEPIN4_Msk
DECL|USBD_INTEN_ENDEPIN4_Pos|macro|USBD_INTEN_ENDEPIN4_Pos
DECL|USBD_INTEN_ENDEPIN5_Disabled|macro|USBD_INTEN_ENDEPIN5_Disabled
DECL|USBD_INTEN_ENDEPIN5_Enabled|macro|USBD_INTEN_ENDEPIN5_Enabled
DECL|USBD_INTEN_ENDEPIN5_Msk|macro|USBD_INTEN_ENDEPIN5_Msk
DECL|USBD_INTEN_ENDEPIN5_Pos|macro|USBD_INTEN_ENDEPIN5_Pos
DECL|USBD_INTEN_ENDEPIN6_Disabled|macro|USBD_INTEN_ENDEPIN6_Disabled
DECL|USBD_INTEN_ENDEPIN6_Enabled|macro|USBD_INTEN_ENDEPIN6_Enabled
DECL|USBD_INTEN_ENDEPIN6_Msk|macro|USBD_INTEN_ENDEPIN6_Msk
DECL|USBD_INTEN_ENDEPIN6_Pos|macro|USBD_INTEN_ENDEPIN6_Pos
DECL|USBD_INTEN_ENDEPIN7_Disabled|macro|USBD_INTEN_ENDEPIN7_Disabled
DECL|USBD_INTEN_ENDEPIN7_Enabled|macro|USBD_INTEN_ENDEPIN7_Enabled
DECL|USBD_INTEN_ENDEPIN7_Msk|macro|USBD_INTEN_ENDEPIN7_Msk
DECL|USBD_INTEN_ENDEPIN7_Pos|macro|USBD_INTEN_ENDEPIN7_Pos
DECL|USBD_INTEN_ENDEPOUT0_Disabled|macro|USBD_INTEN_ENDEPOUT0_Disabled
DECL|USBD_INTEN_ENDEPOUT0_Enabled|macro|USBD_INTEN_ENDEPOUT0_Enabled
DECL|USBD_INTEN_ENDEPOUT0_Msk|macro|USBD_INTEN_ENDEPOUT0_Msk
DECL|USBD_INTEN_ENDEPOUT0_Pos|macro|USBD_INTEN_ENDEPOUT0_Pos
DECL|USBD_INTEN_ENDEPOUT1_Disabled|macro|USBD_INTEN_ENDEPOUT1_Disabled
DECL|USBD_INTEN_ENDEPOUT1_Enabled|macro|USBD_INTEN_ENDEPOUT1_Enabled
DECL|USBD_INTEN_ENDEPOUT1_Msk|macro|USBD_INTEN_ENDEPOUT1_Msk
DECL|USBD_INTEN_ENDEPOUT1_Pos|macro|USBD_INTEN_ENDEPOUT1_Pos
DECL|USBD_INTEN_ENDEPOUT2_Disabled|macro|USBD_INTEN_ENDEPOUT2_Disabled
DECL|USBD_INTEN_ENDEPOUT2_Enabled|macro|USBD_INTEN_ENDEPOUT2_Enabled
DECL|USBD_INTEN_ENDEPOUT2_Msk|macro|USBD_INTEN_ENDEPOUT2_Msk
DECL|USBD_INTEN_ENDEPOUT2_Pos|macro|USBD_INTEN_ENDEPOUT2_Pos
DECL|USBD_INTEN_ENDEPOUT3_Disabled|macro|USBD_INTEN_ENDEPOUT3_Disabled
DECL|USBD_INTEN_ENDEPOUT3_Enabled|macro|USBD_INTEN_ENDEPOUT3_Enabled
DECL|USBD_INTEN_ENDEPOUT3_Msk|macro|USBD_INTEN_ENDEPOUT3_Msk
DECL|USBD_INTEN_ENDEPOUT3_Pos|macro|USBD_INTEN_ENDEPOUT3_Pos
DECL|USBD_INTEN_ENDEPOUT4_Disabled|macro|USBD_INTEN_ENDEPOUT4_Disabled
DECL|USBD_INTEN_ENDEPOUT4_Enabled|macro|USBD_INTEN_ENDEPOUT4_Enabled
DECL|USBD_INTEN_ENDEPOUT4_Msk|macro|USBD_INTEN_ENDEPOUT4_Msk
DECL|USBD_INTEN_ENDEPOUT4_Pos|macro|USBD_INTEN_ENDEPOUT4_Pos
DECL|USBD_INTEN_ENDEPOUT5_Disabled|macro|USBD_INTEN_ENDEPOUT5_Disabled
DECL|USBD_INTEN_ENDEPOUT5_Enabled|macro|USBD_INTEN_ENDEPOUT5_Enabled
DECL|USBD_INTEN_ENDEPOUT5_Msk|macro|USBD_INTEN_ENDEPOUT5_Msk
DECL|USBD_INTEN_ENDEPOUT5_Pos|macro|USBD_INTEN_ENDEPOUT5_Pos
DECL|USBD_INTEN_ENDEPOUT6_Disabled|macro|USBD_INTEN_ENDEPOUT6_Disabled
DECL|USBD_INTEN_ENDEPOUT6_Enabled|macro|USBD_INTEN_ENDEPOUT6_Enabled
DECL|USBD_INTEN_ENDEPOUT6_Msk|macro|USBD_INTEN_ENDEPOUT6_Msk
DECL|USBD_INTEN_ENDEPOUT6_Pos|macro|USBD_INTEN_ENDEPOUT6_Pos
DECL|USBD_INTEN_ENDEPOUT7_Disabled|macro|USBD_INTEN_ENDEPOUT7_Disabled
DECL|USBD_INTEN_ENDEPOUT7_Enabled|macro|USBD_INTEN_ENDEPOUT7_Enabled
DECL|USBD_INTEN_ENDEPOUT7_Msk|macro|USBD_INTEN_ENDEPOUT7_Msk
DECL|USBD_INTEN_ENDEPOUT7_Pos|macro|USBD_INTEN_ENDEPOUT7_Pos
DECL|USBD_INTEN_ENDISOIN_Disabled|macro|USBD_INTEN_ENDISOIN_Disabled
DECL|USBD_INTEN_ENDISOIN_Enabled|macro|USBD_INTEN_ENDISOIN_Enabled
DECL|USBD_INTEN_ENDISOIN_Msk|macro|USBD_INTEN_ENDISOIN_Msk
DECL|USBD_INTEN_ENDISOIN_Pos|macro|USBD_INTEN_ENDISOIN_Pos
DECL|USBD_INTEN_ENDISOOUT_Disabled|macro|USBD_INTEN_ENDISOOUT_Disabled
DECL|USBD_INTEN_ENDISOOUT_Enabled|macro|USBD_INTEN_ENDISOOUT_Enabled
DECL|USBD_INTEN_ENDISOOUT_Msk|macro|USBD_INTEN_ENDISOOUT_Msk
DECL|USBD_INTEN_ENDISOOUT_Pos|macro|USBD_INTEN_ENDISOOUT_Pos
DECL|USBD_INTEN_EP0DATADONE_Disabled|macro|USBD_INTEN_EP0DATADONE_Disabled
DECL|USBD_INTEN_EP0DATADONE_Enabled|macro|USBD_INTEN_EP0DATADONE_Enabled
DECL|USBD_INTEN_EP0DATADONE_Msk|macro|USBD_INTEN_EP0DATADONE_Msk
DECL|USBD_INTEN_EP0DATADONE_Pos|macro|USBD_INTEN_EP0DATADONE_Pos
DECL|USBD_INTEN_EP0SETUP_Disabled|macro|USBD_INTEN_EP0SETUP_Disabled
DECL|USBD_INTEN_EP0SETUP_Enabled|macro|USBD_INTEN_EP0SETUP_Enabled
DECL|USBD_INTEN_EP0SETUP_Msk|macro|USBD_INTEN_EP0SETUP_Msk
DECL|USBD_INTEN_EP0SETUP_Pos|macro|USBD_INTEN_EP0SETUP_Pos
DECL|USBD_INTEN_EPDATA_Disabled|macro|USBD_INTEN_EPDATA_Disabled
DECL|USBD_INTEN_EPDATA_Enabled|macro|USBD_INTEN_EPDATA_Enabled
DECL|USBD_INTEN_EPDATA_Msk|macro|USBD_INTEN_EPDATA_Msk
DECL|USBD_INTEN_EPDATA_Pos|macro|USBD_INTEN_EPDATA_Pos
DECL|USBD_INTEN_SOF_Disabled|macro|USBD_INTEN_SOF_Disabled
DECL|USBD_INTEN_SOF_Enabled|macro|USBD_INTEN_SOF_Enabled
DECL|USBD_INTEN_SOF_Msk|macro|USBD_INTEN_SOF_Msk
DECL|USBD_INTEN_SOF_Pos|macro|USBD_INTEN_SOF_Pos
DECL|USBD_INTEN_STARTED_Disabled|macro|USBD_INTEN_STARTED_Disabled
DECL|USBD_INTEN_STARTED_Enabled|macro|USBD_INTEN_STARTED_Enabled
DECL|USBD_INTEN_STARTED_Msk|macro|USBD_INTEN_STARTED_Msk
DECL|USBD_INTEN_STARTED_Pos|macro|USBD_INTEN_STARTED_Pos
DECL|USBD_INTEN_USBEVENT_Disabled|macro|USBD_INTEN_USBEVENT_Disabled
DECL|USBD_INTEN_USBEVENT_Enabled|macro|USBD_INTEN_USBEVENT_Enabled
DECL|USBD_INTEN_USBEVENT_Msk|macro|USBD_INTEN_USBEVENT_Msk
DECL|USBD_INTEN_USBEVENT_Pos|macro|USBD_INTEN_USBEVENT_Pos
DECL|USBD_INTEN_USBRESET_Disabled|macro|USBD_INTEN_USBRESET_Disabled
DECL|USBD_INTEN_USBRESET_Enabled|macro|USBD_INTEN_USBRESET_Enabled
DECL|USBD_INTEN_USBRESET_Msk|macro|USBD_INTEN_USBRESET_Msk
DECL|USBD_INTEN_USBRESET_Pos|macro|USBD_INTEN_USBRESET_Pos
DECL|USBD_ISOINCONFIG_RESPONSE_Msk|macro|USBD_ISOINCONFIG_RESPONSE_Msk
DECL|USBD_ISOINCONFIG_RESPONSE_NoResp|macro|USBD_ISOINCONFIG_RESPONSE_NoResp
DECL|USBD_ISOINCONFIG_RESPONSE_Pos|macro|USBD_ISOINCONFIG_RESPONSE_Pos
DECL|USBD_ISOINCONFIG_RESPONSE_ZeroData|macro|USBD_ISOINCONFIG_RESPONSE_ZeroData
DECL|USBD_ISOIN_AMOUNT_AMOUNT_Msk|macro|USBD_ISOIN_AMOUNT_AMOUNT_Msk
DECL|USBD_ISOIN_AMOUNT_AMOUNT_Pos|macro|USBD_ISOIN_AMOUNT_AMOUNT_Pos
DECL|USBD_ISOIN_MAXCNT_MAXCNT_Msk|macro|USBD_ISOIN_MAXCNT_MAXCNT_Msk
DECL|USBD_ISOIN_MAXCNT_MAXCNT_Pos|macro|USBD_ISOIN_MAXCNT_MAXCNT_Pos
DECL|USBD_ISOIN_PTR_PTR_Msk|macro|USBD_ISOIN_PTR_PTR_Msk
DECL|USBD_ISOIN_PTR_PTR_Pos|macro|USBD_ISOIN_PTR_PTR_Pos
DECL|USBD_ISOOUT_AMOUNT_AMOUNT_Msk|macro|USBD_ISOOUT_AMOUNT_AMOUNT_Msk
DECL|USBD_ISOOUT_AMOUNT_AMOUNT_Pos|macro|USBD_ISOOUT_AMOUNT_AMOUNT_Pos
DECL|USBD_ISOOUT_MAXCNT_MAXCNT_Msk|macro|USBD_ISOOUT_MAXCNT_MAXCNT_Msk
DECL|USBD_ISOOUT_MAXCNT_MAXCNT_Pos|macro|USBD_ISOOUT_MAXCNT_MAXCNT_Pos
DECL|USBD_ISOOUT_PTR_PTR_Msk|macro|USBD_ISOOUT_PTR_PTR_Msk
DECL|USBD_ISOOUT_PTR_PTR_Pos|macro|USBD_ISOOUT_PTR_PTR_Pos
DECL|USBD_ISOSPLIT_SPLIT_HalfIN|macro|USBD_ISOSPLIT_SPLIT_HalfIN
DECL|USBD_ISOSPLIT_SPLIT_Msk|macro|USBD_ISOSPLIT_SPLIT_Msk
DECL|USBD_ISOSPLIT_SPLIT_OneDir|macro|USBD_ISOSPLIT_SPLIT_OneDir
DECL|USBD_ISOSPLIT_SPLIT_Pos|macro|USBD_ISOSPLIT_SPLIT_Pos
DECL|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Disabled|macro|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Disabled
DECL|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Enabled|macro|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Enabled
DECL|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Msk|macro|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Msk
DECL|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos|macro|USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos
DECL|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Disabled|macro|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Disabled
DECL|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Enabled|macro|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Enabled
DECL|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Msk|macro|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Msk
DECL|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos|macro|USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos
DECL|USBD_SHORTS_EP0DATADONE_EP0STATUS_Disabled|macro|USBD_SHORTS_EP0DATADONE_EP0STATUS_Disabled
DECL|USBD_SHORTS_EP0DATADONE_EP0STATUS_Enabled|macro|USBD_SHORTS_EP0DATADONE_EP0STATUS_Enabled
DECL|USBD_SHORTS_EP0DATADONE_EP0STATUS_Msk|macro|USBD_SHORTS_EP0DATADONE_EP0STATUS_Msk
DECL|USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos|macro|USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos
DECL|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Disabled|macro|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Disabled
DECL|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Enabled|macro|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Enabled
DECL|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Msk|macro|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Msk
DECL|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos|macro|USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos
DECL|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Disabled|macro|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Disabled
DECL|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Enabled|macro|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Enabled
DECL|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Msk|macro|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Msk
DECL|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos|macro|USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos
DECL|USBD_SIZE_EPOUT_SIZE_Msk|macro|USBD_SIZE_EPOUT_SIZE_Msk
DECL|USBD_SIZE_EPOUT_SIZE_Pos|macro|USBD_SIZE_EPOUT_SIZE_Pos
DECL|USBD_SIZE_ISOOUT_SIZE_Msk|macro|USBD_SIZE_ISOOUT_SIZE_Msk
DECL|USBD_SIZE_ISOOUT_SIZE_Pos|macro|USBD_SIZE_ISOOUT_SIZE_Pos
DECL|USBD_SIZE_ISOOUT_ZERO_Msk|macro|USBD_SIZE_ISOOUT_ZERO_Msk
DECL|USBD_SIZE_ISOOUT_ZERO_Normal|macro|USBD_SIZE_ISOOUT_ZERO_Normal
DECL|USBD_SIZE_ISOOUT_ZERO_Pos|macro|USBD_SIZE_ISOOUT_ZERO_Pos
DECL|USBD_SIZE_ISOOUT_ZERO_ZeroData|macro|USBD_SIZE_ISOOUT_ZERO_ZeroData
DECL|USBD_USBADDR_ADDR_Msk|macro|USBD_USBADDR_ADDR_Msk
DECL|USBD_USBADDR_ADDR_Pos|macro|USBD_USBADDR_ADDR_Pos
DECL|USBD_USBPULLUP_CONNECT_Disabled|macro|USBD_USBPULLUP_CONNECT_Disabled
DECL|USBD_USBPULLUP_CONNECT_Enabled|macro|USBD_USBPULLUP_CONNECT_Enabled
DECL|USBD_USBPULLUP_CONNECT_Msk|macro|USBD_USBPULLUP_CONNECT_Msk
DECL|USBD_USBPULLUP_CONNECT_Pos|macro|USBD_USBPULLUP_CONNECT_Pos
DECL|USBD_WINDEXH_WINDEXH_Msk|macro|USBD_WINDEXH_WINDEXH_Msk
DECL|USBD_WINDEXH_WINDEXH_Pos|macro|USBD_WINDEXH_WINDEXH_Pos
DECL|USBD_WINDEXL_WINDEXL_Msk|macro|USBD_WINDEXL_WINDEXL_Msk
DECL|USBD_WINDEXL_WINDEXL_Pos|macro|USBD_WINDEXL_WINDEXL_Pos
DECL|USBD_WLENGTHH_WLENGTHH_Msk|macro|USBD_WLENGTHH_WLENGTHH_Msk
DECL|USBD_WLENGTHH_WLENGTHH_Pos|macro|USBD_WLENGTHH_WLENGTHH_Pos
DECL|USBD_WLENGTHL_WLENGTHL_Msk|macro|USBD_WLENGTHL_WLENGTHL_Msk
DECL|USBD_WLENGTHL_WLENGTHL_Pos|macro|USBD_WLENGTHL_WLENGTHL_Pos
DECL|USBD_WVALUEH_WVALUEH_Msk|macro|USBD_WVALUEH_WVALUEH_Msk
DECL|USBD_WVALUEH_WVALUEH_Pos|macro|USBD_WVALUEH_WVALUEH_Pos
DECL|USBD_WVALUEL_WVALUEL_Msk|macro|USBD_WVALUEL_WVALUEL_Msk
DECL|USBD_WVALUEL_WVALUEL_Pos|macro|USBD_WVALUEL_WVALUEL_Pos
DECL|WDT_CONFIG_HALT_Msk|macro|WDT_CONFIG_HALT_Msk
DECL|WDT_CONFIG_HALT_Pause|macro|WDT_CONFIG_HALT_Pause
DECL|WDT_CONFIG_HALT_Pos|macro|WDT_CONFIG_HALT_Pos
DECL|WDT_CONFIG_HALT_Run|macro|WDT_CONFIG_HALT_Run
DECL|WDT_CONFIG_SLEEP_Msk|macro|WDT_CONFIG_SLEEP_Msk
DECL|WDT_CONFIG_SLEEP_Pause|macro|WDT_CONFIG_SLEEP_Pause
DECL|WDT_CONFIG_SLEEP_Pos|macro|WDT_CONFIG_SLEEP_Pos
DECL|WDT_CONFIG_SLEEP_Run|macro|WDT_CONFIG_SLEEP_Run
DECL|WDT_CRV_CRV_Msk|macro|WDT_CRV_CRV_Msk
DECL|WDT_CRV_CRV_Pos|macro|WDT_CRV_CRV_Pos
DECL|WDT_INTENCLR_TIMEOUT_Clear|macro|WDT_INTENCLR_TIMEOUT_Clear
DECL|WDT_INTENCLR_TIMEOUT_Disabled|macro|WDT_INTENCLR_TIMEOUT_Disabled
DECL|WDT_INTENCLR_TIMEOUT_Enabled|macro|WDT_INTENCLR_TIMEOUT_Enabled
DECL|WDT_INTENCLR_TIMEOUT_Msk|macro|WDT_INTENCLR_TIMEOUT_Msk
DECL|WDT_INTENCLR_TIMEOUT_Pos|macro|WDT_INTENCLR_TIMEOUT_Pos
DECL|WDT_INTENSET_TIMEOUT_Disabled|macro|WDT_INTENSET_TIMEOUT_Disabled
DECL|WDT_INTENSET_TIMEOUT_Enabled|macro|WDT_INTENSET_TIMEOUT_Enabled
DECL|WDT_INTENSET_TIMEOUT_Msk|macro|WDT_INTENSET_TIMEOUT_Msk
DECL|WDT_INTENSET_TIMEOUT_Pos|macro|WDT_INTENSET_TIMEOUT_Pos
DECL|WDT_INTENSET_TIMEOUT_Set|macro|WDT_INTENSET_TIMEOUT_Set
DECL|WDT_REQSTATUS_RR0_DisabledOrRequested|macro|WDT_REQSTATUS_RR0_DisabledOrRequested
DECL|WDT_REQSTATUS_RR0_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR0_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR0_Msk|macro|WDT_REQSTATUS_RR0_Msk
DECL|WDT_REQSTATUS_RR0_Pos|macro|WDT_REQSTATUS_RR0_Pos
DECL|WDT_REQSTATUS_RR1_DisabledOrRequested|macro|WDT_REQSTATUS_RR1_DisabledOrRequested
DECL|WDT_REQSTATUS_RR1_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR1_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR1_Msk|macro|WDT_REQSTATUS_RR1_Msk
DECL|WDT_REQSTATUS_RR1_Pos|macro|WDT_REQSTATUS_RR1_Pos
DECL|WDT_REQSTATUS_RR2_DisabledOrRequested|macro|WDT_REQSTATUS_RR2_DisabledOrRequested
DECL|WDT_REQSTATUS_RR2_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR2_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR2_Msk|macro|WDT_REQSTATUS_RR2_Msk
DECL|WDT_REQSTATUS_RR2_Pos|macro|WDT_REQSTATUS_RR2_Pos
DECL|WDT_REQSTATUS_RR3_DisabledOrRequested|macro|WDT_REQSTATUS_RR3_DisabledOrRequested
DECL|WDT_REQSTATUS_RR3_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR3_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR3_Msk|macro|WDT_REQSTATUS_RR3_Msk
DECL|WDT_REQSTATUS_RR3_Pos|macro|WDT_REQSTATUS_RR3_Pos
DECL|WDT_REQSTATUS_RR4_DisabledOrRequested|macro|WDT_REQSTATUS_RR4_DisabledOrRequested
DECL|WDT_REQSTATUS_RR4_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR4_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR4_Msk|macro|WDT_REQSTATUS_RR4_Msk
DECL|WDT_REQSTATUS_RR4_Pos|macro|WDT_REQSTATUS_RR4_Pos
DECL|WDT_REQSTATUS_RR5_DisabledOrRequested|macro|WDT_REQSTATUS_RR5_DisabledOrRequested
DECL|WDT_REQSTATUS_RR5_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR5_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR5_Msk|macro|WDT_REQSTATUS_RR5_Msk
DECL|WDT_REQSTATUS_RR5_Pos|macro|WDT_REQSTATUS_RR5_Pos
DECL|WDT_REQSTATUS_RR6_DisabledOrRequested|macro|WDT_REQSTATUS_RR6_DisabledOrRequested
DECL|WDT_REQSTATUS_RR6_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR6_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR6_Msk|macro|WDT_REQSTATUS_RR6_Msk
DECL|WDT_REQSTATUS_RR6_Pos|macro|WDT_REQSTATUS_RR6_Pos
DECL|WDT_REQSTATUS_RR7_DisabledOrRequested|macro|WDT_REQSTATUS_RR7_DisabledOrRequested
DECL|WDT_REQSTATUS_RR7_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR7_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR7_Msk|macro|WDT_REQSTATUS_RR7_Msk
DECL|WDT_REQSTATUS_RR7_Pos|macro|WDT_REQSTATUS_RR7_Pos
DECL|WDT_RREN_RR0_Disabled|macro|WDT_RREN_RR0_Disabled
DECL|WDT_RREN_RR0_Enabled|macro|WDT_RREN_RR0_Enabled
DECL|WDT_RREN_RR0_Msk|macro|WDT_RREN_RR0_Msk
DECL|WDT_RREN_RR0_Pos|macro|WDT_RREN_RR0_Pos
DECL|WDT_RREN_RR1_Disabled|macro|WDT_RREN_RR1_Disabled
DECL|WDT_RREN_RR1_Enabled|macro|WDT_RREN_RR1_Enabled
DECL|WDT_RREN_RR1_Msk|macro|WDT_RREN_RR1_Msk
DECL|WDT_RREN_RR1_Pos|macro|WDT_RREN_RR1_Pos
DECL|WDT_RREN_RR2_Disabled|macro|WDT_RREN_RR2_Disabled
DECL|WDT_RREN_RR2_Enabled|macro|WDT_RREN_RR2_Enabled
DECL|WDT_RREN_RR2_Msk|macro|WDT_RREN_RR2_Msk
DECL|WDT_RREN_RR2_Pos|macro|WDT_RREN_RR2_Pos
DECL|WDT_RREN_RR3_Disabled|macro|WDT_RREN_RR3_Disabled
DECL|WDT_RREN_RR3_Enabled|macro|WDT_RREN_RR3_Enabled
DECL|WDT_RREN_RR3_Msk|macro|WDT_RREN_RR3_Msk
DECL|WDT_RREN_RR3_Pos|macro|WDT_RREN_RR3_Pos
DECL|WDT_RREN_RR4_Disabled|macro|WDT_RREN_RR4_Disabled
DECL|WDT_RREN_RR4_Enabled|macro|WDT_RREN_RR4_Enabled
DECL|WDT_RREN_RR4_Msk|macro|WDT_RREN_RR4_Msk
DECL|WDT_RREN_RR4_Pos|macro|WDT_RREN_RR4_Pos
DECL|WDT_RREN_RR5_Disabled|macro|WDT_RREN_RR5_Disabled
DECL|WDT_RREN_RR5_Enabled|macro|WDT_RREN_RR5_Enabled
DECL|WDT_RREN_RR5_Msk|macro|WDT_RREN_RR5_Msk
DECL|WDT_RREN_RR5_Pos|macro|WDT_RREN_RR5_Pos
DECL|WDT_RREN_RR6_Disabled|macro|WDT_RREN_RR6_Disabled
DECL|WDT_RREN_RR6_Enabled|macro|WDT_RREN_RR6_Enabled
DECL|WDT_RREN_RR6_Msk|macro|WDT_RREN_RR6_Msk
DECL|WDT_RREN_RR6_Pos|macro|WDT_RREN_RR6_Pos
DECL|WDT_RREN_RR7_Disabled|macro|WDT_RREN_RR7_Disabled
DECL|WDT_RREN_RR7_Enabled|macro|WDT_RREN_RR7_Enabled
DECL|WDT_RREN_RR7_Msk|macro|WDT_RREN_RR7_Msk
DECL|WDT_RREN_RR7_Pos|macro|WDT_RREN_RR7_Pos
DECL|WDT_RR_RR_Msk|macro|WDT_RR_RR_Msk
DECL|WDT_RR_RR_Pos|macro|WDT_RR_RR_Pos
DECL|WDT_RR_RR_Reload|macro|WDT_RR_RR_Reload
DECL|WDT_RUNSTATUS_RUNSTATUS_Msk|macro|WDT_RUNSTATUS_RUNSTATUS_Msk
DECL|WDT_RUNSTATUS_RUNSTATUS_NotRunning|macro|WDT_RUNSTATUS_RUNSTATUS_NotRunning
DECL|WDT_RUNSTATUS_RUNSTATUS_Pos|macro|WDT_RUNSTATUS_RUNSTATUS_Pos
DECL|WDT_RUNSTATUS_RUNSTATUS_Running|macro|WDT_RUNSTATUS_RUNSTATUS_Running
DECL|__NRF52840_BITS_H|macro|__NRF52840_BITS_H
