// Seed: 754543765
module module_0 (
    module_0,
    id_1
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output uwire id_9
);
  wire id_11;
  assign id_9 = 1 ? id_3 : 1;
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_11
  );
  supply0 id_15 = 1, id_16;
endmodule
