export const fullData = [
    {
        "name": "Sensors and Actuators",
        "mcq": {
            "week 1": {
                "1": {
                    "question": "Which of the following stimulus is best suitable for the quantities such as “refractive index, reflectivity, absorption” with regards to sensors?",
                    "options": [
                        "Acoustic", "Magnetic", "Optical"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Evaluate whether the below statement is true or false:<br>“A sensor acquires a physical parameter and converts it into a signal suitable for processing (e.g. optical, mechanical, electrical etc.)”",
                    "options": [

                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "3": {
                    "question": "MEMS is the acronym for _________",
                    "options": [
                        "Micro Electro Material Systems",
                        "Micro Electro Mechanical Systems",
                        "Micro Electric Machining Systems",
                        "Micro Electric Monitoring Systems"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Choose the best option for the process steps in Silicon boule growth technique.<br>I.	Crystal pulling <br>II.	Beginning of crystal growth <br>III.Introduction of seed crystal <br>IV.	Formation of crystal <br>V.	Melting of polysilicon",
                    "options": [
                        "II-V-III-V-IV",
                        "III-V-II-I-IV",
                        "V-III-II-I-IV"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "5": {
                    "question": "Which of the following is not a physical vapor deposition technique?",
                    "options": [
                        "Thermal Evaporation",
                        "Sputtering",
                        "Thermal Oxidation",
                        "E-beam Evaporation"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Extracellular and Intracellular matrices are responsible for giving nutrition to the cells.”",
                    "options": [

                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "Choose the best option for the following statement:<br>“………… means study outside the living body and ……….. means study inside the living body.”",
                    "options": [
                        "In vivo, ex vivo",
                        "Ex vivo, in vivo"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Complete the following with respect to T-cells as discussed in the microfluidic chip for understanding the efficacy of immunotherapy drugs:<br>“CD4 cells are called ……..cells and CD8 cells are……… cells, respectively.”",
                    "options": [
                        "killer, helper",
                        "killer, T-regulatory",
                        "helper, killer",
                        "T-regulatory, helper"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "Which of the following is the desired characteristic of a sensor?",
                    "options": [
                        "Specificity should be low",
                        "Power consumption is low",
                        "Signal to noise ratio should be low"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "Which among the following sensors are used to detect VOCs exhaled from breath?",
                    "options": [
                        "Ultrasonic sensors",
                        "Gas sensors",
                        "Infrared sensors"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
            },
            "week 2": {
                "1": {
                    "question": "Evaluate whether the below statement is true or false:<br>“The four basic components of MEMS are microelectronics, microsensors, micro actuators, and microstructures.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "What does the “Class” number of a clean room denote?",
                    "options": [
                        "The pressure inside the cleanroom.",
                        "The number of people permitted inside the room at a given time.",
                        "The number of particles per cubic feet allowed inside the facility.",
                        "The lifetime in years for faithful operation of the facility."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Understanding the breath signatures using VOC sensors is non-invasive way of determining the disease.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "4": {
                    "question": "As discussed in the lecture video on cleanroom equipments, which of the following equipment is used to maintain the temperature and humidity levels for the appropriate growth and preservation of cell and tissue culture?",
                    "options": [
                        "Autoclave",
                        "Incubator",
                        "Desiccator"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Which kind of microscope is generally used for observing cells and organisms in culture, in petri dishes, flasks or microplates?",
                    "options": [
                        "Stereo Microscope",
                        "Metallurgical Microscope",
                        "Inverted Microscope"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "What does VOC stands for?",
                    "options": [
                        "Volatile Organic Chemical",
                        "Volatile Organic Compound",
                        "Viscous Organic Compound"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "As discussed in the lecture video on sensors for VOC detection, TCOs such as indium tin oxide, zinc oxide, tin oxide etc. were used as sensing material. What do you mean by TCOs in this regard?",
                    "options": [
                        "Thin Conducting Oxides",
                        "Thin Coating Oxides",
                        "Transparent Conducting Oxides"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "What is the difference between Piezo-electric and piezo-resistive sensors?",
                    "options": [
                        "There is no difference, both are different names of the same phenomenon.",
                        "Piezo-electric sensors are easier to interface with data acquisition systems than piezo-resistive sensors.",
                        "Piezo-electric sensors accumulate charge in response to mechanical force while piezo-resistive sensors cause a change in resistance in response to mechanical force."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "Resistive sensors are one of the most widely used sensors. What will happen with the resistivity of metals and semiconductors when the temperature is increased?",
                    "options": [
                        "Increases",
                        "Decreases",
                        "For metal increases and for semiconductor decreases",
                        "For metal decreases and for semiconductor increases"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "The silicon or glass substrates being processed during the microfabrication process flow are always preferably stored in vacuum in desiccators. What is the need of desiccation?",
                    "options": [
                        "To avoid bending of the wafer under pressure",
                        "To avoid heating of the wafer",
                        "To avoid dust particles and other gases from contaminating the substrate"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 3": {
                "1": {
                    "question": "With regards to cleanrooms, what does PPE stands for ?",
                    "options": [
                        "Personal protocol equipment",
                        "Protective protocol equipment",
                        "Personal protective equipment"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Complete the following sentence: “In the microfabrication facility, the desiccators are used for _________.”",
                    "options": [
                        "Substrate heating",
                        "Storing substrates in vacuum",
                        "Substrate cleaning"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Evaluate whether the below statement is true or false: “During the video demonstration, Impedance analyzer was performing two probe measurement which is more accurate than four probe measurement.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Which class of biosafety cabinet provides product, personnel, and environmental protection?",
                    "options": [
                        "Class 1",
                        "Class 2",
                        "Class 3"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Evaluate whether the below statement is true or false: “In photolithography, soft bake is performed at 50 degrees centigrade for 1 minute.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "Which among the following materials can be used to fabricate microheaters?",
                    "options": [
                        "Diamond",
                        "Silicon dioxide",
                        "Nichrome"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "7": {
                    "question": "Which amongst the following is used as a photoresist stripper?",
                    "options": [
                        "Ethanol",
                        "Isopropyl alcohol",
                        "Acetone",
                        "BHF"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "Complete the following:<br>“In _________ wet etching, the etch rate is dependent on crystallographic orientation of the substrate”",
                    "options": [
                        "Isotropic",
                        "Anisotropic"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Deep reactive ion etching enables very low aspect ratio etches to be performed into the silicon substrates.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "Which amongst the following is used as the etchant of silicon dioxide?",
                    "options": [
                        "Ethanol",
                        "Isopropyl alcohol",
                        "BHF"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 4": {
                "1": {
                    "question": "Complete the following sentence for SU 8:<br>“Soft bake is performed at _________ degrees centigrade.”",
                    "options": [
                        "90",
                        "65",
                        "110"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "2": {
                    "question": "Which amongst the following is the proper order for the processes related to photolithography?<br>I.\tSoft bake<br>II.\tPhotoresist coating<br>III.\tWafer Cleaning<br>IV.\tPrimer coating<br>V.\tExposure<br>VI.\tAlignment<br>VII.\tDevelopment",
                    "options": [
                        "III – IV – II – V – VI – VII",
                        "III – IV – II – I – VI – V – VII",
                        "IV – I – II – VI – V – III – VII",
                        "III – IV – I – II – V – VI – VII"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Acetone is used as a photoresist stripper.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "4": {
                    "question": "As discussed in the session on the sensor used to understand the efficacy of the given drug, choose the best option when the drug is found effective:",
                    "options": [
                        "Cell lysis will occur, and the conductivity of the chip will decrease.",
                        "Cell lysis will occur, and the conductivity of the chip will increase.",
                        "Cell lysis will not occur, and the conductivity of the chip will increase.",
                        "Cell lysis will not occur."
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "In the session on soft lithography, in which ratio of silicone elastomer and curing agent were used to prepare PDMS?",
                    "options": [
                        "1:10",
                        "10:1",
                        "5:1",
                        "1:5"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "Evaluate whether the below statement is true or false: “Matrigel acts as an extracellular matrix for the cells.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "Arduino is usually programmed using an IDE. What does IDE stand for in this context?",
                    "options": [
                        "Integrated Design Environment",
                        "Integrated Development Environment",
                        "Integrated Development Electronics"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Complete the following sentence:<br>“_________ is used for etching silicon dioxide during the fabrication processes.”",
                    "options": [
                        "BHF",
                        "Acetone",
                        "Isopropyl Alcohol"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "9": {
                    "question": "During the fabrication of interdigitated electrodes, which material is deposited before the deposition of a thick layer of gold for strong adhesion of gold to the substrate?",
                    "options": [
                        "Nickel",
                        "Platinum",
                        "Chrome"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "What is the optimum temperature and duration for curing the PDMS mold, as demonstrated during the lab session?",
                    "options": [
                        "70 degree centigrade for 1 hour",
                        "80 degree centigrade for 2 hours",
                        "70 degree centigrade for 2 hours",
                        "60 degree centigrade for 1 hour"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 5": {
                "1": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Silicon dioxide can act as a selective mask against diffusion at high temperatures.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "Considering COMSOL Multiphysics simulation, what should be the flow of the modelling ?<br>I.\tMake geometry<br>II.\tPost process results<br>III.\tAdd materials<br>IV.\tChoose type of study<br>V.\tApply physics conditions",
                    "options": [
                        "I, III, V, II, IV",
                        "I, III, V, IV, II",
                        "I, III, V, II, IV"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Complete the following statement:<br>“Miller indices describe the _________ of different crystal planes in the basic unit cell.”",
                    "options": [
                        "Flats",
                        "Phase",
                        "Orientation"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "Choose the correct statements with regards to thermal oxidation:<br>I. Room temperature silicon in air creates very thin layer of “native oxide”.<br>II. Dry oxidation is used for creating thicker oxide layers.<br>III. Wet oxidation is faster than dry oxidation.",
                    "options": [
                        "I and II",
                        "I and III",
                        "II and III",
                        "I, II and III"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Which of the following was responsible for converting linearly polarized light to circularly polarized light in an ellipsometer?",
                    "options": [
                        "Analyzer",
                        "Polarizer",
                        "Quarter wave plate"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "What is the angle between primary and secondary flats for  p-type silicon wafer?",
                    "options": [
                        "180 degree",
                        "90 degree",
                        "45 degree"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Evaporation and Sputtering are two different types of physical vapor deposition techniques.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Complete the following statement as discussed in lecture based on COMSOL Multiphysics:<br>“Shape memory alloy is a type of ___________ material.”",
                    "options": [
                        "Ferromagnetic",
                        "Ferroelastic",
                        "Ferroelectric"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "Evaluate whether the below statement is true or false:<br>“There is no secondary flat in  p-type silicon wafer.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "10": {
                    "question": "Choose the correct statements with regards to MQ-3 gas sensor:<br>I. It is based on the principle of redox reaction.<br>II. Tin oxide acts as the gas sensing layer.<br>III. Nickel chromium alloy is the heating element. IV. It is used for detecting methane.",
                    "options": [
                        "II and III",
                        "I, II and IV",
                        "I and III",
                        "I, II and III"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                }
            },
            "week 6": {
                "1": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Biosafety hood can be disinfected by UV or steam sterilization.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "2": {
                    "question": "Complete the following statement:<br>“In the fabrication process, acetone dip is performed to remove _________.”",
                    "options": [
                        "Gold",
                        "SiO2",
                        "Photoresist"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "Why additional signal conditioning circuit is needed in between temperature sensor and ADC?",
                    "options": [
                        "Signal conditioning circuit will improve sensitivity of Op amp.",
                        "Signal conditioning circuit will improve the power consumption.",
                        "Signal conditioning circuit will improve resolution (each level height)",
                        "Signal conditioning circuit will reduce hardware."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "Complete the following sentence:<br>“Spin-coated photoresist thickness is independent of _________.”",
                    "options": [
                        "Spin coater rotation speed",
                        "Coated primer",
                        "Spin coating time",
                        "Viscosity of photoresist"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Considering COMSOL Multiphysics simulation, what should be the flow of the modelling ?<br>I.\tMake geometry<br>II.\tPost process results<br>III.\tAdd materials<br>IV.\tChoose type of study<br>V.\tApply physics conditions",
                    "options": [
                        "I, III, V, II, IV",
                        "I, III, IV, V, II",
                        "I, III, V, IV, II"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "What is the angle between primary and secondary flats for  p-type silicon wafer?",
                    "options": [
                        "180 degree",
                        "90 degree",
                        "45 degree"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "Complete the following statement: “HEPA filter stands for _________.”",
                    "options": [
                        "Highly Efficient Particulate Assembly filter",
                        "High Efficient Pressure Assembly filter",
                        "High-Efficiency Particulate Air filter"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "What is the resolution of an 8-bit ADC working at a reference voltage of 3 V?",
                    "options": [
                        "0.5 V",
                        "11.72 V",
                        "12.5 V",
                        "0.0117 V",
                        "0.375 V",
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "Processes related to photolithography are mentioned below. Choose the proper order in which they will be performed:<br>I.\tSoft bake<br>II.\tPhotoresist coating<br>III.\tWafer Cleaning<br>IV.\tPrimer coating<br>V.\tExposure<br>VI.\tAlignment<br>VII.\tDevelopment<br>VIII.\tHard bake",
                    "options": [
                        "III – I – IV – II – V – VI – VII – VIII",
                        "III – IV – II – I – VI – V – VII – VIII",
                        "III – IV – I – II – VI – V – VII – VIII",
                        "III – IV – I – II – V – VI – VII – VIII"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "Evaluate whether the below statement is true or false:<br>“The ‘Class’ number of a clean room denotes the number of particles and people per cubic feet allowed inside the facility.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                }
            },
            "week 7": {
                "1": {
                    "question": "Which of the following gas is preferably used in the sputtering method?",
                    "options": [
                        "Nitrogen",
                        "Hydrogen",
                        "Argon"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Evaluate whether the following statement is True/False.<br>“Oxygen plasma activation and bonding can be used to bond a microfluidic membrane made from PDMS to a glass substrate.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "3": {
                    "question": "Complete the following sentence:<br>“DC sputtering is a commonly preferred physical vapour deposition technique. The target pallet present in the sputter system is kept at _________.”",
                    "options": [
                        "High positive bias with respect to the substrate chuck",
                        "High negative bias with respect to the substrate chuck",
                        "Same potential as the substrate chuck"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Which method is most preferable to deposit a thin film of titanium and molybdenum?",
                    "options": [
                        "Chemical vapour deposition",
                        "Thermal evaporation",
                        "Sputtering"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "5": {
                    "question": "Which polymer is widely used in the fabrication of microfluidic chips?",
                    "options": [
                        "PES - Polyethersulfone",
                        "PPSU - Polyphenylene sulfone",
                        "PETG - Polyethylene Terephthalate Glycol",
                        "PDMS - Polydimethylsiloxane"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "6": {
                    "question": "Quartz Crystal Micro-balance is used to:",
                    "options": [
                        "Measure the thickness of deposited layer.",
                        "Measure the thickness of the grown layer on the substrate.",
                        "Determine crystal orientation."
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "The term “Mean free path” can be defined as _________.",
                    "options": [
                        "Average distance travelled by the evaporated source to the substrate.",
                        "Distance travelled by a moving particle between two successive collisions.",
                        "Trajectory of the path followed by a free-moving particle."
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Why microfluidic devices are preferable to static systems for the determination of drug efficacy?",
                    "options": [
                        "In microfluidic devices, drugs can react to tissues easily",
                        "Both static systems and microfluidic devices give the same result, so both are equivalent.",
                        "Human body is a dynamic system, and microfluidic devices can replicate it.",
                        "Microfluidic devices are cheaper than static systems."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "Thermal evaporation-based thin film deposition is one of the most common Physical Vapor Deposition (PVD) techniques. Which of the following statement does not hold for thermal evaporation?",
                    "options": [
                        "Before evaporation, the chamber is evacuated to remove the gas particles that help to increase the mean free path of evaporated particles.",
                        "The materials with high melting points are difficult to be deposited.",
                        "Inert gas is not supplied to the chamber to get higher throughput.",
                        "None of these"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "10": {
                    "question": "Evaluate whether the following statement is True or False.<br>“All the four channels in the multichannel peristaltic pump can circulate or flow liquid at the same flow rate only.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                }
            },
            "week 8": {
                "1": {
                    "question": "Which of the following can be used to improve the adhesion of photoresist on deposited nitride layer ?",
                    "options": [
                        "Polydimethylsiloxane",
                        "Hexamethyldiazo-silizane",
                        "Hexamethyldisilazane"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Which of the following process parameters influence thickness of film deposited by spin coating?",
                    "options": [
                        "Spin duration",
                        "Only a",
                        "Both a & b"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "Which alloy (smart material) was used for Shape Memory Alloy?",
                    "options": [
                        "HMDS",
                        "Nitinol",
                        "Nichrome",
                        "Alnico"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "State whether the following statement is True/False:<br>“Xylene is used for the deparaffinising of tissues.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "Complete the following sentence.<br>“Transition states of shape memory alloy actuators such as nitinol are _________.”",
                    "options": [
                        "Martensite and bainite phase",
                        "Bainite and pearlite phase",
                        "Austenite and martensite phase"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Why are SMA called smart memory alloys?",
                    "options": [
                        "SMA regains its resistance when exposed to heat.",
                        "SMA regains its electrical properties when exposed to heat.",
                        "SMA regains its thermal conductivity when heated at a specific temperature.",
                        "SMA regains its shape when heated."
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "Identify the type of photoresist used in the process.",
                    "options": [
                        "Positive photoresist",
                        "Negative photoresist"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w8q7",
                    "answer": "1"
                },
                "8": {
                    "question": "What is the purpose of performing a dehydration bake?",
                    "options": [
                        "To remove sodium ion contamination generated by touching the wafer with a bare hand.",
                        "To speed up photoresist coating.",
                        "To remove moisture after the wafer cleaning process.",
                        "To replace soft bake and hard bake."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "Check if the statement is true or false:<br>“The photomask defect shown in the below figure is a chrome spot.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w8q9",
                    "answer": "1"
                },
                "10": {
                    "question": "Which of the following are the basic components of a Photoresist (PR)?<br>(A) Solvent (B) Developer (C) Sensitizer (D) Metal nanoparticles (E) Base material",
                    "options": [
                        "A, B, C, D, E",
                        "A, B, D",
                        "A, C, E",
                        "A, C, D"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 9": {
                "1": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Temperature and humidity are the controlling parameters in a cleanroom, which needs to be maintained and monitored.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "Which of the following is the expression of Boyle’s Law?",
                    "options": [
                        "PV=nRT",
                        "PV=const",
                        "P/T= const",
                        "V/T= const"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Complete the following sentence:<br>“Cleanrooms are classified by the amount of _________ size particles in one _________ of air.”",
                    "options": [
                        "nano, cubic foot",
                        "micron, cubic meter",
                        "nano, cubic meter",
                        "micron, cubic foot"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "4": {
                    "question": "Unipolar and Bipolar stepper motors come under which classification category?",
                    "options": [
                        "classification based on the type of rotor",
                        "classification based on the kind of winding",
                        "classification based on the kind of polarity"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Evaluate whether the below statement is true or false:<br>“In VOC or gas sensors, we prefer a sensing layer made of nanostructure materials because they have higher sensitivity at lowered room temperature due to a lower surface-to-volume ratio than thin films.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "Mention the mandatory PPEs to be worn while working on a wet bench inside a cleanroom:",
                    "options": [
                        "Lab shoes",
                        "Aprons",
                        "Appropriate gloves",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "Evaluate whether the following statement is True/False:<br>“ISO 5 clean rooms are much cleaner than ISO 8 clean rooms.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Complete the following:<br>“The study of cells and their structures is known as _________.”",
                    "options": [
                        "Histology",
                        "Immunology",
                        "Cytology"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "A stepper motor has 240 poles. The step angle is given by:",
                    "options": [
                        "1.8 degree",
                        "1.5 degree",
                        "1.2 degree"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "Which of the following statements regarding cleanroom protocol is not true?",
                    "options": [
                        "Do not enter the clean room wearing loose clothes.",
                        "Removing gloves and face masks for any clean room garments is prohibited in the clean room and should only be removed in the gowning area of the cleanroom.",
                        "The de-gowning process goes in reverse order compared to the gowning process.",
                        "Applying makeup in a clean room is also prohibited, as makeup is a huge source of contamination.",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "4"
                }
            },
            "week 10": {
                "1": {
                    "question": "Which amongst the following is used as a photoresist stripper?",
                    "options": [
                        "Ethanol",
                        "BHF",
                        "Isopropyl alcohol",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "2": {
                    "question": "HMI was introduced as the control for the Thermal/E-beam evaporator system. What does HMI mean?",
                    "options": [
                        "High Maintenance Interface",
                        "Human Machine Interface",
                        "Heavy Machine Interface"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Which properties of breast tissues have been characterized using the fabricated piezoresistive microcantilever?",
                    "options": [
                        "Electrical",
                        "Mechanical",
                        "Both Electrical and Mechanical"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Complete the following statement.<br>“The microsensor with _________ is used for characterizing the electrical properties of the breast tissues using impedance measurements.”",
                    "options": [
                        "Microheater",
                        "Cantilever",
                        "SU-8 well",
                        "Interdigitated electrodes"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "5": {
                    "question": "Which material is used as base material to provide better adhesion to gold film during the fabrication of interdigitated electrodes?",
                    "options": [
                        "Nickel",
                        "Tungsten",
                        "Silver",
                        "Chromium"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "6": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Breast cancer is the second largest cause of cancer-related female deaths in the world accounting for 12 % amongst all cancers.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "During photolithography, soft bake and hard bake are performed at which temperatures in general?",
                    "options": [
                        "90°C and 110°C",
                        "110°C and 90°C",
                        "120°C and 90°C",
                        "90°C and 120°C"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "8": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Turbo molecular pump is used to provide the initial vacuum in the physical deposition system demonstrated in the lecture video.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "What is the reason for using PECVD for depositing silicon dioxide during the fabrication of Piezoresistive microcantilever?",
                    "options": [
                        "Easy process",
                        "Less time-consuming process",
                        "Low temperature process"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "For the interdigitated electrode-based electrical characterization of breast cancer tissues, SU8 photoresist was used in the process flow. Which of the following holds TRUE for SU-8?",
                    "options": [
                        "SU-8 is a positive photoresist.",
                        "SU-8 is a negative photoresist.",
                        "SU-8 is used for photoresist adhesion to the substrate."
                    ],
                    "isImgExist": false,
                    "answer": "1"
                }
            },
            "week 11": {
                "1": {
                    "question": "Evaluate whether the statement is true or false:<br>“Strain gauge is a passive device that converts an electrical signal into a change of resistance.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "2": {
                    "question": "Choose one option that best suits SU8 photoresist:",
                    "options": [
                        "Spin coat → soft bake @90 degC → UV exposure → Hard bake @120 degC",
                        "Spin coat → soft bake @120 degC → UV exposure → Hard bake @90 degC",
                        "Spin coat → soft bake @65 degC → UV exposure → Hard bake @95 degC",
                        "Spin coat → soft bake @95 degC → UV exposure → Hard bake @65 degC"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "Complete the following statement: “PEDOT: PSS is a _________, which was used to make piezo resistor during the fabrication of flexible sensor.”",
                    "options": [
                        "Semiconducting material",
                        "Non-conducting polymer",
                        "Conducting polymer"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "Complete the following statement: “In photolithography, when we use a bright field mask and when there is a positive photoresist, the area which is not exposed to UV light will _________.”",
                    "options": [
                        "Get stronger",
                        "Have no effect",
                        "Get weaker"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "Which technique makes a 3D model from a 2D drawing in Autodesk Inventor?",
                    "options": [
                        "Protrusion",
                        "Elongation",
                        "Extrusion"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Argon gas is used in the sputtering process. What is the reason behind this?",
                    "options": [
                        "Argon is chemically inert and prevents surface oxidation or any unwanted reaction.",
                        "Argon is a heavier molecule, and this facilitates faster surface modification.",
                        "Argon is relatively cheaper when compared to lighter noble gases.",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "Evaluate whether the below statement is true or false:<br>“Thermal and e-beam evaporation are physical vapor deposition (PVD) techniques.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Complete the following sentence:<br>“The CAD software demonstrated in the 3D-modelling session was _________.”",
                    "options": [
                        "FUSION 360",
                        "INVENTOR",
                        "REVIT"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "When a flexible sensor was fabricated for phenotyping tissue properties, which technique was used for PDMS deposition on the substrate?",
                    "options": [
                        "Electrospinning",
                        "Physical vapor deposition",
                        "Spin coating"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "What is the use of a high vacuum in the chamber while performing physical vapor deposition (PVD)?",
                    "options": [
                        "To increase the mean free path",
                        "To decrease the mean free path",
                        "To increase the deposition rate"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            },
            "week 12": {
                "1": {
                    "question": "Why do biosensors have microheaters beneath Interdigitated electrodes (IDEs)?",
                    "options": [
                        "To increase the sensitivity of biosensors.",
                        "Matrigel is only stable at elevated temperatures.",
                        "To maintain normal human body temperature on the chip."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Gold (Au) and platinum (Pt) interdigitated electrodes have a thin layer of chromium (Cr) or titanium (Ti) deposited beneath the electrodes. Why is this done?",
                    "options": [
                        "This prevents Au or Pt from reacting with the oxide below.",
                        "This reduces the cost and usage of metals like Au/Pt",
                        "Metals like Au/Pt have poor adhesion to oxide, and a thin layer of Cr/Ti improves the adhesion."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "In FDM-based 3D printing, FDM is the acronym for _________",
                    "options": [
                        "Fusion Deposition Method",
                        "Fused Depletion Modeling",
                        "Fused Deposition Modeling"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "Which type of 3D-printing technique requires the use of UV light?",
                    "options": [
                        "Fused Deposition Modeling",
                        "Metal Jetting",
                        "Laminated Object Manufacturing"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Evaluate whether the following statement is True/False:<br>“Polyvinyl Alcohol (PVA) is a water-soluble 3D printing material.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "6": {
                    "question": "Which properties were measured using an ETM sensor for phenotyping of breast cancer tissue?",
                    "options": [
                        "capacitance, elasticity, specific heat",
                        "resistance, elasticity, thermal conductivity",
                        "capacitance, viscosity, thermal conductivity",
                        "resistance, viscosity, specific heat"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "Complete the following statement:<br>“_________ is the screening test for breast cancer.”",
                    "options": [
                        "Electrocardiography",
                        "Mammography",
                        "Positron Emission Tomography"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Evaluate whether the statement is true or false:<br>“Stage 1 is considered as the early stage of invasive breast cancer.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "9": {
                    "question": "Evaluate whether the statement is true or false:<br>“SLA is a 3D printing technology that builds parts by extruding melted plastic onto the build plate one layer at a time.”",
                    "options": [
                        "True",
                        "False"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "Complete the following sentence:<br>“_________ is the most widely used 3D printing technology due to the low cost of machine and maintenance.”",
                    "options": [
                        "SLS",
                        "SLA",
                        "FDM"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            }
        }
    },
    {
        "name": "Digital Vlsi System",
        "mcq":{
            "week 1": {
                "1": {
                    "question": "What problem arises when different parts of a chip are heated differently?",
                    "options": [
                        "Two lines might get shorted, giving rise to bridging fault",
                        "A line might get open, resulting in logic high or high impedance point",
                        "Different delay behavior of the regions might lead to timing errors",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "What does the 'Rule of Ten' imply in IC testing?",
                    "options": [
                        "Fault coverage improves tenfold with better tests",
                        "Cost to detect a fault increases tenfold at higher levels",
                        "Yield increases by 10% with improved testing",
                        "Testing time decreases by a factor of 10"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "What is the basic difference between verification and testing?",
                    "options": [
                        "Verification targets packaging errors and corrections are made after packaging while Testing is a pre-fabrication process which targets design errors",
                        "Verification and testing are the same process",
                        "Verification and testing are both done after fabrication where verification addresses packaging problems and testing addresses wafer problems",
                        "Verification targets design errors and corrections are made prior to fabrication while Testing is a post-fabrication process which targets the faults introduced during the manufacturing"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "4": {
                    "question": "In a system level operation, the system availability is given as 0.9846. The mean time between failure is given as 105 hours. What is the mean time to failure of that system?",
                    "options": [
                        "0.64 hours",
                        "1.64 hours",
                        "2.64 hours",
                        "3.64 hours"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "A 64 bit word consists of",
                    "options": [
                        "4 bits",
                        "4 bytes",
                        "8 bytes",
                        "8 bits"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Given a multiple fault model circuit has 6 possible fault sites. Each fault can be of 3 types. What is the number of multiple faults according to this fault model?",
                    "options": [
                        "255",
                        "511",
                        "1023",
                        "4095"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "Which test approach targets hard to test portions of a chip? A type of memory in which access time depends on memory location",
                    "options": [
                        "Built-In Self Test (BIST)",
                        "Ad-hoc techniques",
                        "Boundary scan",
                        "Scan design"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Which test pattern generation method is impractical for large circuits?",
                    "options": [
                        "Functional testing",
                        "Exhaustive testing",
                        "Ad hoc testing",
                        "Boundary scan"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "9": {
                    "question": "If the output $Y_1$ (from the AND gate) is stuck-at-0 (SA0), which of the following input vectors will result in an incorrect output Y?",
                    "options": [
                        "A=1, B=1, C=0",
                        "A=0, B=1, C=1",
                        "A=1, B=0, C=1",
                        "A=0, B=0, C=0"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w1q9",
                    "answer": "0"
                },
                "10": {
                    "question": "Which of the following is NOT a common transistor fault?",
                    "options": [
                        "Stack-open",
                        "Stack-short",
                        "Bridging fault",
                        "Voltage saturation fault"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "11": {
                    "question": "Map the relevant elements of the following columns.",
                    "table": {  
                        "W: pattern sensitivity fault": "P: cumulative propagation delay through the circuit",
                        "X: crosstalk": "Q: transitioning contents of one memory cell causes change in the contents of another memory cell",
                        "Y: coupling fault": "R: contents of a memory cell is affected by contents of neighboring cell",
                        "Z: path delay fault": "S: between two parallel lines, value of one line is affecting the other"
                    },
                    "options": [
                        "W-R, X-Q, Y-S, Z-P",
                        "W-S, X-R, Y-P, Z-Q",
                        "W-Q, X-S, Y-R, Z-P",
                        "W-P, X-Q, Y-S, Z-R"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "12": {
                    "question": "A PCB contains 40 chips, each with 90% fault coverage and 90% yield. What is the reject rate for the PCB?",
                    "options": [
                        "41.9%",
                        "58.1%",
                        "9%",
                        "4.19%"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "13": {
                    "question": "A system has a Mean Time Between Failures (MTBF) of 1000 hours and a Mean Time to Repair (MTTR) of 2 hours. What is the system availability?",
                    "options": [
                        "0.998",
                        "0.999",
                        "0.9998",
                        "0.9999"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "14": {
                    "question": "In the context of testability, what does SCOAP stand for?",
                    "options": [
                        "Simulation of Circuits for Observation and Propagation",
                        "Sandia Controllability/Observability Analysis Program",
                        "Systemic Control and Output Analysis Procedure",
                        "Standard Circuit Observation and Analysis Program"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "15": {
                    "question": "A manufacturing process produces 10,000 chips, of which 9,500 are acceptable. What is the yield of the process?",
                    "options": [
                        "90%",
                        "92.5%",
                        "95%",
                        "97.5%"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 2": {
                "1": {
                    "question": "Which of the following design supports level sensitive operation in normal mode and edge sensitive operation in test mode?",
                    "options": [
                        "A.",
                        "B.",
                        "Both of the above",
                        "None of the above"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w2q1" ,
                    "answer": "1"
                },
                "2": {
                    "question": "If a specific design philosophy does not support flip-flop based design, which scan cell design technique do we use?",
                    "options": [
                        "Muxed D scan cell",
                        "Clocked scan cell",
                        "Level sensitive latch based design",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "In clocked-scan cell, the data clock is used in",
                    "options": [
                        "(A) Normal operation only",
                        "(B) Capture only",
                        "(C) Normal operation and capture",
                        "(D) Scan and capture"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "In level sensitive scan design (LSSD), the scan enable signal is inactive (0) during:",
                    "options": [
                        "(A) Shift mode only",
                        "(B) Capture mode only",
                        "(C) Both normal and capture mode",
                        "(D) None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "5": {
                    "question": "If Test Mode (TM) pin is made high and Select (SE) pin is made low, what will be the mode of operation?",
                    "options": [
                        "Normal",
                        "Shift",
                        "Capture",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "6": {
                    "question": "Fault coverage is directly proportional to",
                    "options": [
                        "(A) Number of detected faults",
                        "(B) Total number of faults",
                        "(C) Number of redundant faults",
                        "(D) None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "In partial-scan design, what effect does splitting the single clock into two separate clocks have?",
                    "options": [
                        "(A) It reduces the scan chain complexity",
                        "(B) It simplifies the test generation process",
                        "(C) It increases the complexity of routing during physical implementation",
                        "(D) It eliminates the need for scan cells"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "Find the sequential depth of the following design.",
                    "options": [
                        "2",
                        "3",
                        "4",
                        "5"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w2q8",
                    "answer": "2"
                },
                "9": {
                    "question": "Equivalent faults have same output for",
                    "options": [
                        "(A) All input patterns",
                        "(B) One input pattern",
                        "(C) At least two input patterns",
                        "(D) None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "10": {
                    "question": "Match the columns according to relevance.",
                    "table": {
                        "(p) Scan reordering": "(i) Putting the functionally equivalent scan cells in place of the original storage elements",
                        "(q) Scan configuration": "(ii) Putting all the scan cells together to form a single chain",
                        "(r) Scan stitching": "(iii) Putting all the scan cells together to form a single chain",
                        "(s) Scan replacement": "(iv) Choosing what type of scan cell to use and which scan cells to remove"
                    },
                    "options": [
                        "p-i, q-iv, r-ii, s-iii",
                        "p-iii, q-ii, r-iv, s-i",
                        "p-iii, q-iv, r-ii, s-i",
                        "p-i, q-ii, r-iii, s-iv"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 3": {
                "1": {
                    "question": "For a certain delay model, it is required to have a minimum duration of input pulse to register the switching at the output. Identify the delay model.",
                    "options": [
                        "Inertial delay",
                        "Transport delay",
                        "Wire delay",
                        "Function element delay"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "How many entries a truth table will have for a multi valued logic evaluation, provided that we are using 5-symbol logic system and 4-input logic element?",
                    "options": [
                        "2<sup>8</sup>",
                        "2<sup>12</sup>",
                        "2<sup>16</sup>",
                        "2<sup>20</sup>"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "A logic gate (G) is driven by 4 other logic gates (P, Q, R, S) which are assigned with 32, 34, 35, 36 logic levels respectively. Determine the logic level to be assigned to G.",
                    "options": [
                        "31",
                        "33",
                        "35",
                        "37"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "4": {
                    "question": "The controlling and inversion values of AND gate are",
                    "options": [
                        "0, 0",
                        "0, 1",
                        "1, 0",
                        "1, 1"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "Identify the incorrect statement.",
                    "options": [
                        "Compiled codes are efficient on high switching activity circuits where as event driven codes are used on low switching activity circuits.",
                        "Compiled code can detect hazards while event driven code cannot",
                        "Compiled codes uses cycle based simulation and can be done parallely",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "Identify the following 6-valued logic hazards in the given order. <br> 110, 101, 010, 011",
                    "options": [
                        "Rise transition, Static 1 hazard, Static 0 hazard, Fall transition",
                        "Rise transition, Static 0 hazard, Static 1 hazard, Fall transition",
                        "Fall transition, Static 0 hazard, Static 1 hazard, Rise transition",
                        "Fall transition, Static 1 hazard, Static 0 hazard, Rise transition"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "In a two-input AND gate, one input is 1. Assuming that the inertial delay of the gate is 5ns. If the other input makes transitions $1 \rightarrow 0 \rightarrow 1$ twice with durations 3ns and 10ns respectively, the number of output transitions will be",
                    "options": [
                        "1",
                        "2",
                        "0",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Select the correct statement regarding fault simulation:",
                    "options": [
                        "Parallel fault simulation tries to detect multiple faults for same pattern",
                        "Parallel pattern single fault simulation tries to detect multiple patterns for same fault",
                        "Parallel fault simulation is only applicable for unit or zero delay models",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "9": {
                    "question": "Following the fault list propagation rule, determine the fault set of node M for the following AND gate.",
                    "options": [
                        "{A/0, B/1, C/0, F/1, H/0, M/1}",
                        "{A/0, B/1, C/0, M/1}",
                        "{F/1, H/0, M/1}",
                        "None of the above"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w3q9",
                    "answer": "2"
                },
                "10": {
                    "question": "Match the columns regarding concurrent fault simulations.",
                    "table": {
                        "p) Coverage": "i) Affects both good and bad gates",
                        "q) Divrge": "ii) Event occuring in faulty circuit",
                        "r) Good event": "iii) Addition of new bad gate",
                        "s) Bad event": "iv) Removal of bad gates whose I/O is same as corresponding good gates"
                    },
                    "options": [
                        "p-i, q-ii, r-iv, s-iii",
                        "p-iv, q-iii, r-i, s-ii",
                        "p-iii, q-iv, r-i, s-ii",
                        "p-ii, q-i, r-iii, s-iv"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "11": {
                    "question": "Among deductive fault simulation, differential fault simulation and concurrent fault simulation arrange them in increasing order of their respective speed.",
                    "options": [
                        "Deductive < Differential < Concurrent",
                        "Deductive < Concurrent < Differential",                        
                        "Concurrent < Deductive < Differential",
                        "Concurrent < Differential < Deductive"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "Among parallel fault simulation, differential fault simulation and concurrent fault simulation, arrange them in increasing order of their respective memory requirement.",
                    "options": [
                        "Parallel < Concurrent < Differential",
                        "Differential < Parallel < Concurrent",
                        "Parallel < Differential < Concurrent",
                        "Differential < Concurrent < Parallel"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "13": {
                    "question": "For a 3 input AND gate with inputs x, y, z and output o, the fault o s-a-0 is equivalent to:",
                    "options": [
                        "x s-a-0",
                        "y s-a-0",
                        "z s-a-0",
                        "All of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "14": {
                    "question": "In a static-0 hazard, the final logic level is:",
                    "options": [
                        "0",
                        "1",
                        "0 or 1",
                        "1 followed by 0"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            },
            "week 4": {
                "1": {
                    "question": "In a combinational circuit with multiple outputs, a maximum of 5 primary inputs of can lead to one output. What is the detection probability of the most difficult detectable fault?",
                    "options": [
                        "0.125",
                        "0.0625",
                        "0.03125",
                        "0"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Use Boolean difference method to find out the input patterns that can detect the stuck at 0 fault at node Z.",
                    "options": [
                        "001",
                        "011",
                        "101",
                        "All of the above"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w4q2",
                    "answer": "3"
                },
                "3": {
                    "question": "From the following circuit, Identify the gates that represents D-frontier and J-frontier.",
                    "options": [
                        "Q and S are D-frontier, P and R are J-frontier",
                        "P and R are D-frontier, Q and S are J-frontier",
                        "P and S are D-frontier, Q and R are J-frontier",
                        "Q and R are D-frontier, P and S are J-frontier"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w4q3",
                    "answer": "0"
                },
                "4": {
                    "question": "Find the test patterns to detect the stuck-at-1 faults at X and Y in the following circuit.",
                    "options": [
                        "X: 101 and Y: 011",
                        "X: 001 and Y: 110",
                        "X: Untestable and Y: 111",
                        "Both X and Y are untestable"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w4q4",
                    "answer": "2"
                },
                "5": {
                    "question": "Read the following statements and find out the pattern generation techniques for fanout free circuit described by these statements in the given order:<br>p) Capable of accomplishing multiple objectives<br>q) Uses both D-frontier and J-frontier<br>r) Can backtrack but does not use J-frontier",
                    "options": [
                        "D-algorithm, PODEM, FAN",
                        "PODEM, D-algorithm, FAN",
                        "FAN, D-algorithm, PODEM",
                        "FAN, PODEM, D-algorithm"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "A circuit has a node K. E(K) represents the set of unexcitable faults for a particular value of K. O(K) represents the set of unobservable faults for a particular value of K. Select the expression that describes the set of undetectable faults.",
                    "options": [
                        "(E(K=1) ∩ O(K=1)) ∪ (E(K=0) ∩ O(K=0))",
                        "(E(K=1) ∪ O(K=1)) ∩ (E(K=0) ∪ O(K=0))",
                        "(E(K=1) ∩ O(K=0)) ∪ (E(K=0) ∩ O(K=1))",
                        "(E(K=1) ∪ O(K=0)) ∩ (E(K=0) ∪ O(K=1))"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "Perform uniform crossover on the following parent chromosomes and find out the child chromosomes.<br>Mask = 001100010<br>Parent-1 # 1010111001<br>Parent-2 # 1100011101",
                    "options": [
                        "Child 1 # 10000110011 and Child 2 # 1110011111",
                        "Child 1 # 1000011011 and Child 2 # 1110011101",
                        "Child 1 # 1000011001 and Child 2 # 1110011101",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "Select the correct statement regarding Genetic Algorithm",
                    "options": [
                        "Smaller generation gap requires a greater number of generations to reach a satisfactory solution",
                        "For a larger population, a greater number of generations are needed",
                        "Mutation rate is kept low at the start to avoid complete random search",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "9": {
                    "question": "Suppose, there are three chromosomes A,B and C with fitness values of 68, 20 and 15 respectively. If higher fitness value is considered as better. select the incorrect statement regarding the chromosome selection procedure.",
                    "options": [
                        "If we use Roulette Wheel Selection method, A will have the highest chance to be selected.",
                        "If we use Tournament Selection method, A will be selected.",
                        "If we use Roulette Wheel Selection method, C will never be chosen.",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "An aborted fault is",
                    "options": [
                        "Untestable",
                        "Testable",
                        "Either testable or untestable",
                        "Crushed ATPG"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "11": {
                    "question": "In pseudo-exhaustive testing, a testable fault",
                    "options": [
                        "Definitely testable",
                        "May not be testable",
                        "Gets aliased with many more",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "12": {
                    "question": "For test pattern generation of function f using Boolean difference method, to generate test patterns for circuit line $\\alpha$ s-a-1, the quantity $df/d\\alpha$ should be multiplied by:",
                    "options": [
                        "$\\alpha'$",
                        "$\\alpha$",
                        "Either $\\alpha$ or $\\alpha'$",
                        "Both $\\alpha$ and $\\alpha'$"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            },
            "week 5": {
                "1": {
                    "question": "Why do we need two vectors to detect path delay faults?",
                    "options": [
                        "One vector is for exciting the fault, another is for propagating the fault",
                        "One vector is for rising transition, another is for falling transition",
                        "One vector is for initialization, another is for launch & capture of the fault",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "According to the value criteria for a robust testable path (P), if the on-input of P undergoes a transition of controlling to non-controlling value, then for the off-input of P:",
                    "options": [
                        "The first vector must be a non-controlling value while the second vector can be X",
                        "The first vector can be X while the second vector must be a non-controlling value",
                        "The first vector must be a controlling value while the second vector can be X",
                        "The first vector can be X while the second vector must be a controlling value"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Find the output of the following circuit using the 5-value logic system shown in ATPG for path delay faults.",
                    "options": [
                        "S0",
                        "S1",
                        "XX",
                        "U0",
                        "U1"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w5q3",
                    "answer": "0"
                },
                "4": {
                    "question": "A slow-to-fall (STF) transition fault at node z can be modeled by:",
                    "options": [
                        "Exciting z/1 in the first time-frame and exciting z/0 in the second time frame",
                        "Exciting z/0 in the first time-frame and exciting z/1 in the second time frame",
                        "Exciting z/1 in both the time-frames",
                        "Exciting z/0 in both the time-frames"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "The output of a NAND gate and the output of a NOR gate has an x DOM1 y bridging fault where x and y are the outputs of the NAND and NOR gate respectively. Given that the NAND gate has two inputs (a,b), whereas, the NOR gate has two inputs (c,d). If the value of y is 1, which of the following input combination was applied?",
                    "options": [
                        "a=0, b=1, c=1, d=0",
                        "a=1, b=0, c=0, d=0",
                        "a=1, b=1, c=0, d=1",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "6": {
                    "question": "Choose the relevant statement about N_detect ATPG.",
                    "options": [
                        "Fault coverage remains the same",
                        "Defect coverage increases",
                        "By changing the fault dropping criteria, normal ATPG can be converted into N_detect ATPG",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "7": {
                    "question": "Select the correct BIST categories which are best described by the following statements:<br>i) Circuit operation is in idle mode while analysis is in progress<br>ii) Circuit operation is in normal mode while analysis is in progress<br>iii) Circuit operation is suspended while analysis is in progress",
                    "options": [
                        "Non-concurrent online BIST, Concurrent online BIST, Offline BIST",
                        "Concurrent online BIST, Non-concurrent online BIST, Offline BIST",
                        "Offline BIST, Non-concurrent online BIST, Concurrent online BIST",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "For the following LFSR, find out the time period (T) if the initial output of the D-flipflops is 0001 (MSB is the output of left-most D-flipflop)",
                    "options": [
                        "4",
                        "8",
                        "6",
                        "12"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w5q8",
                    "answer": "2"
                },
                "9": {
                    "question": "Select the correct statement about LFSR.",
                    "options": [
                        "XOR gates are placed between the flipflops in case of modular LFSR",
                        "Complete LFSR is capable of coming out of all zero state",
                        "An n degree polynomial LFSR can be called a primitive LFSR if its time period is 2^n",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "10": {
                    "question": "If n is the total number of inputs and w represents the width for which exhaustiveness is needed, then for which of the values of n and w, a combined LFSR/SR will be effective?",
                    "options": [
                        "n=20, w=17",
                        "n=20, w=5",
                        "n=20, w=13",
                        "n=10, w=7"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "11": {
                    "question": "In BILST, to introduce a 0-control point for X-bounding, the gate to be used is",
                    "options": [
                        "AND",
                        "NOR",
                        "NAND",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "For a k-bit LFSR, the highest degree term in its characteristic polynomial has degree",
                    "options": [
                        "k",
                        "k-1",
                        "k+1",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "13": {
                    "question": "In BIST (Built-In Self-Test), to introduce a 0-control point for X-bounding, the gate to be used is:",
                    "options": [
                        "AND",
                        "OR",
                        "NAND",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "14": {
                    "question": "If the highest degree term in the characteristic polynomial of a Linear Feedback Shift Register (LFSR) is x⁵, the size of the LFSR is:",
                    "options": [
                        "4",
                        "5",
                        "6",
                        "3"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                }
            },
            "week 6": {
                "1": {
                    "question": "Which of the following architectures uses external scan chain in addition to the internal scan chain?",
                    "options": [
                        "Centralised and separate board level BIST",
                        "Built-in evaluation and self-test",
                        "LSSD on-chip self-test",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Which of the following architecture is applicable exclusively for circuits that can be partitioned into independent modules?",
                    "options": [
                        "Circular self-test path",
                        "Built-in logic block observer",
                        "Self-testing using MISR and parallel SRSG",
                        "LSSD on-chip self-test"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "Which of the following operation mode of Built-In Logic Block Observer is also known as BIST mode?",
                    "options": [
                        "Normal mode",
                        "Scan mode",
                        "Mixed Test Generation and Signature Analysis",
                        "Reset"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "4": {
                    "question": "Which of the following decompression technique exploits the high correlation between the specified bits?",
                    "options": [
                        "Combinational Linear Decompression",
                        "Fixed Length Sequential Linear Decompression",
                        "Variable Length Sequential Linear Decompression",
                        "Combined Linear and Non-linear Decompression"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "5": {
                    "question": "Given a test pattern 1XX001X, where 'X' represents don't care bit. Fill the don't cares in such a way that it produces the most efficient code word when we use Golomb code based test stimulus compression.",
                    "options": [
                        "1110011",
                        "1000010",
                        "1010011",
                        "1010011"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "Find out the configurations for the following scan chains if it undergoes reconfiguration broadcast scan.",
                    "options": [
                        "1->{1,2,4}, 2->{3,6}, 3->{5}",
                        "1->{1,5,6}, 2->{2,3}, 3->{4}",
                        "1->{1,6}, 2->{2,5}, 3->{3}",
                        "1->{1,6}, 2->{2,4,5}, 3->{3}"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "For a test set of 14 patterns, what will be the number of outputs after zero-aliasing linear compaction?",
                    "options": [
                        "3",
                        "4",
                        "5",
                        "6"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "In a test compaction technique, there are 1355 input patterns and each input patterns are 42 bit long. Whereas, the output has 1250 output patterns and each output patterns are 37 bit long. Identify the compaction technique used here.",
                    "options": [
                        "Space compaction",
                        "Time compaction",
                        "Time and space compaction",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "9": {
                    "question": "Errors from 1,2 or any odd number of scan chains at the same scan-out cycle are guaranteed to produce errors at the X-compactor output at that scan-out cycle if -",
                    "options": [
                        "Every row of the X-compactor matrix is nonzero",
                        "Every row of the X-compactor matrix is distinct",
                        "Every row of the X-compactor matrix contains an odd number of '1's",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "Which space compaction technique may result in fault coverage loss and may add up area overhead?",
                    "options": [
                        "Zero aliasing linear compaction",
                        "X-compact",
                        "X-blocking",
                        "X-masking"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "11": {
                    "question": "Compression achieved by Huffman code and fixed-length code will always be same if the types of symbols present is equal to",
                    "options": [
                        "2",
                        "3",
                        "10",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "12": {
                    "question": "In run-length encoding, better compression can be achieved if there are",
                    "options": [
                        "Large number of small runs",
                        "Large number of large runs",
                        "Small number of large runs",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "13": {
                    "question": "While constructing a Huffman encoding tree, assuming that the root is at level-0 and the total number of levels is 4, at which level will the symbol with the highest frequency be placed?",
                    "options": [
                        "0",
                        "1",
                        "4",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "14": {
                    "question": "Run-length encoding can be applied to runs of:",
                    "options": [
                        "Only repeated characters",
                        "Only numerical values",
                        "Any repeating symbols or patterns",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 7": {
                "1": {
                    "question": "Power dissipation in test mode is much higher than normal mode. This is because –",
                    "options": [
                        "Patterns that targets high fault coverage are highly uncorrelated, which in turn causes high switching activity in the CUT",
                        "Parallel testing of SOC is adopted for the reduction of test application time",
                        "In test mode, there are additional modules or circuit elements as compared to normal mode",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "2": {
                    "question": "Which of the following techniques can help in reducing both test power and test data volume in BIST?",
                    "options": [
                        "Test pattern compression",
                        "Low transition test pattern generation",
                        "Scan chain ordering optimization",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "3": {
                    "question": "Which of the following parameters need exclusive simulation of the CUT in order to be calculated?",
                    "options": [
                        "Golomb code",
                        "Switching Activity",
                        "Weighted transition metric",
                        "None of the given options."
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Consider a stuck-at fault testing of node E for the following circuit -\nWhich of the following patterns (arranged as ABCD) will be applied if we use a BIST that uses reseeding LFSR?",
                    "options": [
                        "1100 and 1010",
                        "1001 and 0110",
                        "0010 and 1101",
                        "0111 and 1111"
                    ],
                    "isImgExist": true,
                    "imgLoc":"w7q4",
                    "answer": "0"
                },
                "5": {
                    "question": "A scan chain consisting of scan-flipflops F1, F2, and F3 undergo a total number of 6 transitions when we shift the pattern 101 into the scan chain. Which of the following flip-flop order will result in a minimum number of transitions if we apply the scan cell reordering technique?",
                    "options": [
                        "F2->F1->F3",
                        "F3->F2->F1",
                        "F1->F3->F2",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Choose the relevant statement about N_detect ATPG.",
                    "options": [
                        "Fault coverage remains the same",
                        "Defect coverage increases",
                        "By changing the fault dropping criteria, normal ATPG can be converted into N_detect ATPG",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "7": {
                    "question": "Which of the following is an incorrect statement regarding scan cell ordering techniques used in scan-based testing?",
                    "options": [
                        "It helps in reducing the weighted transition metric (WTM)",
                        "It has no impact on test power consumption",
                        "It can lead to reduced dynamic power dissipation during testing",
                        "It aims to minimize switching activity between adjacent scan flip-flops"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "8": {
                    "question": "Select the incorrect statement about Best Primary Input Change (BPIC) time.",
                    "options": [
                        "BPIC time depends on the size of the test patterns",
                        "BPIC time depends on the values of the test patterns",
                        "BPIC computation time does not get affected by larger circuits",
                        "It prefers test set independent strategies"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "9": {
                    "question": "For the scan vector “00001”, weighted transitions is equal to",
                    "options": [
                        "4",
                        "1",
                        "3",
                        "6"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "10": {
                    "question": "In a scan chain of length 8, if a clash occurs, the number of transitions created by the clash is:",
                    "options": [
                        "0",
                        "1",
                        "7",
                        "8"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "11": {
                    "question": "A three-input XOR gate has inputs A, B, C. If the values of the three inputs are incremented from ABC = 000 to ABC = 111 in sequence, the number of transitions in the output will be",
                    "options": [
                        "3",
                        "4",
                        "5",
                        "6"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "12": {
                    "question": "Assuming that the current content of a 4-cell scan chain is “0000”, the number of transitions created to shift-in the scan vector “1010” is equal to",
                    "options": [
                        "5",
                        "6",
                        "7",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "13": {
                    "question": "Multi scan chain architecture reduces test power by reducing",
                    "options": [
                        "Scan chain lengths",
                        "Scan inputs",
                        "Test patterns",
                        "All of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            },
            "week 8": {
                "1": {
                    "question": "Which of the following is least essential for a thermal estimator to generate an accurate thermal profile?",
                    "options": [
                        "Floor planning",
                        "Power trace",
                        "Netlist with scan chain",
                        "Ambient temperature"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Which of the following statements about the PEAKASO algorithm is incorrect?",
                    "options": [
                        "It increases the average power of the Circuit Under Test (CUT).",
                        "It focuses on minimizing circuit transitions.",
                        "The complexity of the algorithm is high.",
                        "It minimizes peak temperature by overheat pre-compensation."
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "3": {
                    "question": "Which of the following statements is correct regarding Hamming distance-based thermal-aware test vector reordering?",
                    "options": [
                        "The weight of a block is determined by the minimum temperature among the blocks.",
                        "The average temperature remains unchanged.",
                        "The cost is calculated using the Hamming distance at primary inputs within the cone of dependency.",
                        "It may increase the number of transitions at primary inputs outside the cone of the hottest blocks."
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "In the PSO algorithm, the Pbest refers to -",
                    "options": [
                        "The best solution obtained through out the run",
                        "Initial set of random solution",
                        "The best solution obtained by any particle in the population so far",
                        "The position of the best solution a particle has ever seen"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "5": {
                    "question": "The next position of the particles in the PSO algorithm is influenced by –",
                    "options": [
                        "Inertia of the particles",
                        "Particle memory",
                        "Swarm intelligence",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "6": {
                    "question": "The main loop of the PSO algorithm has –",
                    "options": [
                        "Linear complexity",
                        "Logarithmic complexity",
                        "Exponential complexity",
                        "Constant complexity"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "Select the correct statement about HPSO -",
                    "options": [
                        "HPSO puts more focus on temperature reduction than PSO",
                        "HPSO takes 4 times more CPU-time as compared to PSO",
                        "Hotspot is called within the PSO",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Match the following:",
                    "table": {
                        "(p) Scan reordering": "(i) Putting the functionally equivalent scan cells in place of the original storage elements",
                        "(q) Scan configuration": "(ii) Putting all the scan cells together to form a single chain",
                        "(r) Scan stitching": "(iii) Connecting the scan chains together",
                        "(s) Scan replacement": "(iv) Choosing what type of scan cell to use and which scan cells to remove"
                    },
                    "options": [
                        "P-(i), Q-(ii), R-(iii), S-(iv)",
                        "P-(ii), Q-(i), R-(iii), S-(iv)",
                        "P-(iv), Q-(ii), R-(iii), S-(i)",
                        "P-(iii), Q-(ii), R-(i), S-(iv)"
                    ],
                    "isImgExist": true,
                    "answer": "0"
                },
                "9": {
                    "question": "Which of the following is not the function of TAP controller –",
                    "options": [
                        "Shift test data in and out",
                        "Load instructions into instruction register",
                        "Perform test update operation",
                        "Dropping faults from the operation"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "10": {
                    "question": "Match the column -",
                    "options": [
                        "P-1, Q-2, R-3, S-4",
                        "P-4, Q-3, R-1, S-2",
                        "P-4, Q-1, R-2, S-3",
                        "P-1, Q-1, R-3, S-2"
                    ],
                    "isImgExist": true,
                    "answer": "2"
                },
                "11": {
                    "question": "Instruction(s) to test interconnections in boundary scan environment is/are",
                    "options": [
                        "INTEST",
                        "EXTEST",
                        "Both INTEST and EXTEST",
                        "None of the other options"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "Consider a 4-cell scan chain consisting of the cells c3, c2, c1 and c0 (c0 being the LSB). In the structure, XOR of c3 and c2 has been fed to c1, while the other cells are connected in a shift-register fashion. Assuming the initial content of the chain is “0000”, if the pattern shifted is “1111”, the final pattern in the chain will be",
                    "options": [
                        "1100",
                        "0000",
                        "1000",
                        "1111"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "13": {
                    "question": "Number of stages in the execution of EXTEST boundary scan instruction is",
                    "options": [
                        "1",
                        "2",
                        "3",
                        "4"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                }
            },
            "week 9": {
                "1": {
                    "question": "In which configuration each chip can execute different instructions?",
                    "options": [
                        "Ring architecture with shared mode select line",
                        "Ring architecture with separate mode select line",
                        "Star architecture",
                        "Multi-drop device architecture"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "2": {
                    "question": "Select the incorrect statement about multi-drop device configuration?",
                    "options": [
                        "This configuration makes the design more complicated",
                        "The BIST performance gets affected",
                        "The TDI and TDO signals are shared among the rings",
                        "Each ring is capable of interpreting whether a signal is for it or not"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "Which convention of hierarchical architecture is applied on chip level instead of board level?",
                    "options": [
                        "1149.1",
                        "1149.6",
                        "1500",
                        "Both a & b"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "4": {
                    "question": "Which of the following is a reason for high latency in case of board level design?",
                    "options": [
                        "CPU and memory are provided by different vendors",
                        "CPU and memory are provided by same vendor",
                        "Use of on-chip BUS which is slower than off-chip BUS",
                        "Use of off-chip BUS which is slower than on-chip BUS"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "Which of the following wrapper components is optional?",
                    "options": [
                        "Wrapper Serial Port",
                        "Wrapper Parallel Port",
                        "Wrapper Bypass Register",
                        "Wrapper Instruction Register"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "6": {
                    "question": "If the signal coming at cell functional input goes to cell functional output, which functional mode is being followed?",
                    "options": [
                        "Normal",
                        "Inward facing",
                        "Outward facing",
                        "Non-hazardous"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "7": {
                    "question": "Match the columns keeping the events of WRR in mind –",
                    "table": {
                        "p) Apply": "w) Data stored in WBC's shift path storage are loaded into an off-shift-path storage of the WBC",
                        "q) Shift": "x) Moves data in storage closest to CTI or one bit closer to CTO",
                        "r) Transfer": "y) Data advance one bit forwarded on WBR's shift path",
                        "s) Update": "z) A derivative event inferred from other events to apply data to functional inputs of cores"
                    },
                    "options": [
                        "P-z, Q-y, R-w, S-x",
                        "P-y, Q-z, R-w, S-x",
                        "P-y, Q-z, R-x, S-w",
                        "P-z, Q-y, R-x, S-w"
                    ],
                    "isImgExist": true,
                    "answer": "3"
                },
                "8": {
                    "question": "Select the correct statement.",
                    "options": [
                        "In WS_EXTEST mode, core operation is disabled",
                        "In WP_EXTEST mode, UDLs are tested parallel",
                        "In WS_BYPASS mode, WSI is bypassed to WSO when WSC is high",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "9": {
                    "question": "Select the correct statement regarding WS_SAFE mode.",
                    "options": [
                        "Wrapper cells are set to a known state to avoid unintended switching",
                        "The core remains active and fully operational",
                        "Test data is shifted through the serial scan chain",
                        "WS_SAFE mode is used for functional testing of the core"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "10": {
                    "question": "In which of the following mode, scan chain is tested?",
                    "options": [
                        "WS_CLAMP",
                        "WS_INTEST",
                        "WS_INTEST_SCAN",
                        "WS_PRELOAD"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "11": {
                    "question": "Which of the following modes ensures a stable state to reduce dynamic power consumption?",
                    "options": [
                        "WS_BYPASS",
                        "WS_CLAMP",
                        "WS_EXTEST",
                        "d. WS_INTEST"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "Which of the following is a key reason for increased latency in board level designs compared to chip-level designs?",
                    "options": [
                        "Use of off-chip BUS, which is slower than on-chip BUS",
                        "CPU and memory provided by the same vendor",
                        "Shorter physical distances between components",
                        "The use of higher frequency signals"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "13": {
                    "question": "What is the primary purpose of IEEE 1149.1 (JTAG) standard?",
                    "options": [
                        "Functional testing of the core",
                        "Debugging and boundary scan testing",
                        "Enhancing CPU clock speed",
                        "Reducing power consumption"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "14": {
                    "question": "In WS_BYPASS mode, what happens when the Wrapper Serial Control (WSC) signal is high?",
                    "options": [
                        "Core operation is disabled",
                        "The WSI signal is bypassed directly to WSO",
                        "Scan chains are tested",
                        "Wrapper parallel ports are activated"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                }
            },
            "week 10": {
                "1": {
                    "question": "Which of the following TAM architecture can work in parallel?",
                    "options": [
                        "Multiple access",
                        "Daisy-chain",
                        "Distribution",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "2": {
                    "question": "Which of the following TAM architecture tests only on core at a given time and therefore reduces peak power?",
                    "options": [
                        "Multiple access",
                        "Daisy-chain",
                        "Distribution",
                        "Both a & b"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "3": {
                    "question": "What is referred with serial schedule?",
                    "options": [
                        "There is serial interconnect between each BUS",
                        "All the cores in a serial BUS are tested together at the same time",
                        "One core on a BUS is tested at a time",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "Test Bus Architecture uses:",
                    "options": [
                        "Only multiplexing",
                        "Only distribution",
                        "Combination of multiplexing and distribution",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "5": {
                    "question": "Suppose T1, T2, T3 & T4 are individual test times of 4 different TAMs in a test bus architecture. How do you estimate the total test time?",
                    "options": [
                        "Maximum (T1, T2, T3, T4)",
                        "Minimum (T1, T2, T3, T4)",
                        "T1 + T2 + T3 + T4",
                        "Average (T1, T2, T3, T4)"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "6": {
                    "question": "Select the incorrect statement.",
                    "options": [
                        "In flexible width TestRail, we can distribute variable amount of TAM width in different cores",
                        "Fixed width TestRail takes less time to test compared to flexible width TestRail",
                        "A better parallelism is achieved with flexible width TestRail as compared to fixed width TestRail",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "7": {
                    "question": "In which of the following optimization problem it is assumed that TAM width partitioning is already done?",
                    "options": [
                        "PyPAW",
                        "ILaw",
                        "Paw",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "Select the correct statement about the bottleneck cores?",
                    "options": [
                        "Test time of SoC is dominated by bottleneck cores",
                        "Increasing number of TAM lines for the bottleneck cores does not improve their test time",
                        "It usually has long scan chains",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "9": {
                    "question": "Calculate the virtual TAM width, provided that the frequency factor is 8, total number of pins at the ATE is 12 and total number of high-speed pins is 4.",
                    "options": [
                        "36",
                        "38",
                        "40",
                        "42"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "A good test TAM distribution –",
                    "options": [
                        "Tries to assign high TAM width to cores in order to reduces total test time",
                        "Does not assign high amount of TAM width to a core so that other cores don't have any TAM width left",
                        "Both a & b",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "11": {
                    "question": "In rectangle-packing algorithms for core testing, if a core C1 needs more test time than core C2, how will this affect the rectangle corresponding to C1?",
                    "options": [
                        "Width will be more",
                        "Height will be higher",
                        "Both width and height will be more",
                        "Test width: TAM lines"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "In rectangle-packing algorithms for core testing, if a core C1 requires a greater number of TAM lines than core C2, how will this affect the corresponding rectangle for C1?",
                    "options": [
                        "The rectangle's width will be greater",
                        "The rectangle's height will be greater",
                        "Both the width and height will be greater",
                        "The number of TAM lines used for testing"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "13": {
                    "question": "Which of the following is a major advantage of using a test bus architecture?",
                    "options": [
                        "It allows efficient sharing of test resources.",
                        "It reduces the number of test pins required.",
                        "It helps in minimizing power consumption.",
                        "All of the above."
                    ],
                    "isImgExist": false,
                    "answer": "3"
                }
            },
            "week 11": {
                "1": {
                    "question": "What are the advantages of NoC over SoC?",
                    "options": [
                        "Higher bandwidth",
                        "Lower signal delay",
                        "Better suitable for large number of cores",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "2": {
                    "question": "Multiple BUS architecture-",
                    "options": [
                        "Contributes to low area and has low speed",
                        "Contributes to high area and has low speed",
                        "Contributes to low area and has high speed",
                        "Contributes to high area and has high speed"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "3": {
                    "question": "Select the incorrect statement.",
                    "options": [
                        "Parallel communication with lower data rate can be faster than serial communication with higher data rate",
                        "Parallel communication cannot have high data rate as it can introduce crosstalk between the parallel channels",
                        "Signal integrity comes at stake when a signal switching of a channel introduces a glitch in the neighbour channel",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "4": {
                    "question": "Select the incorrect statement regarding interconnection schemes.",
                    "options": [
                        "The performance of shared BUS architecture suffers as a greater number of cores are connected to the same BUS",
                        "Dedicated connection architecture is also known as point to point connection architecture",
                        "Dedicated connection is relatively cheaper",
                        "Point to point connection requires large number of interconnects"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "5": {
                    "question": "Which of the following NoC testing step was there in case of SoC test too?",
                    "options": [
                        "Test scheduling",
                        "Router and interconnection testing",
                        "Test wrapper design",
                        "Core testing"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "6": {
                    "question": "Select the incorrect statement regarding the reuse of NoC as test access mechanism. Which of the following statement is false in the context of the reuse of NoC as test access mechanism (TAM) for the embedded cores?",
                    "options": [
                        "Testing time of the system increases",
                        "On-chip routing resources limits the NoC reusability",
                        "Feasible test time can be achieved using efficient test scheduling algorithms",
                        "Testing time of the system decreases"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "7": {
                    "question": "Select the incorrect statement regarding the testing of routers.",
                    "options": [
                        "Test pattern broadcasting helps in testing all the routers in parallel.",
                        "Scan testing is utilized to test control logic.",
                        "XOR gate based comparator lacks diagnostic capability",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "8": {
                    "question": "Router testing considers –",
                    "options": [
                        "FIFO",
                        "Arbitration modules",
                        "Flow control modules",
                        "All of the above"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "9": {
                    "question": "Select the incorrect statement regarding test scheduling?",
                    "options": [
                        "Resource conflict has to be checked.",
                        "Before testing the functional cores, routers on the path have to be tested.",
                        "For routing testing, at least one input-output pair has to be used all the time",
                        "Routers and cores are tested separately"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "10": {
                    "question": "Select the correct statement regarding ILP based and Heuristic based solution of NoC test scheduling.",
                    "options": [
                        "ILP and Heuristic based solutions deal with only integer values",
                        "ILP based solution works better for relatively larger circuits",
                        "Heuristic based solution can be achieved at the cost of huge CPU time where as ILP based solution can be achieved very fast.",
                        "Heuristic based solution reaches near optimal result while ILP based solution reaches exact optimal results"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "11": {
                    "question": "For five-valued algebra, values of (D AND 0) and (D’ OR 1) are respectively",
                    "options": [
                        "0, 1",
                        "1, 0",
                        "D, D’",
                        "0, 0"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "12": {
                    "question": "Why is NoC (Network-on-Chip) preferred over traditional bus-based SoC architectures for multi-core systems?",
                    "options": [
                        "NoC reduces congestion and improves scalability.",
                        "NoC consumes more power and area than SoC.",
                        "NoC is limited to small-scale chip designs.",
                        "NoC does not support parallel data transmission."
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            },
            "week 12": {
                "1": {
                    "question": "Which type of RAM supports refresh technology?",
                    "options": [
                        "DRAM",
                        "SRAM",
                        "Both DRAM and SRAM",
                        "Neither DRAM nor SRAM"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "2": {
                    "question": "If we try to read from a SRAM cell having stuck open fault, what value will be at the output?",
                    "options": [
                        "Logic 0",
                        "Logic 1",
                        "Previously read value",
                        "Inversion of previously read value"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "3": {
                    "question": "If a coupled memory cell is always forced to 1 when the coupling cell transitions from 1 to 0, which type of coupling fault is it?",
                    "options": [
                        "State Coupling Faults (CFs)",
                        "Inversion Coupling Fault (CFinv)",
                        "Idempotent Coupling Fault (CFi)",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "4": {
                    "question": "The Zero-One algorithm scans memory cells by:",
                    "options": [
                        "Writing alternating 0s and 1s while scanning sequentially",
                        "Writing all 0s or all 1s while scanning sequentially",
                        "Writing alternating 0s and 1s at random locations",
                        "Writing all 0s or all 1s at random locations"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "5": {
                    "question": "Which of the following algorithm has a non-linear time complexity?",
                    "options": [
                        "Zero-one algorithm",
                        "Checkerboard algorithm",
                        "GALPAT",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "6": {
                    "question": "Which of the following is capable of detecting transition faults?",
                    "options": [
                        "Modified algorithm test sequence (MATS)",
                        "MATS+",
                        "MATS++",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "7": {
                    "question": "Which of the following march test is considered to be a redundant test?",
                    "options": [
                        "MSCAN",
                        "Marching-1/0",
                        "MATS+",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "8": {
                    "question": "Which of the following march tests can detect stuck open faults (SOF)?",
                    "options": [
                        "March C-",
                        "March X",
                        "March C+",
                        "Extended March C-"
                    ],
                    "isImgExist": false,
                    "answer": "3"
                },
                "9": {
                    "question": "Which of the following algorithm is mainly used for characterization because it can cover a large number of faults?",
                    "options": [
                        "MSCAN",
                        "Checkerboard algorithm",
                        "GALPAT",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "2"
                },
                "10": {
                    "question": "How data retention faults are detected?",
                    "options": [
                        "By successive read operations",
                        "By successive write operations",
                        "By alternate read-write operations",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                },
                "11": {
                    "question": "To maximize compression using run-length coding for test volume reduction, how should the X’s be filled in the pattern “10XXXXXX11”?",
                    "options": [
                        "Fill all X’s with 0",
                        "Fill all X’s with 1",
                        "Fill X’s with alternating 0s and 1s",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "12": {
                    "question": "If a computer has a word size of 32 bits, how many fault patterns can be simulated in parallel in a parallel fault simulator, considering one bit is reserved for reference?",
                    "options": [
                        "32",
                        "31",
                        "16",
                        "15"
                    ],
                    "isImgExist": false,
                    "answer": "1"
                },
                "13": {
                    "question": "A 20-input OR gate is tested using random patterns. Which fault is most resistant to detection using this method?",
                    "options": [
                        "Output stuck-at-1 (s-a-1)",
                        "Output stuck-at-0 (s-a-0)",
                        "Both stuck-at-0 and stuck-at-1",
                        "None of the above"
                    ],
                    "isImgExist": false,
                    "answer": "0"
                }
            }
        }
    }
]

