Loading plugins phase: Elapsed time ==> 0s.597ms
Initializing data phase: Elapsed time ==> 4s.430ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -d CY8C5868AXI-LP035 -s C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.446ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.643ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sensor_Node.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -dcpsoc3 Sensor_Node.v -verilog
======================================================================

======================================================================
Compiling:  Sensor_Node.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -dcpsoc3 Sensor_Node.v -verilog
======================================================================

======================================================================
Compiling:  Sensor_Node.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -dcpsoc3 -verilog Sensor_Node.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 19 14:31:36 2014


======================================================================
Compiling:  Sensor_Node.v
Program  :   vpp
Options  :    -yv2 -q10 Sensor_Node.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 19 14:31:36 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sensor_Node.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Sensor_Node.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -dcpsoc3 -verilog Sensor_Node.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 19 14:31:38 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\codegentemp\Sensor_Node.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\codegentemp\Sensor_Node.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Sensor_Node.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -dcpsoc3 -verilog Sensor_Node.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 19 14:31:42 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\codegentemp\Sensor_Node.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\codegentemp\Sensor_Node.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_SoilMoisture_Decagon:BUART:tx_hd_send_break\
	\UART_SoilMoisture_Decagon:BUART:tx_ctrl_mark\
	\UART_SoilMoisture_Decagon:BUART:reset_sr\
	Net_57
	Net_62
	\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_58
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:lt\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:eq\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:gt\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:gte\
	\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:lte\
	\UART_Ultrasonic_Maxbotix:BUART:tx_hd_send_break\
	\UART_Ultrasonic_Maxbotix:BUART:tx_ctrl_mark\
	\UART_Ultrasonic_Maxbotix:BUART:reset_sr\
	Net_104
	Net_109
	\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:b_1\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:b_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_0\
	Net_105
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:albi_1\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:agbi_1\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:lt_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:gt_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:lti_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:gti_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:albi_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:agbi_0\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xeq\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xlt\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xlte\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xgt\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xgte\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:lt\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:eq\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:gt\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:gte\
	\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:lte\
	\NEOMOTE_1:UART_MOTE:BUART:reset_sr\
	\NEOMOTE_1:Net_536\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\NEOMOTE_1:Net_532\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xeq\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\
	\NEOMOTE_1:I2C_0:udb_clk\
	\NEOMOTE_1:Net_629\
	\NEOMOTE_1:I2C_0:Net_973\
	\NEOMOTE_1:Net_630\
	\NEOMOTE_1:I2C_0:Net_974\
	\NEOMOTE_1:I2C_0:timeout_clk\
	\NEOMOTE_1:Net_635\
	\NEOMOTE_1:I2C_0:Net_975\
	\NEOMOTE_1:Net_633\
	\NEOMOTE_1:Net_634\
	\NEOMOTE_1:Net_665\
	\NEOMOTE_1:DELAY_COUNTER:Net_89\
	\NEOMOTE_1:DELAY_COUNTER:Net_95\
	\NEOMOTE_1:DELAY_COUNTER:Net_102\
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_6:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_7:neq\
	Net_141
	\I2C_1:Net_973\
	Net_142
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_147
	\I2C_1:Net_975\
	Net_145
	Net_146


Deleted 160 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_SoilMoisture_Decagon:BUART:FinalParityType_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:FinalParityType_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing zero to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_count7_bit8_wire\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_status_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_SoilMoisture_Decagon_net_0 to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:HalfDuplexSend\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:FinalParityType_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:FinalParityType_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_count7_bit8_wire\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN10_1\ to \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN10_0\ to \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN11_1\ to \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN11_0\ to \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\ to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_status_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_3\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_2\ to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_1\ to one
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Depth_Maxbotix_net_0 to one
Aliasing tmpOE__Decagon_Sensor_Power_net_0 to one
Aliasing \NEOMOTE_1:Net_535\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \NEOMOTE_1:tmpOE__RX_Pin_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__TX_Pin_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__TimeN_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__External_VRef_net_0\ to one
Aliasing \NEOMOTE_1:I2C_0:Net_969\ to one
Aliasing \NEOMOTE_1:I2C_0:Net_968\ to one
Aliasing \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\ to one
Aliasing \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\ to one
Aliasing \NEOMOTE_1:DELAY_COUNTER:Net_82\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:DELAY_COUNTER:Net_91\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:Net_648\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:Net_274\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to one
Aliasing \emFile_1:tmpOE__miso0_net_0\ to one
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to one
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_1:bI2C_UDB:status_6\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing tmpOE__Digital_Sensor_Power_net_0 to one
Aliasing \UART_SoilMoisture_Decagon:BUART:reset_reg\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_break_status\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:reset_reg\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_break_status\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:Net_533\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:newb_0\
Removing Lhs of wire \UART_SoilMoisture_Decagon:Net_61\[2] = \UART_SoilMoisture_Decagon:Net_9\[1]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:FinalParityType_1\[9] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:FinalParityType_0\[10] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_2\[11] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_1\[12] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:FinalAddrMode_0\[13] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:reset_reg_dp\[15] = \UART_SoilMoisture_Decagon:BUART:reset_reg\[6]
Removing Rhs of wire Net_35[21] = \UART_SoilMoisture_Decagon:BUART:rx_interrupt_out\[22]
Removing Rhs of wire zero[31] = \UART_SoilMoisture_Decagon:BUART:HalfDuplexSend\[8]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_count7_bit8_wire\[77] = zero[31]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[85] = \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[96]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[87] = \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[97]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[88] = \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[113]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[89] = \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[127]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[90] = MODIN5_1[91]
Removing Rhs of wire MODIN5_1[91] = \UART_SoilMoisture_Decagon:BUART:pollcount_1\[83]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[92] = MODIN5_0[93]
Removing Rhs of wire MODIN5_0[93] = \UART_SoilMoisture_Decagon:BUART:pollcount_0\[86]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[99] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[100] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[101] = MODIN5_1[91]
Removing Lhs of wire MODIN6_1[102] = MODIN5_1[91]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[103] = MODIN5_0[93]
Removing Lhs of wire MODIN6_0[104] = MODIN5_0[93]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[105] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[106] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[107] = MODIN5_1[91]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[108] = MODIN5_0[93]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[109] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[110] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[115] = MODIN5_1[91]
Removing Lhs of wire MODIN7_1[116] = MODIN5_1[91]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[117] = MODIN5_0[93]
Removing Lhs of wire MODIN7_0[118] = MODIN5_0[93]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[119] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[120] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[121] = MODIN5_1[91]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[122] = MODIN5_0[93]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[123] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[124] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_status_1\[131] = zero[31]
Removing Rhs of wire \UART_SoilMoisture_Decagon:BUART:rx_status_2\[132] = \UART_SoilMoisture_Decagon:BUART:rx_parity_error_status\[133]
Removing Rhs of wire \UART_SoilMoisture_Decagon:BUART:rx_status_3\[134] = \UART_SoilMoisture_Decagon:BUART:rx_stop_bit_error\[135]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[145] = \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_0\[194]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[149] = \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xneq\[216]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_6\[150] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_5\[151] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_4\[152] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_3\[153] = MODIN8_6[154]
Removing Rhs of wire MODIN8_6[154] = \UART_SoilMoisture_Decagon:BUART:rx_count_6\[72]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_2\[155] = MODIN8_5[156]
Removing Rhs of wire MODIN8_5[156] = \UART_SoilMoisture_Decagon:BUART:rx_count_5\[73]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_1\[157] = MODIN8_4[158]
Removing Rhs of wire MODIN8_4[158] = \UART_SoilMoisture_Decagon:BUART:rx_count_4\[74]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newa_0\[159] = MODIN8_3[160]
Removing Rhs of wire MODIN8_3[160] = \UART_SoilMoisture_Decagon:BUART:rx_count_3\[75]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_6\[161] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_5\[162] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_4\[163] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_3\[164] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_2\[165] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_1\[166] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:newb_0\[167] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_6\[168] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_5\[169] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_4\[170] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_3\[171] = MODIN8_6[154]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_2\[172] = MODIN8_5[156]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_1\[173] = MODIN8_4[158]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:dataa_0\[174] = MODIN8_3[160]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_6\[175] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_5\[176] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_4\[177] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_3\[178] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_2\[179] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_1\[180] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:datab_0\[181] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:newa_0\[196] = \UART_SoilMoisture_Decagon:BUART:rx_postpoll\[30]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:newb_0\[197] = \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\[148]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:dataa_0\[198] = \UART_SoilMoisture_Decagon:BUART:rx_postpoll\[30]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:datab_0\[199] = \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\[148]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[200] = \UART_SoilMoisture_Decagon:BUART:rx_postpoll\[30]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[201] = \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\[148]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[203] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[204] = \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[202]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[205] = \UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[202]
Removing Lhs of wire tmpOE__Rx_SoilMoisture_Decagon_net_0[227] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:Net_61\[233] = \UART_Ultrasonic_Maxbotix:Net_9\[232]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:HalfDuplexSend\[238] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:FinalParityType_1\[239] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:FinalParityType_0\[240] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_2\[241] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_1\[242] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:FinalAddrMode_0\[243] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:reset_reg_dp\[245] = \UART_Ultrasonic_Maxbotix:BUART:reset_reg\[236]
Removing Rhs of wire Net_97[251] = \UART_Ultrasonic_Maxbotix:BUART:rx_interrupt_out\[252]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_count7_bit8_wire\[306] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:add_vv_vv_MODGEN_13_1\[314] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\[325]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:add_vv_vv_MODGEN_13_0\[316] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\[326]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_14\[317] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\[342]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_15\[318] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\[356]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:a_1\[319] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_1\[320]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_1\[320] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:a_0\[321] = \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_0\[322]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN9_0\[322] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[328] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[329] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\[330] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN10_1\[331] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\[332] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN10_0\[333] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\[334] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\[335] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\[336] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\[337] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\[338] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\[339] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_1\[344] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN11_1\[345] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_0\[346] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODIN11_0\[347] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\[348] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\[349] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_1\[350] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\[312]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_0\[351] = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\[315]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_1\[352] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_0\[353] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_status_1\[360] = zero[31]
Removing Rhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_status_2\[361] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_status\[362]
Removing Rhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\[363] = \UART_Ultrasonic_Maxbotix:BUART:rx_stop_bit_error\[364]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:cmp_vv_vv_MODGEN_16\[374] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_0\[423]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:cmp_vv_vv_MODGEN_17\[378] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xneq\[445]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_6\[379] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_5\[380] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_4\[381] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_3\[382] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_6\[383]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_6\[383] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\[301]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_2\[384] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_5\[385]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_5\[385] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\[302]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_1\[386] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_4\[387]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_4\[387] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\[303]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newa_0\[388] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_3\[389]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODIN12_3\[389] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_3\[304]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_6\[390] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_5\[391] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_4\[392] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_3\[393] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_2\[394] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_1\[395] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:newb_0\[396] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_6\[397] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_5\[398] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_4\[399] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_3\[400] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\[301]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_2\[401] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\[302]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_1\[402] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\[303]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:dataa_0\[403] = \UART_Ultrasonic_Maxbotix:BUART:rx_count_3\[304]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_6\[404] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_5\[405] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_4\[406] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_3\[407] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_2\[408] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_1\[409] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:datab_0\[410] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:newa_0\[425] = \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\[260]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:newb_0\[426] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\[377]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:dataa_0\[427] = \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\[260]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:datab_0\[428] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\[377]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:a_0\[429] = \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\[260]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:b_0\[430] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\[377]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_0\[432] = one[4]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:eq_0\[433] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\[431]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:eqi_0\[434] = \UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\[431]
Removing Lhs of wire tmpOE__Rx_Depth_Maxbotix_net_0[456] = one[4]
Removing Lhs of wire tmpOE__Decagon_Sensor_Power_net_0[462] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:Net_61\[470] = \NEOMOTE_1:UART_MOTE:Net_9\[469]
Removing Lhs of wire \NEOMOTE_1:Net_535\[474] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\[475] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\[476] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\[477] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\[478] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\[479] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\[480] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\[481] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\[482] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:reset_reg_dp\[483] = \NEOMOTE_1:UART_MOTE:BUART:reset_reg\[473]
Removing Rhs of wire \NEOMOTE_1:Net_537\[490] = \NEOMOTE_1:UART_MOTE:BUART:rx_interrupt_out\[491]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\[544] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\[545] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\[546] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_1\[548] = \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\[509]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_3\[550] = \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\[508]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\[609] = zero[31]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[617] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[628]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[619] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[629]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[620] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[645]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[621] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[659]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[622] = MODIN1_1[623]
Removing Rhs of wire MODIN1_1[623] = \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\[615]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[624] = MODIN1_0[625]
Removing Rhs of wire MODIN1_0[625] = \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\[618]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[631] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[632] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[633] = MODIN1_1[623]
Removing Lhs of wire MODIN2_1[634] = MODIN1_1[623]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[635] = MODIN1_0[625]
Removing Lhs of wire MODIN2_0[636] = MODIN1_0[625]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[637] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[638] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[639] = MODIN1_1[623]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[640] = MODIN1_0[625]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[641] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[642] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[647] = MODIN1_1[623]
Removing Lhs of wire MODIN3_1[648] = MODIN1_1[623]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[649] = MODIN1_0[625]
Removing Lhs of wire MODIN3_0[650] = MODIN1_0[625]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[651] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[652] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[653] = MODIN1_1[623]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[654] = MODIN1_0[625]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[655] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[656] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\[663] = zero[31]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\[664] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\[665]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\[666] = \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\[667]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[677] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\[726]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[681] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\[748]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\[682] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\[683] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\[684] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_3\[685] = MODIN4_6[686]
Removing Rhs of wire MODIN4_6[686] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_6\[604]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_2\[687] = MODIN4_5[688]
Removing Rhs of wire MODIN4_5[688] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_5\[605]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_1\[689] = MODIN4_4[690]
Removing Rhs of wire MODIN4_4[690] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_4\[606]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_0\[691] = MODIN4_3[692]
Removing Rhs of wire MODIN4_3[692] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_3\[607]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\[693] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\[694] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\[695] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\[696] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\[697] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\[698] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\[699] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_6\[700] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_5\[701] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_4\[702] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_3\[703] = MODIN4_6[686]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_2\[704] = MODIN4_5[688]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_1\[705] = MODIN4_4[690]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_0\[706] = MODIN4_3[692]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_6\[707] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_5\[708] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_4\[709] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_3\[710] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_2\[711] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_1\[712] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_0\[713] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newa_0\[728] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[563]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newb_0\[729] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[680]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:dataa_0\[730] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[563]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:datab_0\[731] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[680]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[732] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[563]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[733] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[680]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[735] = one[4]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[736] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[734]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[737] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[734]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_Pin_net_0\[759] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_Pin_net_0\[764] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\[771] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\[777] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\[783] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\[789] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TimeN_net_0\[795] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__External_VRef_net_0\[802] = one[4]
Removing Rhs of wire \NEOMOTE_1:I2C_0:sda_x_wire\[807] = \NEOMOTE_1:I2C_0:Net_643_1\[808]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_697\[810] = \NEOMOTE_1:I2C_0:Net_643_2\[816]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_1109_0\[813] = \NEOMOTE_1:I2C_0:scl_yfb\[826]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_1109_1\[814] = \NEOMOTE_1:I2C_0:sda_yfb\[827]
Removing Lhs of wire \NEOMOTE_1:I2C_0:scl_x_wire\[817] = \NEOMOTE_1:I2C_0:Net_643_0\[815]
Removing Lhs of wire \NEOMOTE_1:I2C_0:Net_969\[818] = one[4]
Removing Lhs of wire \NEOMOTE_1:I2C_0:Net_968\[819] = one[4]
Removing Lhs of wire \NEOMOTE_1:I2C_0:tmpOE__Bufoe_scl_net_0\[829] = one[4]
Removing Lhs of wire \NEOMOTE_1:I2C_0:tmpOE__Bufoe_sda_net_0\[832] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\[840] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\[845] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\[850] = one[4]
Removing Lhs of wire \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\[857] = one[4]
Removing Lhs of wire \NEOMOTE_1:DELAY_COUNTER:Net_82\[864] = zero[31]
Removing Lhs of wire \NEOMOTE_1:DELAY_COUNTER:Net_91\[865] = zero[31]
Removing Lhs of wire \NEOMOTE_1:Net_648\[866] = zero[31]
Removing Rhs of wire \NEOMOTE_1:Net_660\[870] = \NEOMOTE_1:DELAY_COUNTER:Net_42\[869]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[877] = \emFile_1:Net_19\[878]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[881] = \emFile_1:SPI0:BSPIM:dpcounter_one\[882]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[883] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[884] = \emFile_1:SPI0:Net_244\[885]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[885] = \emFile_1:Net_16\[978]
Removing Rhs of wire \emFile_1:Net_10\[889] = \emFile_1:SPI0:BSPIM:mosi_fin\[890]
Removing Rhs of wire \emFile_1:Net_10\[889] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[891]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[912] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[913]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[914] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[915]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[916] = \emFile_1:SPI0:BSPIM:load_rx_data\[881]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[918] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[919]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[920] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[921]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[923] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[924] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[925] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[926] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[927] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[928] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[938] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[979] = zero[31]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[981] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[988] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[994] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[1000] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[1006] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[1012] = one[4]
Removing Rhs of wire \I2C_1:sda_x_wire\[1017] = \I2C_1:Net_643_4\[1018]
Removing Rhs of wire \I2C_1:sda_x_wire\[1017] = \I2C_1:bI2C_UDB:m_sda_out_reg\[1230]
Removing Rhs of wire \I2C_1:Net_697\[1020] = \I2C_1:Net_643_5\[1021]
Removing Rhs of wire \I2C_1:Net_697\[1020] = \I2C_1:bI2C_UDB:sts_irq\[1044]
Removing Lhs of wire \I2C_1:udb_clk\[1025] = \I2C_1:Net_970\[1023]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[1037] = zero[31]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[1038] = \I2C_1:bI2C_UDB:stop_detect\[1126]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[1040] = \I2C_1:bI2C_UDB:m_address_reg\[1132]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[1041] = \I2C_1:bI2C_UDB:master_mode_reg\[1133]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[1042] = \I2C_1:bI2C_UDB:m_lrb_reg\[1134]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[1043] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[1135]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[1046] = zero[31]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[1047] = \I2C_1:bI2C_UDB:m_load_dummy\[1155]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[1048] = \I2C_1:bI2C_UDB:m_shift_en\[1168]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[1083] = zero[31]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[1085] = \I2C_1:bI2C_UDB:clkgen_en\[1167]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[1118] = \I2C_1:bI2C_UDB:control_7\[1028]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[1119] = \I2C_1:bI2C_UDB:control_6\[1029]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[1120] = \I2C_1:bI2C_UDB:control_5\[1030]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[1121] = \I2C_1:bI2C_UDB:control_4\[1031]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[1123] = \I2C_1:bI2C_UDB:control_2\[1033]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[1124] = \I2C_1:bI2C_UDB:control_1\[1034]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[1125] = \I2C_1:bI2C_UDB:control_0\[1035]
Removing Rhs of wire \I2C_1:Net_1109_0\[1137] = \I2C_1:scl_yfb\[1241]
Removing Rhs of wire \I2C_1:Net_1109_1\[1140] = \I2C_1:sda_yfb\[1242]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[1148] = \I2C_1:bI2C_UDB:master_rst_reg\[1232]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[1150] = zero[31]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_6\[1158] = \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xneq\[1189]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[1160] = zero[31]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_7\[1165] = \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xeq\[1218]
Removing Rhs of wire \I2C_1:Net_643_3\[1166] = \I2C_1:bI2C_UDB:m_scl_out_reg\[1229]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:newa_0\[1169] = \I2C_1:sda_x_wire\[1017]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:newb_0\[1170] = \I2C_1:bI2C_UDB:sda_in_reg\[1049]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:dataa_0\[1171] = \I2C_1:sda_x_wire\[1017]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:datab_0\[1172] = \I2C_1:bI2C_UDB:sda_in_reg\[1049]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:a_0\[1173] = \I2C_1:sda_x_wire\[1017]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:b_0\[1174] = \I2C_1:bI2C_UDB:sda_in_reg\[1049]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:aeqb_0\[1176] = one[4]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:eq_0\[1177] = \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1175]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:eqi_0\[1178] = \I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1175]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:newa_0\[1199] = \I2C_1:Net_643_3\[1166]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:newb_0\[1200] = \I2C_1:Net_1109_0\[1137]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:dataa_0\[1201] = \I2C_1:Net_643_3\[1166]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:datab_0\[1202] = \I2C_1:Net_1109_0\[1137]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:a_0\[1203] = \I2C_1:Net_643_3\[1166]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:b_0\[1204] = \I2C_1:Net_1109_0\[1137]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:aeqb_0\[1206] = one[4]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:eq_0\[1207] = \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1205]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:eqi_0\[1208] = \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1205]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xeq\[1218] = \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:aeqb_1\[1209]
Removing Lhs of wire \I2C_1:scl_x_wire\[1233] = \I2C_1:Net_643_3\[1166]
Removing Lhs of wire \I2C_1:Net_969\[1234] = one[4]
Removing Lhs of wire \I2C_1:Net_968\[1235] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1244] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1246] = one[4]
Removing Lhs of wire tmpOE__Digital_Sensor_Power_net_0[1253] = one[4]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:reset_reg\\D\[1258] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_bitclk\\D\[1264] = \UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre\[66]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_parity_error_pre\\D\[1273] = \UART_SoilMoisture_Decagon:BUART:rx_parity_error_pre\[143]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_break_status\\D\[1274] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:reset_reg\\D\[1278] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk\\D\[1284] = \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre\[295]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_pre\\D\[1293] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_pre\[372]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_break_status\\D\[1294] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:reset_reg\\D\[1298] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\\D\[1303] = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\[495]
Removing Lhs of wire \NEOMOTE_1:Net_533\\D\[1304] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\\D\[1313] = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\[598]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\\D\[1322] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\[675]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\[1323] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1327] = zero[31]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1334] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[905]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1336] = \emFile_1:SPI0:BSPIM:load_rx_data\[881]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1337] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[895]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[1341] = \I2C_1:Net_1109_1\[1140]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[1351] = \I2C_1:Net_1109_0\[1137]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[1352] = \I2C_1:bI2C_UDB:scl_in_reg\[1136]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[1353] = \I2C_1:bI2C_UDB:scl_in_last_reg\[1138]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[1354] = \I2C_1:bI2C_UDB:sda_in_reg\[1049]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[1355] = \I2C_1:bI2C_UDB:sda_in_last_reg\[1141]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[1362] = \I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xeq\[1218]

------------------------------------------------------
Aliased 0 equations, 401 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_addressmatch\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:rx_addressmatch\ <= (\UART_SoilMoisture_Decagon:BUART:rx_addressmatch2\
	OR \UART_SoilMoisture_Decagon:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre\' (cost = 1):
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_count_2\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_1\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre16x\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_count_2\ and \UART_SoilMoisture_Decagon:BUART:rx_count_1\ and \UART_SoilMoisture_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_poll_bit1\' (cost = 1):
\UART_SoilMoisture_Decagon:BUART:rx_poll_bit1\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_count_2\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_1\ and \UART_SoilMoisture_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_poll_bit2\' (cost = 1):
\UART_SoilMoisture_Decagon:BUART:rx_poll_bit2\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_count_2\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_1\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:pollingrange\' (cost = 4):
\UART_SoilMoisture_Decagon:BUART:pollingrange\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_count_2\ and not \UART_SoilMoisture_Decagon:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_addressmatch\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:rx_addressmatch\ <= (\UART_Ultrasonic_Maxbotix:BUART:rx_addressmatch2\
	OR \UART_Ultrasonic_Maxbotix:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre16x\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ and \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ and \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_poll_bit1\' (cost = 1):
\UART_Ultrasonic_Maxbotix:BUART:rx_poll_bit1\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ and \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_poll_bit2\' (cost = 1):
\UART_Ultrasonic_Maxbotix:BUART:rx_poll_bit2\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:pollingrange\' (cost = 4):
\UART_Ultrasonic_Maxbotix:BUART:pollingrange\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\ <= (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ <= (\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\ <= (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_6\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_6\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_5\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_5\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_4\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_4\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_3\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_3\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_3\ <= (\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_2\' (cost = 1):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_2\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_2\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_2\ <= (\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_1\' (cost = 2):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_1\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_1\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:gta_1\ <= (\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_0\' (cost = 8):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_16:g2:a0:lta_0\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:counter_load\' (cost = 3):
\NEOMOTE_1:UART_MOTE:BUART:counter_load\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\ <= (\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:pollingrange\' (cost = 4):
\NEOMOTE_1:UART_MOTE:BUART:pollingrange\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_SoilMoisture_Decagon:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 2):
add_vv_vv_MODGEN_8_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\' (cost = 4):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\' (cost = 0):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\ <= (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\' (cost = 2):
\UART_Ultrasonic_Maxbotix:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_6:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:rx_postpoll\' (cost = 72):
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_7 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN5_1 and not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN5_0 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN5_1 and not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN5_0 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\' (cost = 72):
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\ <= (\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\
	OR (Net_44 and \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not Net_44 and not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (Net_44 and \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not Net_44 and not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (Net_44 and \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\' (cost = 72):
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ <= (MODIN1_1
	OR (\NEOMOTE_1:Net_212\ and MODIN1_0));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \NEOMOTE_1:Net_212\ and not MODIN1_1 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (\NEOMOTE_1:Net_212\ and MODIN1_0 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \NEOMOTE_1:Net_212\ and not MODIN1_1 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (\NEOMOTE_1:Net_212\ and MODIN1_0 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 111 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_status_0\ to zero
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_status_6\ to zero
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_status_0\ to zero
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_status_6\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\ to zero
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_SoilMoisture_Decagon:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Ultrasonic_Maxbotix:BUART:rx_addr_match_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\[29] = \UART_SoilMoisture_Decagon:BUART:rx_bitclk\[78]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_status_0\[129] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_status_6\[138] = zero[31]
Removing Rhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\[259] = \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk\[307]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_status_0\[358] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_status_6\[367] = zero[31]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\[562] = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\[610]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\[661] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\[670] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_markspace_status\\D\[1268] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_parity_error_status\\D\[1269] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_addr_match_status\\D\[1271] = zero[31]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_markspace_pre\\D\[1272] = \UART_SoilMoisture_Decagon:BUART:rx_markspace_pre\[142]
Removing Lhs of wire \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\\D\[1277] = \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\[148]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_status\\D\[1288] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_status\\D\[1289] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_addr_match_status\\D\[1291] = zero[31]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_pre\\D\[1292] = \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_pre\[371]
Removing Lhs of wire \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\\D\[1297] = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\[377]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\\D\[1305] = \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\[553]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\[1317] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\[1318] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\[1320] = zero[31]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\\D\[1321] = \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\[674]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\\D\[1326] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[680]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[1358] = zero[31]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_SoilMoisture_Decagon:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\ and Net_7 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN5_1 and \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\)
	OR (not \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_Ultrasonic_Maxbotix:BUART:sRX:MODULE_17:g1:a0:xneq\ <= ((not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\ and Net_44 and \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ and not Net_44 and \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\)
	OR (not \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\ and \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\));

Note:  Deleted unused equation:
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ and \NEOMOTE_1:Net_212\ and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (not \NEOMOTE_1:Net_212\ and not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ and MODIN1_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj" -dcpsoc3 Sensor_Node.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.053ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Friday, 19 December 2014 14:31:45
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hozhen\Google Drive\Docs Ho-Zhen\projects\UMBS\UMBS Project\Software\Sensor Node\Sensor_Node\Sensor_Node.cydsn\Sensor_Node.cyprj -d CY8C5868AXI-LP035 Sensor_Node.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:Net_533\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_SoilMoisture_Decagon:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_SoilMoisture_Decagon:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SoilMoisture_Decagon:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SoilMoisture_Decagon:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SoilMoisture_Decagon:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Ultrasonic_Maxbotix:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Ultrasonic_Maxbotix:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Ultrasonic_Maxbotix:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Ultrasonic_Maxbotix:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock NEOMOTE_1_I2C_0_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'I2C_1_IntClock'. Fanout=1, Signal=\I2C_1:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'NEOMOTE_1_UART_MOTE_IntClock'. Fanout=1, Signal=\NEOMOTE_1:UART_MOTE:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_Ultrasonic_Maxbotix_IntClock'. Fanout=1, Signal=\UART_Ultrasonic_Maxbotix:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'NEOMOTE_1_Clock_1'. Fanout=1, Signal=\NEOMOTE_1:Net_651\
    Digital Clock 5: Automatic-assigning  clock 'UART_SoilMoisture_Decagon_IntClock'. Fanout=1, Signal=\UART_SoilMoisture_Decagon:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2C_1:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:Net_533\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:slave_rst_reg\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \NEOMOTE_1:UART_MOTE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: NEOMOTE_1_UART_MOTE_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: NEOMOTE_1_UART_MOTE_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_SoilMoisture_Decagon:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_SoilMoisture_Decagon_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_SoilMoisture_Decagon_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Ultrasonic_Maxbotix:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Ultrasonic_Maxbotix_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Ultrasonic_Maxbotix_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \NEOMOTE_1:External_VRef(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2C_1:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:genblk6:MODULE_7:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_SoilMoisture_Decagon:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Ultrasonic_Maxbotix:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_22\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_2\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Ultrasonic_Maxbotix:BUART:rx_state_1\, Duplicate of \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_pre\, Duplicate of \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\, Duplicate of \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_pre\, Duplicate of \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_SoilMoisture_Decagon:BUART:rx_state_1\, Duplicate of \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_1\ (fanout=8)

    Removing \UART_SoilMoisture_Decagon:BUART:rx_parity_error_pre\, Duplicate of \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\, Duplicate of \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_SoilMoisture_Decagon:BUART:rx_markspace_pre\, Duplicate of \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_markspace_pre\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_mark\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_mark\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ (fanout=8)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Decagon_Sensor_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Decagon_Sensor_Power(0)__PA ,
            pad => Decagon_Sensor_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_Sensor_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_Sensor_Power(0)__PA ,
            pad => Digital_Sensor_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Depth_Maxbotix(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Depth_Maxbotix(0)__PA ,
            fb => Net_44 ,
            pad => Rx_Depth_Maxbotix(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_SoilMoisture_Decagon(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_SoilMoisture_Decagon(0)__PA ,
            fb => Net_7 ,
            pad => Rx_SoilMoisture_Decagon(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:External_VRef(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:External_VRef(0)\__PA ,
            pad => \NEOMOTE_1:External_VRef(0)_PAD\ );

    Pin : Name = \NEOMOTE_1:I2C_0_SCL(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:I2C_0_SCL(0)\__PA ,
            fb => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
            input => \NEOMOTE_1:I2C_0:Net_643_0\ ,
            pad => \NEOMOTE_1:I2C_0_SCL(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:I2C_0_SDA(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:I2C_0_SDA(0)\__PA ,
            fb => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
            input => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
            pad => \NEOMOTE_1:I2C_0_SDA(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:NEO_RTC_INT1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:NEO_RTC_INT1(0)\__PA ,
            pad => \NEOMOTE_1:NEO_RTC_INT1(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_CTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_CTS_n(0)\__PA ,
            pad => \NEOMOTE_1:RX_CTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_Pin(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_Pin(0)\__PA ,
            fb => \NEOMOTE_1:Net_212\ ,
            pad => \NEOMOTE_1:RX_Pin(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_RTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_RTS_n(0)\__PA ,
            pad => \NEOMOTE_1:RX_RTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:SD_Card_Power(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:SD_Card_Power(0)\__PA ,
            pad => \NEOMOTE_1:SD_Card_Power(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TX_CTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_CTS_n(0)\__PA ,
            pad => \NEOMOTE_1:TX_CTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TX_Pin(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_Pin(0)\__PA ,
            input => \NEOMOTE_1:Net_176\ ,
            pad => \NEOMOTE_1:TX_Pin(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TX_RTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_RTS_n(0)\__PA ,
            pad => \NEOMOTE_1:TX_RTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TimeN(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TimeN(0)\__PA ,
            pad => \NEOMOTE_1:TimeN(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * !\NEOMOTE_1:Net_212\ * 
              MODIN1_0
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * \NEOMOTE_1:Net_212\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * !\NEOMOTE_1:Net_212\ * 
              MODIN1_1
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * \NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * MODIN1_0
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * !Net_7 * 
              MODIN5_0
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * Net_7 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * !Net_7 * 
              MODIN5_1
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * Net_7 * 
              !MODIN5_1 * MODIN5_0
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\NEOMOTE_1:Net_176\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:txn\
        );
        Output = \NEOMOTE_1:Net_176\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_0\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:Net_212\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \NEOMOTE_1:Net_212\ * MODIN1_0
            + MODIN1_1
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_last\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_0\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !MODIN5_1 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_last\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !MODIN5_1 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_fifofull\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SoilMoisture_Decagon:BUART:rx_fifonotempty\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * !Net_44 * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * Net_44 * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_44
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\
            + Net_44 * \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_last\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_fifofull\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Ultrasonic_Maxbotix:BUART:rx_fifonotempty\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ ,
            cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ ,
            route_si => \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ ,
            f0_load => \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ ,
            cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ ,
            cl0_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ ,
            cl1_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_SoilMoisture_Decagon:Net_9\ ,
            cs_addr_2 => \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_SoilMoisture_Decagon:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ ,
            route_si => \UART_SoilMoisture_Decagon:BUART:rx_postpoll\ ,
            f0_load => \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_SoilMoisture_Decagon:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_SoilMoisture_Decagon:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
            cs_addr_2 => \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\ ,
            f0_load => \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Ultrasonic_Maxbotix:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Ultrasonic_Maxbotix:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            status_5 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ ,
            status_4 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ ,
            status_3 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ ,
            interrupt => \NEOMOTE_1:Net_537\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            status_3 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
            status_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ ,
            status_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ ,
            status_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_SoilMoisture_Decagon:Net_9\ ,
            status_5 => \UART_SoilMoisture_Decagon:BUART:rx_status_5\ ,
            status_4 => \UART_SoilMoisture_Decagon:BUART:rx_status_4\ ,
            status_3 => \UART_SoilMoisture_Decagon:BUART:rx_status_3\ ,
            interrupt => Net_35 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
            status_5 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_5\ ,
            status_4 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_4\ ,
            status_3 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\ ,
            interrupt => Net_97 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            load => \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ ,
            count_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ ,
            count_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ ,
            tc => \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_SoilMoisture_Decagon:Net_9\ ,
            load => \UART_SoilMoisture_Decagon:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_SoilMoisture_Decagon:BUART:rx_count_2\ ,
            count_1 => \UART_SoilMoisture_Decagon:BUART:rx_count_1\ ,
            count_0 => \UART_SoilMoisture_Decagon:BUART:rx_count_0\ ,
            tc => \UART_SoilMoisture_Decagon:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
            load => \UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\ ,
            count_6 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ ,
            count_5 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ ,
            count_4 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ ,
            count_3 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_3\ ,
            count_2 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ ,
            count_1 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ ,
            count_0 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\ ,
            tc => \UART_Ultrasonic_Maxbotix:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\NEOMOTE_1:I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\NEOMOTE_1:isr_RX\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_537\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:isr_RX_RTSn\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_542\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:isr_packet_delay\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_660\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:isr_rtc_int1\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_636\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_SoilMoisture_Decagon
        PORT MAP (
            interrupt => Net_35 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Ultrasonic_Maxbotix
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    6 :    2 :    8 :  75.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   25 :   47 :   72 :  34.72%
UDB Macrocells                :  107 :   85 :  192 :  55.73%
UDB Unique Pterms             :  235 :  149 :  384 :  61.20%
UDB Total Pterms              :  265 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    7 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    1 
                 Count7 Cells :    4 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.228ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.722ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Decagon_Sensor_Power(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Digital_Sensor_Power(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rx_Depth_Maxbotix(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rx_SoilMoisture_Decagon(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SCL_1(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SDA_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \NEOMOTE_1:I2C_0_SCL(0)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \NEOMOTE_1:I2C_0_SDA(0)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : \NEOMOTE_1:NEO_RTC_INT1(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \NEOMOTE_1:RX_CTS_n(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \NEOMOTE_1:RX_Pin(0)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \NEOMOTE_1:RX_RTS_n(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \NEOMOTE_1:SD_Card_Power(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \NEOMOTE_1:TX_CTS_n(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \NEOMOTE_1:TX_Pin(0)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \NEOMOTE_1:TX_RTS_n(0)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \NEOMOTE_1:TimeN(0)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \emFile_1:miso0(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \emFile_1:mosi0(0)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \emFile_1:sclk0(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.229ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 13.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.05
                   Pterms :            6.12
               Macrocells :            2.61
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.036ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1118, final cost is 1118 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      11.09 :       4.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }
}

statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        status_5 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ ,
        status_4 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ ,
        status_3 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ ,
        interrupt => \NEOMOTE_1:Net_537\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:Net_212\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * !\NEOMOTE_1:Net_212\ * 
              MODIN1_1
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * \NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * MODIN1_0
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \NEOMOTE_1:Net_212\ * MODIN1_0
            + MODIN1_1
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * !\NEOMOTE_1:Net_212\ * 
              MODIN1_0
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * \NEOMOTE_1:Net_212\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_0\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !MODIN1_1 * !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !\NEOMOTE_1:Net_212\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_last\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ ,
        cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ ,
        route_si => \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ ,
        f0_load => \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        load => \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ ,
        count_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ ,
        count_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ ,
        tc => \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SoilMoisture_Decagon:BUART:rx_fifonotempty\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:Net_176\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:txn\
        );
        Output = \NEOMOTE_1:Net_176\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_fifofull\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ ,
        cl0_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ ,
        cl1_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_SoilMoisture_Decagon:Net_9\ ,
        status_5 => \UART_SoilMoisture_Decagon:BUART:rx_status_5\ ,
        status_4 => \UART_SoilMoisture_Decagon:BUART:rx_status_4\ ,
        status_3 => \UART_SoilMoisture_Decagon:BUART:rx_status_3\ ,
        interrupt => Net_35 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !MODIN5_1 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !MODIN5_1 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
            + !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * !Net_7 * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_last\
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SoilMoisture_Decagon:BUART:rx_state_0\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_3\ * 
              \UART_SoilMoisture_Decagon:BUART:rx_state_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_address_detected\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_SoilMoisture_Decagon:Net_9\ ,
        load => \UART_SoilMoisture_Decagon:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_SoilMoisture_Decagon:BUART:rx_count_2\ ,
        count_1 => \UART_SoilMoisture_Decagon:BUART:rx_count_1\ ,
        count_0 => \UART_SoilMoisture_Decagon:BUART:rx_count_0\ ,
        tc => \UART_SoilMoisture_Decagon:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * !Net_7 * 
              MODIN5_1
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * Net_7 * 
              !MODIN5_1 * MODIN5_0
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * !Net_7 * 
              MODIN5_0
            + !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * Net_7 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SoilMoisture_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SoilMoisture_Decagon:BUART:rx_count_2\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_1\ * 
              !\UART_SoilMoisture_Decagon:BUART:rx_count_0\
        );
        Output = \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_SoilMoisture_Decagon:Net_9\ ,
        cs_addr_2 => \UART_SoilMoisture_Decagon:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_SoilMoisture_Decagon:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\ ,
        route_si => \UART_SoilMoisture_Decagon:BUART:rx_postpoll\ ,
        f0_load => \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_SoilMoisture_Decagon:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_SoilMoisture_Decagon:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ ,
        cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        status_3 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
        status_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ ,
        status_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ ,
        status_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_fifofull\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Ultrasonic_Maxbotix:BUART:rx_fifonotempty\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
        status_5 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_5\ ,
        status_4 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_4\ ,
        status_3 => \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\ ,
        interrupt => Net_97 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * Net_44 * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * !Net_44 * 
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ * Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\
            + Net_44 * \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
        cs_addr_2 => \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\ ,
        f0_load => \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Ultrasonic_Maxbotix:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Ultrasonic_Maxbotix:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + !\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * !Net_44 * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\ * 
              \UART_Ultrasonic_Maxbotix:BUART:rx_last\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
            + \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ * 
              !\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Ultrasonic_Maxbotix:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Ultrasonic_Maxbotix:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_44
        );
        Output = \UART_Ultrasonic_Maxbotix:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Ultrasonic_Maxbotix:Net_9\ ,
        load => \UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\ ,
        count_6 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_6\ ,
        count_5 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_5\ ,
        count_4 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_4\ ,
        count_3 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_3\ ,
        count_2 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_2\ ,
        count_1 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_1\ ,
        count_0 => \UART_Ultrasonic_Maxbotix:BUART:rx_count_0\ ,
        tc => \UART_Ultrasonic_Maxbotix:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\NEOMOTE_1:isr_RX\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_537\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_SoilMoisture_Decagon
        PORT MAP (
            interrupt => Net_35 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_Ultrasonic_Maxbotix
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\NEOMOTE_1:isr_rtc_int1\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_636\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\NEOMOTE_1:isr_RX_RTSn\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_542\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\NEOMOTE_1:I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =\NEOMOTE_1:isr_packet_delay\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_660\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Decagon_Sensor_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Decagon_Sensor_Power(0)__PA ,
        pad => Decagon_Sensor_Power(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \NEOMOTE_1:External_VRef(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:External_VRef(0)\__PA ,
        pad => \NEOMOTE_1:External_VRef(0)_PAD\ );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =\NEOMOTE_1:NEO_RTC_INT1\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \NEOMOTE_1:Net_636\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "42a3c2ea-f0b8-4d0c-bf50-a43bc1e1db6a/94c29172-218c-472e-b77b-9668892b6f11"
            init_dr_st = "1"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \NEOMOTE_1:NEO_RTC_INT1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:NEO_RTC_INT1(0)\__PA ,
        pad => \NEOMOTE_1:NEO_RTC_INT1(0)_PAD\ );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =\NEOMOTE_1:RX_RTS_n\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \NEOMOTE_1:Net_542\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "42a3c2ea-f0b8-4d0c-bf50-a43bc1e1db6a/f497a9ab-60b4-4f16-b3f4-5d5c511256c1"
            init_dr_st = "1"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \NEOMOTE_1:SD_Card_Power(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:SD_Card_Power(0)\__PA ,
        pad => \NEOMOTE_1:SD_Card_Power(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \NEOMOTE_1:RX_Pin(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_Pin(0)\__PA ,
        fb => \NEOMOTE_1:Net_212\ ,
        pad => \NEOMOTE_1:RX_Pin(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \NEOMOTE_1:RX_CTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_CTS_n(0)\__PA ,
        pad => \NEOMOTE_1:RX_CTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \NEOMOTE_1:RX_RTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_RTS_n(0)\__PA ,
        pad => \NEOMOTE_1:RX_RTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \NEOMOTE_1:TX_Pin(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_Pin(0)\__PA ,
        input => \NEOMOTE_1:Net_176\ ,
        pad => \NEOMOTE_1:TX_Pin(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \NEOMOTE_1:TX_CTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_CTS_n(0)\__PA ,
        pad => \NEOMOTE_1:TX_CTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \NEOMOTE_1:TX_RTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_RTS_n(0)\__PA ,
        pad => \NEOMOTE_1:TX_RTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \NEOMOTE_1:TimeN(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TimeN(0)\__PA ,
        pad => \NEOMOTE_1:TimeN(0)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Depth_Maxbotix(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Depth_Maxbotix(0)__PA ,
        fb => Net_44 ,
        pad => Rx_Depth_Maxbotix(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_SoilMoisture_Decagon(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_SoilMoisture_Decagon(0)__PA ,
        fb => Net_7 ,
        pad => Rx_SoilMoisture_Decagon(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=2]: 
Pin : Name = Digital_Sensor_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_Sensor_Power(0)__PA ,
        pad => Digital_Sensor_Power(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = \NEOMOTE_1:I2C_0_SCL(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:I2C_0_SCL(0)\__PA ,
        fb => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
        input => \NEOMOTE_1:I2C_0:Net_643_0\ ,
        pad => \NEOMOTE_1:I2C_0_SCL(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \NEOMOTE_1:I2C_0_SDA(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:I2C_0_SDA(0)\__PA ,
        fb => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
        input => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
        pad => \NEOMOTE_1:I2C_0_SDA(0)_PAD\ );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \emFile_1:Net_19\ ,
            dclk_0 => \emFile_1:Net_19_local\ ,
            dclk_glb_1 => \I2C_1:Net_970\ ,
            dclk_1 => \I2C_1:Net_970_local\ ,
            dclk_glb_2 => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            dclk_2 => \NEOMOTE_1:UART_MOTE:Net_9_local\ ,
            dclk_glb_3 => \UART_Ultrasonic_Maxbotix:Net_9\ ,
            dclk_3 => \UART_Ultrasonic_Maxbotix:Net_9_local\ ,
            dclk_glb_4 => \NEOMOTE_1:Net_651\ ,
            dclk_4 => \NEOMOTE_1:Net_651_local\ ,
            dclk_glb_5 => \UART_SoilMoisture_Decagon:Net_9\ ,
            dclk_5 => \UART_SoilMoisture_Decagon:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\NEOMOTE_1:I2C_0:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
            sda_in => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
            scl_out => \NEOMOTE_1:I2C_0:Net_643_0\ ,
            sda_out => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\NEOMOTE_1:DELAY_COUNTER:CounterHW\
        PORT MAP (
            clock => \NEOMOTE_1:Net_651\ ,
            enable => __ZERO__ ,
            tc => \NEOMOTE_1:DELAY_COUNTER:Net_48\ ,
            cmp => \NEOMOTE_1:DELAY_COUNTER:Net_47\ ,
            irq => \NEOMOTE_1:Net_660\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      Decagon_Sensor_Power(0) | 
     |   1 |       |      NONE |         CMOS_OUT | \NEOMOTE_1:External_VRef(0)\ | 
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   1 |   2 |     * |      NONE |    OPEN_DRAIN_LO |                     SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   6 |     * |   FALLING |      RES_PULL_UP |  \NEOMOTE_1:NEO_RTC_INT1(0)\ | 
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \NEOMOTE_1:SD_Card_Power(0)\ | 
     |   1 |     * |      NONE |      RES_PULL_UP |        \NEOMOTE_1:RX_Pin(0)\ | FB(\NEOMOTE_1:Net_212\)
     |   2 |     * |      NONE |         CMOS_OUT |      \NEOMOTE_1:RX_CTS_n(0)\ | 
     |   3 |     * | ON_CHANGE |      RES_PULL_UP |      \NEOMOTE_1:RX_RTS_n(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |        \NEOMOTE_1:TX_Pin(0)\ | In(\NEOMOTE_1:Net_176\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      \NEOMOTE_1:TX_CTS_n(0)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \NEOMOTE_1:TX_RTS_n(0)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |         \NEOMOTE_1:TimeN(0)\ | 
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |         Rx_Depth_Maxbotix(0) | FB(Net_44)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   Rx_SoilMoisture_Decagon(0) | FB(Net_7)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   5 |   2 |     * |      NONE |      RES_PULL_UP |      Digital_Sensor_Power(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |                     SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |        \emFile_1:SPI0_CS(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |          \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   2 |     * |      NONE |         CMOS_OUT |          \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |     \NEOMOTE_1:I2C_0_SCL(0)\ | FB(\NEOMOTE_1:I2C_0:Net_1109_0\), In(\NEOMOTE_1:I2C_0:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |     \NEOMOTE_1:I2C_0_SDA(0)\ | FB(\NEOMOTE_1:I2C_0:Net_1109_1\), In(\NEOMOTE_1:I2C_0:sda_x_wire\)
-----------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.023ms
Digital Placement phase: Elapsed time ==> 16s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 15s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sensor_Node_timing.html.
Static timing analysis phase: Elapsed time ==> 3s.141ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.128ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 40s.326ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 40s.560ms
API generation phase: Elapsed time ==> 9s.682ms
Dependency generation phase: Elapsed time ==> 0s.110ms
Cleanup phase: Elapsed time ==> 0s.025ms
