<stg><name>compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2></name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
entry:2 %call_ln286 = call void @shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>, i8 %p_read_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %sX_3_load = load i32 %sX_3

]]></Node>
<StgValue><ssdm name="sX_3_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %icmp_ln289 = icmp_eq  i32 %sX_3_load, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %sY_3_load = load i32 %sY_3

]]></Node>
<StgValue><ssdm name="sY_3_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %pY_3_load = load i32 %pY_3

]]></Node>
<StgValue><ssdm name="pY_3_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %pX_3_load = load i32 %pX_3

]]></Node>
<StgValue><ssdm name="pX_3_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8 %br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:0 %icmp_ln289_1 = icmp_eq  i32 %sY_3_load, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true:1 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_3_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
land.lhs.true:2 %icmp_ln289_2 = icmp_sgt  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true:3 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_3_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
land.lhs.true:4 %icmp_ln289_3 = icmp_sgt  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:5 %and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:6 %and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:7 %br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="48" op_1_bw="1" op_2_bw="5" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then:0 %tmp = call i48 @dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>, i1 %outidx_1, i5 %w2_V, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="48" op_1_bw="1" op_2_bw="5" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then:0 %tmp = call i48 @dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>, i1 %outidx_1, i5 %w2_V, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="48">
<![CDATA[
if.then:1 %res_out_V = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="48">
<![CDATA[
if.then:2 %res_out_V_6 = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V_6"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="48">
<![CDATA[
if.then:3 %res_out_V_7 = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V_7"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="48">
<![CDATA[
if.then:4 %res_out_V_8 = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V_8"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="48">
<![CDATA[
if.then:5 %res_out_V_9 = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V_9"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="48">
<![CDATA[
if.then:6 %res_out_V_10 = extractvalue i48 %tmp

]]></Node>
<StgValue><ssdm name="res_out_V_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
if.then:7 %p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %res_out_V_10, i8 %res_out_V_9, i8 %res_out_V_8, i8 %res_out_V_7, i8 %res_out_V_6, i8 %res_out_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then:8 %write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer2_out, i48 %p_0

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then:9 %br_ln310 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %add_ln313 = add i32 %pX_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %icmp_ln313 = icmp_eq  i32 %add_ln313, i32 48

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else28:0 %store_ln326 = store i32 %add_ln313, i32 %pX_3

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
<literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else28:1 %add_ln328 = add i32 %sX_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else28:2 %select_ln328 = select i1 %icmp_ln289, i32 4, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else28:3 %store_ln328 = store i32 %select_ln328, i32 %sX_3

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.else28:4 %br_ln0 = br void %if.end39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then17:0 %store_ln315 = store i32 0, i32 %pX_3

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then17:1 %store_ln316 = store i32 0, i32 %sX_3

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:2 %add_ln317 = add i32 %pY_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:3 %icmp_ln317 = icmp_eq  i32 %add_ln317, i32 48

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then17:4 %br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else:0 %store_ln321 = store i32 %add_ln317, i32 %pY_3

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %icmp_ln323 = icmp_eq  i32 %sY_3_load, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %add_ln323 = add i32 %sY_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:3 %select_ln323 = select i1 %icmp_ln323, i32 4, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.else:4 %br_ln0 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then20:0 %store_ln318 = store i32 0, i32 %pY_3

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.then20:1 %br_ln320 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end27:0 %storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end27:1 %store_ln319 = store i32 %storemerge, i32 %sY_3

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.end27:2 %br_ln325 = br void %if.end39

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
if.end39:0 %ret_ln330 = ret

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
