
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5251
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2347.176 ; gain = 0.000 ; free physical = 3523 ; free virtual = 8940
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v:27]
	Parameter register bound to: 31 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter add_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_datapath' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v:28]
	Parameter register bound to: 31 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter add_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_ram' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v:29]
	Parameter width bound to: 7 - type: integer 
	Parameter register bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ram' (1#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v:29]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v:27]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER' (2#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v:27]
INFO: [Synth 8-6157] synthesizing module 'READ_BUFFER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v:27]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'READ_BUFFER' (3#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v:27]
INFO: [Synth 8-6157] synthesizing module 'POINTER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:26]
	Parameter add_width bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
WARNING: [Synth 8-567] referenced signal 'write_pointer' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
WARNING: [Synth 8-567] referenced signal 'read_pointer' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
INFO: [Synth 8-6155] done synthesizing module 'POINTER' (4#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:26]
INFO: [Synth 8-6157] synthesizing module 'STATUS_REGISTER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v:24]
INFO: [Synth 8-6155] done synthesizing module 'STATUS_REGISTER' (5#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_datapath' (6#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO_controller' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:24]
	Parameter idle bound to: 3'b000 
	Parameter setupW bound to: 3'b001 
	Parameter write bound to: 3'b010 
	Parameter setupR bound to: 3'b011 
	Parameter read bound to: 3'b100 
	Parameter clear bound to: 3'b101 
WARNING: [Synth 8-567] referenced signal 'Write' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:80]
WARNING: [Synth 8-567] referenced signal 'ClearAllReg' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:80]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_controller' (7#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.176 ; gain = 0.000 ; free physical = 4273 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2347.176 ; gain = 0.000 ; free physical = 4330 ; free virtual = 9747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2347.176 ; gain = 0.000 ; free physical = 4330 ; free virtual = 9747
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.176 ; gain = 0.000 ; free physical = 4323 ; free virtual = 9740
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/constrs_1/new/FIFO.xdc]
Finished Parsing XDC File [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/constrs_1/new/FIFO.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.062 ; gain = 0.000 ; free physical = 4245 ; free virtual = 9663
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.062 ; gain = 0.000 ; free physical = 4245 ; free virtual = 9663
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4307 ; free virtual = 9724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4306 ; free virtual = 9724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4309 ; free virtual = 9727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'FIFO_controller'
WARNING: [Synth 8-327] inferring latch for variable 'read_pointer_reg' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:77]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   clear |                           000001 |                              101
                    idle |                           000010 |                              000
                  setupR |                           000100 |                              011
                    read |                           001000 |                              100
                  setupW |                           010000 |                              001
                   write |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'FIFO_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4297 ; free virtual = 9718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 96    
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 98    
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/read_pointer_reg[4]__1/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/read_pointer_reg[3]__1/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/read_pointer_reg[2]__1/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/read_pointer_reg[1]__1/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/read_pointer_reg[0]__1/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/write_pointer_reg[4]__0/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/write_pointer_reg[3]__0/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/write_pointer_reg[2]__0/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/write_pointer_reg[1]__0/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO1/P4/write_pointer_reg[0]__0/Q' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:52]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4279 ; free virtual = 9709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4152 ; free virtual = 9589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4152 ; free virtual = 9589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT5 |     1|
|5     |LUT6 |     5|
|6     |FDCE |     5|
|7     |FDPE |     1|
|8     |FDRE |    25|
|9     |IBUF |    12|
|10    |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.062 ; gain = 31.887 ; free physical = 4150 ; free virtual = 9587
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2379.062 ; gain = 0.000 ; free physical = 4203 ; free virtual = 9640
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2379.070 ; gain = 31.887 ; free physical = 4203 ; free virtual = 9641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.070 ; gain = 0.000 ; free physical = 4195 ; free virtual = 9635
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.070 ; gain = 0.000 ; free physical = 4231 ; free virtual = 9671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.070 ; gain = 32.023 ; free physical = 4375 ; free virtual = 9816
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 11:02:53 2021...
