INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:19:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.860ns (22.843%)  route 6.283ns (77.157%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1983, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X11Y108        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.441     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.256     1.464 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/O[2]
                         net (fo=5, routed)           0.674     2.138    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_5
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.118     2.256 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.967     3.224    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X37Y127        LUT6 (Prop_lut6_I2_O)        0.043     3.267 r  lsq1/handshake_lsq_lsq1_core/dataReg[11]_i_2/O
                         net (fo=1, routed)           0.492     3.759    lsq1/handshake_lsq_lsq1_core/dataReg[11]_i_2_n_0
    SLICE_X21Y127        LUT6 (Prop_lut6_I0_O)        0.043     3.802 r  lsq1/handshake_lsq_lsq1_core/dataReg[11]_i_1/O
                         net (fo=2, routed)           0.683     4.485    load2/data_tehb/control/D[2]
    SLICE_X10Y130        LUT3 (Prop_lut3_I2_O)        0.050     4.535 r  load2/data_tehb/control/level4_c1[14]_i_2/O
                         net (fo=9, routed)           0.488     5.023    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[13]
    SLICE_X6Y135         LUT6 (Prop_lut6_I4_O)        0.127     5.150 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.441     5.591    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X6Y139         LUT5 (Prop_lut5_I4_O)        0.043     5.634 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.318     5.952    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X5Y140         LUT3 (Prop_lut3_I0_O)        0.043     5.995 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.995    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X5Y140         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.182 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.182    addf0/operator/ltOp_carry__2_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.309 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.414     6.724    addf0/operator/CO[0]
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.138     6.862 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.862    addf0/operator/p_1_in[1]
    SLICE_X6Y140         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.214     7.076 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.427     7.503    addf0/operator/RightShifterComponent/O[2]
    SLICE_X4Y141         LUT4 (Prop_lut4_I0_O)        0.126     7.629 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.153     7.782    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X4Y141         LUT5 (Prop_lut5_I0_O)        0.043     7.825 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.410     8.235    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X4Y137         LUT3 (Prop_lut3_I1_O)        0.043     8.278 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.373     8.651    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X4Y135         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1983, unset)         0.483    10.183    addf0/operator/RightShifterComponent/clk
    SLICE_X4Y135         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.295     9.852    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  1.202    




