https://isrc.iscas.ac.cn/gitlab/mirrors/github.com/riscv_riscv-isa-manual/-/raw/b8bb0553a59da2f884605736d6a249af0e45ae1f/release/riscv-privileged-v1.9.pdf
https://eprint.iacr.org/2019/794.pdf
https://dl.acm.org/doi/pdf/10.1145/3386377
https://people.eecs.berkeley.edu/~krste/papers/EECS-2014-146.pdf
https://www.researchgate.net/profile/Marco-Ottavi/publication/333009070_The_Case_for_RISC-V_in_Space/links/5cd9d51aa6fdccc9ddaa9a21/The-Case-for-RISC-V-in-Space.pdf
https://escholarship.org/content/qt7zj0b3m7/qt7zj0b3m7.pdf
https://arxiv.org/pdf/2107.04175
https://riscv.org/wp-content/uploads/2016/01/Wed1315-PULP-riscv3_noanim.pdf
https://www2.eecs.berkeley.edu/Pubs/TechRpts/2017/EECS-2017-157.pdf
http://people.eecs.berkeley.edu/~krste/papers/agile-ieeemicro2016.pdf
https://search.iczhiku.com/paper/jJWcVhwxb0Wdstg7.pdf
https://leopard.tu-braunschweig.de/servlets/MCRFileNodeServlet/dbbs_derivate_00048213/riscv-survey-cf-zweitpublikation_v3.pdf
https://digitalassets.lib.berkeley.edu/techreports/ucb/text/EECS-2016-118.pdf
https://www.usenix.org/system/files/sec20-schrammel.pdf
https://arxiv.org/pdf/1608.08376
https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-129.pdf
https://upcommons.upc.edu/bitstream/handle/2117/353523/IEEE_SCC_16_Wessman_Paper_v3.pdf?sequence=1
https://www.mdpi.com/2078-2489/14/2/64/pdf
https://eprint.iacr.org/2018/1225.pdf
https://ics.jku.at/files/2018FDL_RISCV_VP.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09771410.pdf
https://projects.iq.harvard.edu/files/edge/files/carrv_workshop_submission_2019_camera_ready.pdf
https://dl.acm.org/doi/pdf/10.1145/3290384
https://www.researchgate.net/profile/Francesco-Conti-7/publication/321121782_Slow_and_steady_wins_the_race_A_comparison_of_ultra-low-power_RISC-V_cores_for_Internet-of-Things_applications/links/5a37aa3ea6fdccdd41fc99e1/Slow-and-steady-wins-the-race-A-comparison-of-ultra-low-power-RISC-V-cores-for-Internet-of-Things-applications.pdf
https://avesis.deu.edu.tr/yayin/9b29747b-1f23-4e42-83f5-e56460518fb1/isa-extensions-for-finite-field-arithmetic-accelerating-kyber-and-newhope-on-risc-v/document.pdf
http://chenweixiang.github.io/docs/HC25.26.p70-RISC-V-Warterman-UCB.pdf
https://eprint.iacr.org/2020/930.pdf
https://people.csail.mit.edu/bthom/riscv-spec.pdf
https://arxiv.org/pdf/1903.06495
https://parallel.princeton.edu/papers/balkind_carrv2019.pdf
https://arxiv.org/pdf/2103.14951
https://www.esa.informatik.tu-darmstadt.de/assets/publications/materials/2019/heinz_reconfig19.pdf
https://agra.informatik.uni-bremen.de/doc/konf/2020DATE_Towards_Specification_and_Testing_of_RISC-V_Compliance.pdf
https://arxiv.org/pdf/2103.08229
https://dl.acm.org/doi/pdf/10.1145/3338698.3338894
https://www.mdpi.com/2079-9292/11/19/2990/pdf
https://puzzleutions-94.webself.net/file/si770992/download/arjun_ShaktiT-fi11832948.pdf
https://arxiv.org/pdf/1606.01037
https://www.repository.cam.ac.uk/bitstream/handle/1810/292039/main.pdf?sequence=1
https://royalsocietypublishing.org/doi/pdf/10.1098/rsta.2019.0155
http://people.eecs.berkeley.edu/~krste/papers/EECS-2015-167.pdf
https://people.bu.edu/joshi/files/PetriskoMicro2020.pdf
https://picture.iczhiku.com/resource/ieee/WYiWkyzRlHTTFBMn.pdf
https://gdimitrak.github.io/papers/iscas2020-riscv-vector.pdf
https://arxiv.org/pdf/2205.05095
http://people.eecs.berkeley.edu/~biancolin/papers/carrv17.pdf
https://hal-lirmm.ccsd.cnrs.fr/lirmm-03026132/file/2020_DTIS____HAL_Version__A_Low_Cost_Fault_Tolerant_RISC_V_Processor_for_Space_Systems.pdf
https://riscv.org/wp-content/uploads/2016/04/RISC-V-Offers-Simple-Modular-ISA.pdf
https://arc.aiaa.org/doi/pdf/10.2514/1.I010735?download=true
https://carrv.github.io/2017/papers/roelke-risc5-carrv2017.pdf
https://orbit.dtu.dk/files/200647181/PID6145437.pdf
https://cris.unibo.it/bitstream/11585/763663/1/XpulpNN_DATE_2020%20%283%29.pdf
https://ris.utwente.nl/ws/files/292214849/Is_RISC_V_ready_for_Space_A_Security_Perspective.pdf
https://we.rner.at/publications/2019-ndss-timber-v/paper.pdf
https://ics.jku.at/files/2020DATE_Fast_and_Accurate_Performance_Evaluation_RISC-V_VPs.pdf
https://www.cse.psu.edu/~trj1/papers/date19.pdf
https://cris.unibo.it/bitstream/11585/702370/1/DATE19-isaext-IRIS.pdf
https://arxiv.org/pdf/2211.02179
https://past.date-conference.com/proceedings-archive/2019/pdf/1076.pdf
https://dl.acm.org/doi/pdf/10.1145/3517208.3523758
https://agra.informatik.uni-bremen.de/doc/konf/riscv-processor-verification-fdl-2020.pdf
https://eprint.iacr.org/2020/1123.pdf
https://drops.dagstuhl.de/opus/volltexte/2021/13932/pdf/LIPIcs-ECRTS-2021-1.pdf
https://upcommons.upc.edu/bitstream/handle/2117/334498/DCIS2020_PreDRAC_PostPrint.pdf?sequence=1
https://carrv.github.io/2019/papers/carrv2019_paper_5.pdf
https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.pdf
https://dl.acm.org/doi/pdf/10.1145/3446210
https://arxiv.org/pdf/2102.08804
https://www.neiladit.com/papers/Performance_Left_on_the_Table_An_Evaluation_of_Compiler_Autovectorization_for_RISC-V.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09524573.pdf
https://hal-lirmm.ccsd.cnrs.fr/lirmm-03358839/file/2021_MICREL____HAL_Version____Reliability_Analysis_of_Fault_Tolerant_RISC_V_SoC.pdf
https://arxiv.org/pdf/2009.05262
https://ieeexplore.ieee.org/iel7/6245516/6558478/09817027.pdf
https://arxiv.org/pdf/2006.14256
https://www.researchgate.net/profile/Jawad-Haj-Yahya/publication/341244240_ITUS_A_Secure_RISC-V_System-on-Chip/links/5fd2372792851c00f8650905/ITUS-A-Secure-RISC-V-System-on-Chip.pdf
http://www.rsg.ci.i.u-tokyo.ac.jp/members/shioya/pdfs/Mashimo-FPT%2719.pdf
https://apps.dtic.mil/sti/pdfs/AD1003146.pdf
https://www.csl.cornell.edu/~cbatten/pdfs/ta-gem5-riscv-slides-carrv2018.pdf
https://www.researchgate.net/profile/Shuenn-Yuh-Lee/publication/352811993_RISC-V_CNN_Coprocessor_for_Real-Time_Epilepsy_Detection_in_Wearable_Application/links/614a016b3c6cb3106983e5a7/RISC-V-CNN-Coprocessor-for-Real-Time-Epilepsy-Detection-in-Wearable-Application.pdf
https://ics.jku.at/files/2020DAC_ClosingtheRISC-VComplianceGap-LookingfromtheNegativeTestingSide.pdf
https://sld.cs.columbia.edu/pubs/palmiero_hpec18.pdf
https://ieeexplore.ieee.org/ielaam/43/9265421/9051971-aam.pdf
http://htor.ethz.ch/publications/img/pspin-isca.pdf
https://zaguan.unizar.es/record/108514/files/texto_completo.pdf
https://www.mdpi.com/2079-9292/9/1/175/pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/10049118.pdf
https://cris.unibo.it/bitstream/11585/899719/1/TCAD_RF_postprint.pdf
https://people.eecs.berkeley.edu/~krste/papers/eos18-esscirc2014.pdf
https://dl.acm.org/doi/pdf/10.1145/3422667
https://re.public.polimi.it/bitstream/11311/1207476/6/preprint.pdf
https://arxiv.org/pdf/2201.08166
https://www.rschilling.net/publication/09_riscv_faults/riscv_faults.pdf
http://people.eecs.berkeley.edu/~krste/papers/raven4-jsscc2017.pdf
https://www.researchgate.net/profile/Jawad-Haj-Yahya/publication/332677369_Lightweight_Secure-Boot_Architecture_for_RISC-V_System-on-Chip/links/5cc321d24585156cd7b44ac7/Lightweight-Secure-Boot-Architecture-for-RISC-V-System-on-Chip.pdf
https://www.cse.cuhk.edu.hk/~byu/papers/C122-ICCAD2021-DSE-BOOM-slides.pdf
https://www.syssec.wiwi.uni-due.de/fileadmin/fileupload/I-SYSSEC/research/RiscyROP.pdf
https://arc.aiaa.org/doi/pdf/10.2514/1.I010916?download=true
https://arxiv.org/pdf/2010.04073
https://arxiv.org/pdf/2206.01901
https://arxiv.org/pdf/1712.06497
https://dl.acm.org/doi/pdf/10.1145/3604906
https://www.vodafone-chair.org/pbls/viktor-razilov/Communications_Signal_Processing_Using_RISC-V_Vector_Extension.pdf
https://www.mdpi.com/2079-9292/9/6/1005/pdf
https://ics.jku.at/files/2022ISVLSI_ExplorationPlatform_RISC-V_OISC.pdf
https://arxiv.org/pdf/1911.08356
https://arxiv.org/pdf/2208.02703
https://arxiv.org/pdf/2210.08882
https://www.mdpi.com/2079-9292/10/11/1366/pdf
https://dl.acm.org/doi/pdf/10.1145/3338698.3338892
http://mesl.ucsd.edu/pubs/Ajayi_HOTCHIPS2017.pdf
https://ieeexplore.ieee.org/iel7/6287639/9312710/09605604.pdf
https://arxiv.org/pdf/2107.07169
https://eprint.iacr.org/2020/1083.pdf
https://www.researchgate.net/profile/Michele-Magno/publication/335074446_A_RISC-V_Based_Open_Hardware_Platform_for_Always-On_Wearable_Smart_Sensing/links/5d6e707a45851542789f22ca/A-RISC-V-Based-Open-Hardware-Platform-for-Always-On-Wearable-Smart-Sensing.pdf
https://arxiv.org/pdf/2304.10324
https://publications.cispa.saarland/3924/1/security_risc.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09164948.pdf
https://escholarship.org/content/qt9m74g5r2/qt9m74g5r2.pdf
https://www.csl.cornell.edu/~cbatten/pdfs/davidson-celerity-ieeemicro2018.pdf
https://dl.acm.org/doi/pdf/10.1145/3575861
https://dl.acm.org/doi/pdf/10.1145/3579092
https://www.researchgate.net/profile/Riccardo-Cantoro/publication/336723491_On-line_Testing_for_Autonomous_Systems_driven_by_RISC-V_Processor_Design_Verification/links/5f0de25c299bf1e548b45172/On-line-Testing-for-Autonomous-Systems-driven-by-RISC-V-Processor-Design-Verification.pdf
https://scholar.archive.org/work/ujmdsbdudrdctfcntmu42thr5a/access/wayback/https://eprint.iacr.org/2020/866.pdf
https://www.researchgate.net/profile/Mehrdad-Poorhosseini/publication/344254901_A_Compiler_Comparison_in_the_RISC-V_Ecosystem/links/5f61ce204585154dbbd576c6/A-Compiler-Comparison-in-the-RISC-V-Ecosystem.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/08418379.pdf
https://arxiv.org/pdf/2205.12781
https://arxiv.org/pdf/2002.03568
https://picture.iczhiku.com/resource/ieee/whkGeoQpgWlqtbMb.pdf
https://sandro2pinto.github.io/files/ew2020-linuxencl-riscv.pdf
https://www.researchgate.net/profile/Jawad-Haj-Yahya/publication/346533633_Towards_Designing_a_Secure_RISC-V_System-on-Chip_ITUS/links/6025a54c299bf1cc26bccf4c/Towards-Designing-a-Secure-RISC-V-System-on-Chip-ITUS.pdf?_sg%5B0%5D=started_experiment_milestone&_sg%5B1%5D=started_experiment_milestone&origin=journalDetail&_rtd=e30%3D
https://upcommons.upc.edu/bitstream/handle/2117/191010/micro2019-final178.pdf
https://arxiv.org/pdf/2011.14325
https://viterbi-web.usc.edu/~yudewei/main/sources/books/Modern%20Computer%20Architecture%20and%20Organization%20Learn%20processor%20architecture%20including%20RISC-V,%20and%20design%20of%20PCs,%20cloud%20servers,...%20(Jim%20Ledin)%20(z-lib.org).pdf
https://carrv.github.io/2017/papers/yu-labeled_riscv-carrv2017.pdf
https://arxiv.org/pdf/1908.01466
https://repositorium.sdum.uminho.pt/bitstream/1822/81634/1/1-s2.0-S002627142100086X-main.pdf
https://www.mdpi.com/1424-8220/21/19/6491/pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09759395.pdf
https://eprint.iacr.org/2020/836.pdf
https://cris.unibo.it/bitstream/11585/767263/1/Postprint_PULP-NN_A%20Computing%20Library.pdf
https://arxiv.org/pdf/1712.04902
https://www.researchgate.net/profile/Jawad-Haj-Yahya/publication/325373910_SMARTS_secure_memory_assurance_of_RISC-V_trusted_SoC/links/5c0aa539299bf139c746e049/SMARTS-secure-memory-assurance-of-RISC-V-trusted-SoC.pdf
https://arxiv.org/pdf/1904.05442
https://www.academia.edu/download/93738193/Shakti_MS.pdf
https://arxiv.org/pdf/2302.07946
https://eprint.iacr.org/2021/1030.pdf
https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/338282/1/An_Open_Source_Verification_Framework_for_Open_Source_Cores__A_RISC_V_Case_Study.pdf
https://ieeexplore.ieee.org/iel7/8782712/9530264/09903915.pdf
https://arxiv.org/pdf/2106.08877
http://people.eecs.berkeley.edu/~bora/Conferences/2015/VLSI15.pdf
https://www.researchgate.net/profile/Aneesh-Raveendran/publication/281405300_Out_of_order_floating_point_coprocessor_for_RISC_V_ISA/links/55e588b208aede0b5735aed5/Out-of-order-floating-point-coprocessor-for-RISC-V-ISA.pdf
http://repositorium.uminho.pt/bitstream/1822/81642/4/Towards_a_Heterogeneous_Fault-Tolerance_Architecture_based_on_Arm_and_RISC-V_Processors.pdf
https://arxiv.org/pdf/2304.02410
https://arxiv.org/pdf/2105.03395
https://megele.io/sealpk-date21.pdf
https://arxiv.org/pdf/2304.10319
https://www.ru.nl/publish/pages/769526/denisa_greconici.pdf
https://eprint.iacr.org/2021/597.pdf
https://arxiv.org/pdf/2305.04760
https://ieeexplore.ieee.org/iel7/6287639/6514899/09761919.pdf
https://gdimitrak.github.io/papers/micropro18.pdf
https://upcommons.upc.edu/bitstream/handle/2117/374449/2022-COINS.pdf?sequence=1
https://www.researchgate.net/profile/Mauro-Olivieri/publication/320091191_Investigation_on_the_Optimal_Pipeline_Organization_in_RISC-V_Multi-threaded_Soft_Processor_Cores/links/5a99161545851535bce18149/Investigation-on-the-Optimal-Pipeline-Organization-in-RISC-V-Multi-threaded-Soft-Processor-Cores.pdf
https://www.ice.rwth-aachen.de/fileadmin/Publications/Attachments/sisejkovicSCOPES2020.pdf
https://agra.informatik.uni-bremen.de/doc/work/destion2021-final45.pdf
https://www.mdpi.com/2079-9268/12/4/52/pdf
https://liberi.ucu.edu.uy/xmlui/bitstream/handle/10895/1557/Siwa_a_RISC-V_RV32I_based_Micro-Controller_for_Implantable_Medical_Applications.pdf?sequence=1
https://carrv.github.io/2020/papers/CARRV2020_paper_2_Le.pdf
https://arxiv.org/pdf/2106.07456
https://arxiv.org/pdf/2111.02821
https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/461404/1/CARRV2020_paper_12_Perotti.pdf
https://arxiv.org/pdf/2211.16212
https://eprint.iacr.org/2022/1399.pdf
https://arxiv.org/pdf/2206.08639
https://www.repository.cam.ac.uk/bitstream/1810/292229/1/Top.pdf
https://arxiv.org/pdf/2207.03192
https://tspace.library.utoronto.ca/bitstream/1807/109000/1/Ling_Xiaoyi_202111_MAS_thesis.pdf
https://ftp.libre-soc.org/466100a052.pdf
http://www.icsi.berkeley.edu/pubs/arch/EECS-2011-63.pdf
https://arxiv.org/pdf/2204.11192
https://agra.informatik.uni-bremen.de/doc/work/MBMV_2021_riscv_crv.pdf
https://dl.acm.org/doi/pdf/10.1145/3489517.3530623
https://ieeexplore.ieee.org/iel7/6287639/6514899/09536719.pdf
https://arxiv.org/pdf/2301.00290
https://www.cse.cuhk.edu.hk/~byu/papers/J78-TCAD2023-McPAT.pdf
https://arxiv.org/pdf/2211.14944
https://www.researchgate.net/profile/Mauro-Olivieri/publication/340072537_Efficient_Mathematical_Accelerator_Design_Coupled_with_an_Interleaved_Multi-threading_RISC-V_Microprocessor/links/5f11847e4585151299a1428e/Efficient-Mathematical-Accelerator-Design-Coupled-with-an-Interleaved-Multi-threading-RISC-V-Microprocessor.pdf
https://www.researchgate.net/profile/Alexander-Kamkin/publication/334077747_Test_Program_Generator_MicroTESK_for_RISC-V/links/60587c40299bf173675caaf8/Test-Program-Generator-MicroTESK-for-RISC-V.pdf
https://oulurepo.oulu.fi/bitstream/handle/10024/26668/nbnfi-fe2020052739317.pdf?sequence=1&isAllowed=y
https://www.researchgate.net/profile/Vanderson-Rosario/publication/328314631_Towards_a_High-Performance_RISC-V_Emulator/links/5bc5e1ec458515f7d9bf6342/Towards-a-High-Performance-RISC-V-Emulator.pdf
https://www.researchgate.net/profile/Melih-Guenay-2/publication/338799038_Building_An_Open_Source_Linux_Computing_System_On_RISC-V/links/5eff222992851c52d6138c83/Building-An-Open-Source-Linux-Computing-System-On-RISC-V.pdf
https://arxiv.org/pdf/2211.10299
https://arxiv.org/pdf/2205.03725
https://spiral.imperial.ac.uk/bitstream/10044/1/90081/2/fpl21simodense.pdf
https://www.csl.cornell.edu/~zhiruz/pdfs/assist-dac2019.pdf
https://bu-icsg.github.io/publications/2022/race_islped_2022.pdf
https://ieeexplore.ieee.org/iel7/6287639/9312710/09645559.pdf
https://picture.iczhiku.com/resource/ieee/wHIQOyWhoFqpjvvV.pdf
http://kastner.ucsd.edu/wp-content/uploads/2013/08/admin/fpl18-everyones_critic.pdf
https://dl.acm.org/doi/pdf/10.1145/3466752.3480131
https://arxiv.org/pdf/1906.00478
https://agra.informatik.uni-bremen.de/doc/konf/DATE-2022-Scale4Edge-Publication.pdf
https://www.mdpi.com/2079-9292/9/11/1873/pdf
https://davidmallasen.com/files/mallasen2022Customizing.pdf
https://agra.informatik.uni-bremen.de/doc/konf/2023_DATE_NB.pdf
https://www.isqed.org/English/Archives/2021/ISQED_2021_Papers/pdf/3C-4-203.pdf
https://ics.jku.at/files/2021ASPDAC_Mutation_based_Compliance_Testing.pdf
https://riscv.org/wp-content/uploads/2016/01/Wed1430-dover_riscv_jan2016_v3.pdf
https://carrv.github.io/2017/papers/ajayi-celerity-carrv2017.pdf
https://anarch128.org/~mjc/rv8-carrv.pdf
https://helda.helsinki.fi/bitstream/handle/10138/338660/Kauttu_Is_Open_Hardware_Worthwhile.pdf?sequence=1
https://liberi.ucu.edu.uy/xmlui/bitstream/handle/10895/1549/A_compact_functional_verification_flow_for_a_RISC-V_32I_based_core.pdf?sequence=1
https://agra.informatik.uni-bremen.de/doc/konf/ASP-DAC2023-1032-4.pdf
https://www.researchgate.net/profile/Woorham-Bae/publication/350172150_43_An_Eight-Core_144GHz_RISC-V_Vector_Machine_in_16nm_FinFET/links/63042e58ceb9764f72189c32/43-An-Eight-Core-144GHz-RISC-V-Vector-Machine-in-16nm-FinFET.pdf
https://past.date-conference.com/proceedings-archive/2019/pdf/0384.pdf
http://ece-research.unm.edu/jimp/pubs/IVSW_2019_paper_18.pdf
https://liberi.ucu.edu.uy/xmlui/bitstream/handle/10895/1550/A_RISC-V_Based_Medical_Implantable_SoC_for_High_Voltage_and_Current_Tissue_Stimulus.pdf?sequence=1&isAllowed=y
https://www.mdpi.com/2079-9292/10/13/1514/pdf
https://arxiv.org/pdf/2007.14995
http://d-scholarship.pitt.edu/40400/1/cannizzaromichaeljames_etdPitt2021.pdf
https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/580004/SAMOS22.pdf?sequence=1
https://iris.unimore.it/bitstream/11380/1255170/1/DSD21_Bellocchi.pdf
https://eprint.iacr.org/2020/465.pdf
https://arxiv.org/pdf/1811.08091
https://www.researchgate.net/profile/Stefano-Di-Mascio/publication/362626260_A_European_Roadmap_to_Leverage_RISC-V_in_Space_Applications/links/63011bacceb9764f720f83bf/A-European-Roadmap-to-Leverage-RISC-V-in-Space-Applications.pdf
https://arxiv.org/pdf/1607.02318
https://dl.acm.org/doi/pdf/10.1145/3566053
https://old.hotchips.org/wp-content/uploads/hc_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.70-Processors-Epub/HC27.25.731-RISC-V-Lee-UCB-V4.with-backup.pdf
https://arxiv.org/pdf/2002.12877
https://www.benchcouncil.org/competition/papers/Competition_2019_paper_3.pdf
https://secriscv.org/previous/2021/previous/materials/papers/paper_15.pdf
https://eprint.iacr.org/2020/1193.pdf
https://arxiv.org/pdf/2303.02471
https://arxiv.org/pdf/2305.00584
https://infoscience.epfl.ch/record/302501/files/A%20RISC-V%20Extension%20to%20Minimize%20Privileges%20of%20Enclave%20Runtimes.pdf
https://repositorio.unican.es/xmlui/bitstream/handle/10902/18431/5.+Leyva+-+CCIS'19+-+Lagarto+I+RISC-V+Multi-Core,+Research+Challenges+to+build+and+integrate+a+Network-on-Chip+(Postprint).pdf?sequence=1
https://arxiv.org/pdf/2007.13631
https://ieeexplore.ieee.org/iel7/6287639/9312710/09610048.pdf
https://arxiv.org/pdf/2005.02193
https://eprint.iacr.org/2020/866.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09845393.pdf
https://www.researchgate.net/profile/Sameh-El-Ashry/publication/328612467_A_Configurable_RISC-V_for_NoC-Based_MPSoCs_A_Framework_for_Hardware_Emulation/links/5bf82e2c458515a69e36450c/A-Configurable-RISC-V-for-NoC-Based-MPSoCs-A-Framework-for-Hardware-Emulation.pdf
https://hal.science/hal-02152410/file/ComputingFrontiers.pdf
https://arxiv.org/pdf/2112.11767
https://lists.riscv.org/g/tech-crypto-ext/attachment/385/0/riscv-crypto-spec-v0.7.2-scalar.pdf
http://pllab.cs.nthu.edu.tw/~jklee/papers/ICPPEMS2022.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/09762913.pdf
https://www.researchgate.net/profile/Trong-Thuc-Hoang/publication/349293186_Cryptographic_Accelerators_for_Trusted_Execution_Environment_in_RISC-V_Processors/links/61275dfbc69a4e48795a39ea/Cryptographic-Accelerators-for-Trusted-Execution-Environment-in-RISC-V-Processors.pdf
https://past.date-conference.com/proceedings-archive/2020/pdf/0875.pdf
http://andestech.com/wp-content/uploads/Andes-Plots-RISC-V-Vector-Heading.pdf
https://arxiv.org/pdf/2006.00364
https://sandro2pinto.github.io/files/riscvworkshop2019-seciot.pdf
https://upcommons.upc.edu/bitstream/handle/2117/367939/De_RISC__towards_Qualification_of_a_RISC_V_Space_Grade_Platform.pdf?sequence=1
https://arxiv.org/pdf/2002.03576
https://www.mdpi.com/2079-9292/10/17/2068/pdf
https://arc.aiaa.org/doi/pdf/10.2514/1.I011097
https://cris.unibo.it/retrieve/e1dcb335-9dfa-7715-e053-1705fe0a6cc9/A%200.80%20pJ-flop%2C%201.24%20Tflop-sW%208-to-64%20bit_preprint.pdf
https://arxiv.org/pdf/2302.07957
https://riscv.org/wp-content/uploads/2015/01/riscv-bluespec-workshop-jan2015.pdf
https://eprint.iacr.org/2022/868.pdf
https://www.researchgate.net/profile/Najdet-Charaf-2/publication/351614180_RV-CAP_Enabling_Dynamic_Partial_Reconfiguration_for_FPGA-Based_RISC-V_System-on-Chip/links/6218aa6cd548144b00ba01c4/RV-CAP-Enabling-Dynamic-Partial-Reconfiguration-for-FPGA-Based-RISC-V-System-on-Chip.pdf
https://www.researchgate.net/profile/Marco-Ottavi/publication/344829368_On-Board_Satellite_Telemetry_Forecasting_with_RNN_on_RISC-V_Based_Multicore_Processor/links/5f9a5e80a6fdccfd7b87fb1d/On-Board-Satellite-Telemetry-Forecasting-with-RNN-on-RISC-V-Based-Multicore-Processor.pdf
https://www.researchgate.net/profile/Tobias-Faller-3/publication/357425712_Towards_SAT-Based_SBST_Generation_for_RISC-V_Cores/links/61e57a68c5e31033759f5c05/Towards-SAT-Based-SBST-Generation-for-RISC-V-Cores.pdf
https://arxiv.org/pdf/2010.10119
https://www.mdpi.com/2079-9292/10/4/518/pdf
https://www.mdpi.com/2079-9268/12/3/45/pdf
https://carrv.github.io/2018/papers/CARRV_2018_paper_7.pdf
https://carrv.github.io/2018/papers/CARRV_2018_paper_2.pdf
https://arxiv.org/pdf/2109.00673
https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/202106-carrv-transient-execution.pdf
https://ieeexplore.ieee.org/iel7/6287639/9312710/09366755.pdf
https://posithub.org/docs/RISC-V/RISC-V-for-posits.pdf
https://arxiv.org/pdf/2008.06502
https://www.researchgate.net/profile/Lorenzo-Lamberti-3/publication/351743073_Low-Power_License_Plate_Detection_and_Recognition_on_a_RISC-V_Multi-Core_MCU-based_Vision_System/links/6228c4a884ce8e5b4d13c687/Low-Power-License-Plate-Detection-and-Recognition-on-a-RISC-V-Multi-Core-MCU-based-Vision-System.pdf
https://www.jstage.jst.go.jp/article/elex/18/10/18_18.20210098/_pdf
https://arxiv.org/pdf/2010.16171
https://escholarship.org/content/qt50s2r37c/qt50s2r37c.pdf
https://arxiv.org/pdf/2302.05996
https://alonamid.github.io/papers/hurricane2-sscl-preprint.pdf
https://ieeexplore.ieee.org/ielaam/8011414/8939156/8903494-aam.pdf
https://rlpvlsi.ece.virginia.edu/sites/rlpvlsi.virginia.edu/files/A%206-140nW%2011Hz-8.2kHz%20DVFS%20RISC-V%20Microprocessor%20Using%20Scalable%20Dynamic%20Leakage-Suppression%20Logic_0.pdf
https://www.mdpi.com/2072-666X/14/1/196/pdf
https://spiral.imperial.ac.uk/bitstream/10044/1/90369/2/fpl21demo.pdf
https://www.jos.org.cn/josen/article/pdf/6490
https://carrv.github.io/2018/papers/CARRV_2018_paper_4.pdf
https://arxiv.org/pdf/2210.00562
https://carrv.github.io/2021/papers/CARRV2021_paper_17_Kuo.pdf
https://cris.unibo.it/bitstream/11585/624714/2/Li_et_al_2017_PATMOS_postprint.pdf
https://arxiv.org/pdf/2005.11357
https://passlab.github.io/mchpc/mchpc2018/MCHPC18Proceedings.pdf#page=27
https://carrv.github.io/2021/papers/CARRV2021_paper_3_MV.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/10171995.pdf
https://ieeexplore.ieee.org/iel7/6287639/6514899/10151854.pdf
https://www.researchgate.net/profile/Sameh-El-Ashry/publication/334070662_Fast_Reliable_Verification_Methodology_for_RISC-V_Without_a_Reference_Model/links/5d1871f592851cf44057124b/Fast-Reliable-Verification-Methodology-for-RISC-V-Without-a-Reference-Model.pdf
https://onlinelibrary.wiley.com/doi/pdf/10.1002/cpe.7424
https://carrv.github.io/2021/papers/CARRV2021_paper_7_Yuen.pdf
https://scholar.archive.org/work/ckqok3zj3ncbbf5jei23zc4lyq/access/wayback/https://dl.acm.org/doi/pdf/10.1145/3526241.3530374
https://www.mdpi.com/2079-9268/12/4/50/pdf
https://carrv.github.io/2017/papers/matthews-taiga-carrv2017.pdf
https://www.matec-conferences.org/articles/matecconf/pdf/2022/02/matecconf_icpcm2022_03055.pdf
https://ics.jku.at/files/2022DAC_LBR-Waveform-based-Performance-Analyisis-for-RISC-V.pdf
https://www.researchgate.net/profile/Peer-Adelt/publication/356943927_A_Scalable_Platform_for_QEMU_Based_Fault_Effect_Analysis_for_RISC-V_Hardware_Architectures/links/61b3b6891d88475981df28bb/A-Scalable-Platform-for-QEMU-Based-Fault-Effect-Analysis-for-RISC-V-Hardware-Architectures.pdf
https://carrv.github.io/2022/papers/CARRV2022_paper_7_Marshall.pdf
https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-209.pdf
https://link.springer.com/content/pdf/10.1007/s11432-020-3308-4.pdf
https://liberi.ucu.edu.uy/xmlui/bitstream/handle/10895/1556/Siwa%20A%20custom%20RISC_V%20based%20system%20on%20chip%20(SOC)%20for%20low%20power%20medical%20applications.pdf?sequence=1
https://www.cs.ru.nl/bachelors-theses/2019/Lars_Jellema___4388747___Optimizing_Ascon_on_RISC-V.pdf
https://riscv.org/wp-content/uploads/2019/04/RISC-V_SweRV_Roadshow-.pdf
https://agra.informatik.uni-bremen.de/doc/konf/2021_VLSI-SoC_Metamorphic_Testing_RISC-V.pdf
https://ieeexplore.ieee.org/iel7/40/5210076/09670721.pdf
https://wootconference.org/papers/woot23-paper5.pdf
https://www.mdpi.com/2624-599X/4/3/33/pdf
https://past.date-conference.com/proceedings-archive/2019/pdf/1077.pdf
https://host.semiconchina.org/Semicon_China_Manager/upload/kindeditor/file/20210419/20210419152255_306.pdf
https://www.researchgate.net/profile/Peer-Adelt/publication/356943930_Register_and_Instruction_Coverage_Analysis_for_Different_RISC-V_ISA_Modules/links/61b3b7654b318a6970d1c7d6/Register-and-Instruction-Coverage-Analysis-for-Different-RISC-V-ISA-Modules.pdf
https://arxiv.org/pdf/2101.05591
https://library.oapen.org/bitstream/handle/20.500.12657/51064/E-Book_Proceedings%20of%20the%2021st%20Conference%20on%20Formal%20Methods%20in%20Computer-Aided%20Design%20%20%20FMCAD%202021.pdf?sequence=1#page=24
https://carrv.github.io/2021/papers/CARRV2021_paper_36_Blaise.pdf
https://www.researchgate.net/profile/Trong-Thuc-Hoang/publication/354144101_TEE_Boot_Procedure_with_Crypto-accelerators_in_RISC-V_Processors/links/61275eb9c69a4e48795a39fb/TEE-Boot-Procedure-with-Crypto-accelerators-in-RISC-V-Processors.pdf
https://arxiv.org/pdf/2212.05614.pdf?utm_source=dlvr.it&utm_medium=twitter
https://www.academia.edu/download/84424380/eldridge-velour-carrv2017.pdf
https://www.sld.cs.columbia.edu/pubs/mantovani_cicc20.pdf
https://riscv.org/wp-content/uploads/2015/06/riscv-zscale-workshop-june2015.pdf
https://arxiv.org/pdf/2012.02715
https://www.researchgate.net/profile/Alexander-Kamkin/publication/339819312_Open-Source_Validation_Suite_for_RISC-V/links/62bd717f88d96f1e6b2f476a/Open-Source-Validation-Suite-for-RISC-V.pdf
https://upcommons.upc.edu/bitstream/handle/2117/350176/DATE_2021_Coyote.pdf?sequence=1
https://iopscience.iop.org/article/10.1088/1742-6596/1976/1/012056/pdf
https://upcommons.upc.edu/bitstream/handle/2117/384912/sargantana_preprint.pdf?sequence=1
https://tvmconf.org/2018/slides/07-Jenq-Kuen-Lee.pdf
https://web.tecnico.ulisboa.pt/ist14551/papers/ISCAS19.pdf
https://www.mdpi.com/2072-666X/10/8/541/pdf
https://www.bsg.ai/papers/Rovinski_VLSI_Celerity_2019.pdf
https://www.mdpi.com/2079-9292/12/9/1986/pdf
http://www-inst.eecs.berkeley.edu/~cs250/fa13/handouts/lab2-riscv.pdf
https://arxiv.org/pdf/2305.13055
https://repositorium.sdum.uminho.pt/bitstream/1822/81760/1/CARRV2021_paper_52_Silva.pdf
https://scholar.archive.org/work/6xi6zz5ylbgnzk6j5k7hk2iolm/access/wayback/http://www-personal.umich.edu/~rovinski/pub/amarnath2017carbon.pdf
https://publications.hse.ru/pubs/share/direct/657563017.pdf
https://www.usenix.org/system/files/woot19-paper_barral.pdf
https://agra.informatik.uni-bremen.de/doc/konf/DDECS22_VPDD.pdf
https://arxiv.org/pdf/2308.02945
https://essuir.sumdu.edu.ua/bitstream/123456789/80515/1/Arul_Rathi_jnep_5_2020.pdf
https://arxiv.org/pdf/2002.12151
https://ieeexplore.ieee.org/iel7/5971803/9220748/09220763.pdf
https://raw.githubusercontent.com/rswinkle/riscv_book/master/references/Understanding_RISC_V_Calling_Convention.pdf
https://dl.acm.org/doi/pdf/10.1145/3555051.3555065
https://people.eecs.berkeley.edu/~bora/Journals/2017/JSSC-17-4.pdf
https://www.degruyter.com/document/doi/10.1515/cdbme-2022-1179/pdf
https://arxiv.org/pdf/1905.06825
https://faui1-files.informatik.uni-erlangen.de/public/publications/riscv-ss-paper.pdf
https://arxiv.org/pdf/2307.12648
http://people.eecs.berkeley.edu/~krste/papers/MemEncrypt-CARRV2020.pdf
https://dl.acm.org/doi/pdf/10.1145/3582016.3582024
https://arxiv.org/pdf/2111.01949
https://arxiv.org/pdf/2302.02969
https://dl.acm.org/doi/pdf/10.1145/3505253.3505257
https://dvcon-proceedings.org/wp-content/uploads/Evaluating-the-feasibility-of-a-RISCV-core-for-real-time-applications-using-a-virtual-prototype.pdf
https://agra.informatik.uni-bremen.de/doc/konf/ISQED2023_LW.pdf
https://carrv.github.io/2021/papers/CARRV2021_paper_88_Cowley.pdf
https://wp.nyu.edu/johann/wp-content/uploads/sites/4483/2020/11/park20_TCPMT_compressed.pdf
https://ics.jku.at/files/2023GLSVLSI_GUI-VP_Kit.pdf
https://people.ece.cornell.edu/berkin/ilbeyi-pydgin-riscv2016.pdf
https://www.researchgate.net/profile/Loo-Tung-Lun/publication/371663642_Design_and_Implementation_of_Secure_Boot_Architecture_on_RISC-V_using_FPGA/links/649b580e8de7ed28ba5cbb62/Design-and-implementation-of-secure-boot-architecture-on-RISC-V-using-FPGA.pdf
https://dl.acm.org/doi/pdf/10.1145/3408877.3432472
https://agra.informatik.uni-bremen.de/doc/konf/DDECS2022WZ.pdf
https://www.mdpi.com/1424-8220/22/16/5981/pdf
https://arxiv.org/pdf/2306.09905
https://www.jstage.jst.go.jp/article/elex/17/20/17_17.20200282/_pdf
https://eprint.iacr.org/2021/1117.pdf
https://arxiv.org/pdf/2303.08706
https://riscv-europe.org/media/proceedings/posters/2023-06-07-Peter-RUGG-abstract.pdf
https://pulp-platform.org/docs/ESSCIRC_2022_id6095_Darkside_AGarofalo.pdf
https://www.researchgate.net/profile/Aneesh-Raveendran/publication/281204187_RISC-V_out-of-order_data_conversion_co-processor/links/55db03bc08aec156b9aea3b5/RISC-V-out-of-order-data-conversion-co-processor.pdf
https://www.researchgate.net/profile/Tao-Lu-10/publication/353274216_Exploring_Storage_Device_Characteristics_of_A_RISC-V_Little-core_SoC/links/61702678766c4a211cfe1e3e/Exploring-Storage-Device-Characteristics-of-A-RISC-V-Little-core-SoC.pdf
https://ieeexplore.ieee.org/iel7/6287639/9668973/09885211.pdf
https://upcommons.upc.edu/bitstream/handle/2117/382717/MDAT3226709.pdf?sequence=1
https://arxiv.org/pdf/2304.06167
https://carrv.github.io/2017/papers/vega-rviov-carrv2017.pdf
https://hpcas.inesc-id.pt/~handle/papers/MSc_JoaoRodrigues_2019.pdf
https://people.bu.edu/joshi/files/rvmlpu-barc-2020.pdf
https://trepo.tuni.fi/bitstream/handle/10024/143504/OpenASIP_RISC_V_ASAP_2022_.pdf?sequence=1
http://www.cslab.ece.ntua.gr/~knikas/files/papers/2020-fpl-tlb_riscv.pdf
https://arxiv.org/pdf/2303.12128
https://www.bsg.ai/papers/theses/Shashank_Thesis_Final.pdf
https://dl.acm.org/doi/pdf/10.1145/3489517.3530552
https://arxiv.org/pdf/2210.09196
https://www.researchgate.net/profile/Woorham-Bae/publication/330231434_A_Generated_Multirate_Signal_Analysis_RISC-V_SoC_in_16nm_FinFET/links/60d67994299bf1ea9ebe5280/A-Generated-Multirate-Signal-Analysis-RISC-V-SoC-in-16nm-FinFET.pdf
https://arxiv.org/pdf/2302.07104
https://arxiv.org/pdf/2305.08415
https://arxiv.org/pdf/2306.15562
https://iopscience.iop.org/article/10.1088/1742-6596/1693/1/012192/pdf
https://arxiv.org/pdf/2110.10857
https://iopscience.iop.org/article/10.1088/1742-6596/1631/1/012002/pdf
https://riscv.org/wp-content/uploads/2015/02/riscv-rocket-chip-generator-tutorial-hpca2015.pdf
https://dl.acm.org/doi/pdf/10.1145/3568562.3568634
https://www.ovpworld.org/documents/Imperas_EW2018_RISCV_Timing_Estimation_slides.pdf
https://scholar.archive.org/work/s3u4d4ni3rds3fe3djmgzazx2y/access/wayback/https://leopard.tu-braunschweig.de/servlets/MCRFileNodeServlet/dbbs_derivate_00050474/riscv-framework-zweitpublikation.pdf
https://hal-cea.archives-ouvertes.fr/cea-01893469/file/2018-05-07-RiscV-Workshop-appoximate-poster.pdf
https://carrv.github.io/2018/papers/CARRV_2018_paper_5.pdf
https://research.tue.nl/files/169647601/Berg_S._ES_CSE.pdf
https://arxiv.org/pdf/2305.01983
https://hal.science/hal-02055464/file/SAMOS.pdf
https://carrv.github.io/2022/papers/CARRV2022_paper_6_Malenko.pdf
https://li3tuo4.github.io/pub/dow-dac.pdf
https://www.diva-portal.org/smash/get/diva2:1710826/FULLTEXT01.pdf
https://www.mdpi.com/2410-387X/6/3/38/pdf
https://dvcon-proceedings.org/wp-content/uploads/property-driven-development-of-a-risc-v-cpu-paper.pdf
https://arxiv.org/pdf/2105.08712
https://ieeexplore.ieee.org/ielaam/4/8746734/8738896-aam.pdf
https://agra.informatik.uni-bremen.de/doc/konf/FDL_21_ams-vp.pdf
https://carrv.github.io/2018/papers/CARRV_2018_paper_10.pdf
https://carrv.github.io/2020/papers/CARRV2020_paper_4_Cheng.pdf
https://arxiv.org/pdf/2305.00512
https://ris.utwente.nl/ws/files/292213581/Preventing_Soft_Errors_and_Hardware_Trojans_in_RISC_V_Cores.pdf
https://dvcon-proceedings.org/wp-content/uploads/rolling-the-dice-with-random-instructions-is-the-safe-bet-on-risc-v-verification.pdf
https://past.date-conference.com/proceedings-archive/2021/pdf/1833.pdf
https://arxiv.org/pdf/2210.04683
https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/582612/rvfplib.pdf?sequence=1
https://www.academia.edu/download/47610826/J0603025964.pdf
https://arxiv.org/pdf/2307.04148
https://indico.cern.ch/event/1127562/contributions/4904539/attachments/2511578/4319312/20220921_twepp.pdf
https://www.researchgate.net/profile/Daniel-Truesdell-2/publication/362204985_NanoWattch_A_Self-Powered_3-nW_RISC-V_SoC_Operable_from_160mV_Photovoltaic_Input_with_Integrated_Temperature_Sensing_and_Adaptive_Performance_Scaling/links/62e0aa077782323cf17e27f0/NanoWattch-A-Self-Powered-3-nW-RISC-V-SoC-Operable-from-160mV-Photovoltaic-Input-with-Integrated-Temperature-Sensing-and-Adaptive-Performance-Scaling.pdf
https://escholarship.org/content/qt2476f8tv/qt2476f8tv.pdf
https://arxiv.org/pdf/1908.11648
https://chesterrep.openrepository.com/bitstream/handle/10034/627135/Paper_96-Watchdog_Monitoring_for_Detecting_and_Handling_of_Control_Flow_Hijack.pdf?sequence=3&isAllowed=y
https://www.esa.informatik.tu-darmstadt.de/assets/publications/materials/2022/2022_DAC_MD.pdf
https://arxiv.org/pdf/2302.03732
https://ieeexplore.ieee.org/iel7/6287639/8948470/09200617.pdf
https://arxiv.org/pdf/2305.09266
https://dl.acm.org/doi/pdf/10.1145/3372780.3378170
https://riscv.org/wp-content/uploads/2019/03/11.15-Shiva-Chen-Compiler-Support-For-Linker-Relaxation-in-RISC-V-2019-03-13.pdf
https://carrv.github.io/2021/slides/CARRV2021_slides_87_Adams.pdf
https://eprint.iacr.org/2021/1552.pdf
https://dl.acm.org/doi/pdf/10.1145/3453688.3461517
https://arxiv.org/pdf/2301.10005
https://arxiv.org/pdf/2306.01797
https://arxiv.org/pdf/2306.09501
https://lists.riscv.org/g/tech-crypto-ext/attachment/259/0/riscv-crypto-spec-v0.6.1.pdf
https://eprint.iacr.org/2019/936.pdf
https://csrc.nist.gov/CSRC/media/Presentations/will-the-future-lightweight-standard-be-risc-v-fri/images-media/session4-yalcin-will-future-lw-standard-be-risc-v-friendly.pdf
https://agra.informatik.uni-bremen.de/doc/konf/COINS2023_SP.pdf
http://www.cs.columbia.edu/~luca/research/chiu_RAGE23.pdf
https://aaltodoc.aalto.fi/bitstream/handle/123456789/121616/master_Zhang_Lin_2023.pdf?sequence=1
https://arxiv.org/pdf/2208.03631
https://pdfs.semanticscholar.org/59ff/80914a51de394ce058b03325460fe5e4a719.pdf
