Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 20 20:56:46 2021
| Host         : henry-VirtualBox running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file tbird_control_sets_placed.rpt
| Design       : tbird
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |              66 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_gen_inst/inst/clk_100 |                                     |                                   |                2 |              3 |         1.50 |
|  slowClk                   | FSM_sequential_currState[3]_i_1_n_0 | slowReset                         |                2 |              4 |         2.00 |
|  slowClk                   |                                     |                                   |                4 |              7 |         1.75 |
|  clk_gen_inst/inst/clk_100 |                                     | rstPipe[7]_i_1_n_0                |                3 |              8 |         2.67 |
|  slowClk                   |                                     | rst                               |                4 |              8 |         2.00 |
|  clk_gen_inst/inst/clk_100 |                                     | hzd_debouncer/counter[31]_i_1_n_0 |               14 |             32 |         2.29 |
|  clk_gen_inst/inst/clk_100 |                                     | rst                               |               14 |             34 |         2.43 |
+----------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+


