
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_HLS_accel_1_0/system_HLS_accel_1_0.dcp' for cell 'system_i/HLS_accel_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.dcp' for cell 'system_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_processing_system7_1_0/system_processing_system7_1_0.dcp' for cell 'system_i/processing_system7_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_xlconcat_1_0/system_xlconcat_1_0.dcp' for cell 'system_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'system_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'system_i/axi_dma_1/U0'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'system_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'system_i/proc_sys_reset/U0'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'system_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'system_i/proc_sys_reset/U0'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_processing_system7_1_0/system_processing_system7_1_0.xdc] for cell 'system_i/processing_system7_1/inst'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_processing_system7_1_0/system_processing_system7_1_0.xdc] for cell 'system_i/processing_system7_1/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_HLS_accel_1_0/system_HLS_accel_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_processing_system7_1_0/system_processing_system7_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'system_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'system_i/axi_dma_1/U0'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/CENG3430/Lab09_1/Lab09_1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 670.090 ; gain = 433.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.808 . Memory (MB): peak = 677.988 ; gain = 7.898
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1334bd988

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 34 inverter(s) to 550 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19f10910a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1242.230 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1031 cells.
Phase 2 Constant propagation | Checksum: 1a4811b43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.230 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18022 unconnected nets.
INFO: [Opt 31-11] Eliminated 1236 unconnected cells.
Phase 3 Sweep | Checksum: 242ecdcce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.230 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1ae4fc917

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1242.230 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1242.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ae4fc917

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1242.230 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 142
Ending PowerOpt Patch Enables Task | Checksum: 1a839acd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1639.355 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a839acd0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1639.355 ; gain = 397.125
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1639.355 ; gain = 969.266
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U31/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U4/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U5/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U6/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U7/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U8/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U9/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba922e70

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 9d3b4715

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 9d3b4715

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9d3b4715

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18a431b8b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a431b8b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 734ac93e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: af45e07c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f043b38

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a1a47a49

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d456e850

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: eee56080

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14ba06a82

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14ba06a82

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.854. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 152bb7d7b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 152bb7d7b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152bb7d7b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 152bb7d7b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f928aa7d

Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f928aa7d

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1639.355 ; gain = 0.000
Ending Placer Task | Checksum: a839adea

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1639.355 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1639.355 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1639.355 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1639.355 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1639.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5b8f2f35 ConstDB: 0 ShapeSum: 4caa7eb5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17573f1a2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17573f1a2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17573f1a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17573f1a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.355 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19ed71a55

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=-0.296 | THS=-231.151|

Phase 2 Router Initialization | Checksum: 1e98f92d0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b2481b86

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2099
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11a629dea

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17a6be8f3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ca2a37c1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c5024140

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: f30de5c0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13be19229

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 13be19229

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13be19229

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13be19229

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 13be19229

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18bc609df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.874  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3e386c8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1639.355 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1a3e386c8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.75003 %
  Global Horizontal Routing Utilization  = 8.09702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b1bee55d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b1bee55d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13f4fed6e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.355 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.874  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13f4fed6e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1639.355 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1639.355 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/CENG3430/Lab09_1/Lab09_1.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1639.355 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1703.574 ; gain = 64.219
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U0/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U1/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U10/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U11/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U12/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U13/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U14/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U15/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U16/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U17/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U18/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U19/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U2/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U20/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U21/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U22/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U23/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U24/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U25/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U26/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U27/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U28/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U29/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U3/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/HLS_accel_1/U0/grp_mmult_hw_float_32_s_fu_1278/HLS_accel_fadd_32bkb_U30/HLS_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 481 Warnings, 192 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2105.535 ; gain = 401.961
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 01:45:10 2022...
