/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [28:0] _01_;
  wire [7:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~((celloutsig_0_5z[9] | celloutsig_0_6z) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_0z[9] | in_data[26]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z[3] | 1'h1) & (1'h0 | in_data[128]));
  assign celloutsig_1_10z = celloutsig_1_7z ^ celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_9z ^ celloutsig_1_3z;
  assign celloutsig_0_3z = celloutsig_0_1z[2] ^ celloutsig_0_0z[8];
  assign celloutsig_0_4z = celloutsig_0_0z[8] ^ in_data[13];
  assign celloutsig_0_16z = celloutsig_0_7z[0] ^ celloutsig_0_13z;
  assign celloutsig_0_10z = ~(celloutsig_0_4z ^ celloutsig_0_9z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z ^ celloutsig_0_1z[3]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z ^ celloutsig_0_9z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z ^ celloutsig_0_13z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ in_data[8]);
  assign celloutsig_1_1z = ~(in_data[102] ^ in_data[127]);
  always_ff @(negedge celloutsig_1_10z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 29'h00000000;
    else _01_ <= in_data[33:5];
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 8'h00;
    else _18_ <= { in_data[174:173], celloutsig_1_7z, celloutsig_1_4z };
  assign { _02_[7:4], _00_, _02_[2:0] } = _18_;
  assign celloutsig_0_6z = celloutsig_0_1z == { _01_[10:8], celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[130:128] == { in_data[190:189], 1'h1 };
  assign celloutsig_0_7z = { in_data[63:58], celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_7z[6:3], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, celloutsig_0_12z[17:12] };
  assign celloutsig_1_4z = { 1'h1, celloutsig_1_1z, celloutsig_1_1z, 1'h0, celloutsig_1_1z } % { 1'h1, in_data[130:127] };
  assign celloutsig_0_1z = celloutsig_0_0z[12:9] >> celloutsig_0_0z[4:1];
  assign celloutsig_0_0z = in_data[87:75] >> in_data[77:65];
  assign celloutsig_0_5z = celloutsig_0_0z[10:0] >> in_data[23:13];
  assign celloutsig_0_12z = { _01_[23:8], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z } >> { celloutsig_0_0z[9:7], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_12z[17:1], celloutsig_0_16z } >> { _01_[23:17], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_9z = ~_00_;
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[17:0] } = { celloutsig_1_13z, celloutsig_1_10z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
