INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/subckt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module basic_unit_ha_and
INFO: [VRFC 10-311] analyzing module basic_unit_ha_nand
INFO: [VRFC 10-311] analyzing module basic_unit_fa_and
INFO: [VRFC 10-311] analyzing module basic_unit_fa_nand
INFO: [VRFC 10-311] analyzing module basic_unit_first_line
INFO: [VRFC 10-311] analyzing module basic_unit_line
INFO: [VRFC 10-311] analyzing module basic_unit_last_line
INFO: [VRFC 10-311] analyzing module adder_9bit_unit
INFO: [VRFC 10-311] analyzing module adder_24bit
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/fused_signed_mac_32p8t8_2x24p8t4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fused_signed_mac_32p8t8_2x24p8t4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/courses/lab1/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
