//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_20 // -- Begin function triton_poi_fused_cat_20
                                        // @triton_poi_fused_cat_20
.visible .entry triton_poi_fused_cat_20(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_12,
	.param .u32 triton_poi_fused_cat_20_param_13
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<258>;
	.reg .b16 	%rs<510>;
	.reg .b32 	%r<1499>;
	.reg .f32 	%f<193>;
	.reg .b64 	%rd<209>;
	.loc	1 19 0                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:19:0

// %bb.0:
	ld.param.u64 	%rd99, [triton_poi_fused_cat_20_param_0];
	ld.param.u64 	%rd100, [triton_poi_fused_cat_20_param_1];
$L__tmp0:
	.loc	1 21 28                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:21:33
	shl.b32 	%r202, %r1, 10;
	ld.param.u64 	%rd101, [triton_poi_fused_cat_20_param_2];
	ld.param.u64 	%rd102, [triton_poi_fused_cat_20_param_3];
	.loc	1 22 36                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:22:36
	mov.u32 	%r203, %tid.x;
	shl.b32 	%r204, %r203, 2;
	ld.param.u64 	%rd103, [triton_poi_fused_cat_20_param_4];
	and.b32  	%r205, %r204, 508;
	ld.param.u64 	%rd104, [triton_poi_fused_cat_20_param_5];
	.loc	1 22 23                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:22:23
	or.b32  	%r206, %r202, %r205;
	ld.param.u64 	%rd105, [triton_poi_fused_cat_20_param_6];
	or.b32  	%r207, %r206, 1;
	ld.param.u64 	%rd106, [triton_poi_fused_cat_20_param_7];
	or.b32  	%r208, %r206, 2;
	ld.param.u64 	%rd107, [triton_poi_fused_cat_20_param_8];
	or.b32  	%r209, %r206, 3;
	ld.param.u64 	%rd108, [triton_poi_fused_cat_20_param_9];
	or.b32  	%r210, %r206, 512;
	ld.param.u64 	%rd109, [triton_poi_fused_cat_20_param_10];
	or.b32  	%r211, %r206, 513;
	ld.param.u64 	%rd110, [triton_poi_fused_cat_20_param_11];
	or.b32  	%r212, %r206, 514;
	ld.param.u64 	%rd111, [triton_poi_fused_cat_20_param_12];
	or.b32  	%r213, %r206, 515;
	.loc	1 23 21                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:23:21
	setp.lt.s32 	%p193, %r206, 7988544;
	setp.lt.s32 	%p194, %r210, 7988544;
	.loc	1 24 21                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:24:21
	mul.hi.s32 	%r214, %r206, 424194301;
	shr.u32 	%r215, %r214, 31;
	shr.s32 	%r216, %r214, 3;
	add.s32 	%r217, %r216, %r215;
	mul.hi.s32 	%r218, %r207, 424194301;
	shr.u32 	%r219, %r218, 31;
	shr.s32 	%r220, %r218, 3;
	add.s32 	%r221, %r220, %r219;
	mul.hi.s32 	%r222, %r208, 424194301;
	shr.u32 	%r223, %r222, 31;
	shr.s32 	%r224, %r222, 3;
	add.s32 	%r225, %r224, %r223;
	mul.hi.s32 	%r226, %r209, 424194301;
	shr.u32 	%r227, %r226, 31;
	shr.s32 	%r228, %r226, 3;
	add.s32 	%r229, %r228, %r227;
	mul.hi.s32 	%r230, %r210, 424194301;
	shr.u32 	%r231, %r230, 31;
	shr.s32 	%r232, %r230, 3;
	add.s32 	%r233, %r232, %r231;
	mul.hi.s32 	%r234, %r211, 424194301;
	shr.u32 	%r235, %r234, 31;
	shr.s32 	%r236, %r234, 3;
	add.s32 	%r237, %r236, %r235;
	mul.hi.s32 	%r238, %r212, 424194301;
	shr.u32 	%r239, %r238, 31;
	shr.s32 	%r240, %r238, 3;
	add.s32 	%r241, %r240, %r239;
	mul.hi.s32 	%r242, %r213, 424194301;
	shr.u32 	%r243, %r242, 31;
	shr.s32 	%r244, %r242, 3;
	add.s32 	%r245, %r244, %r243;
	.loc	1 24 27                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:24:27
	mul.hi.s32 	%r246, %r245, 1427010549;
	shr.u32 	%r247, %r246, 31;
	shr.s32 	%r248, %r246, 13;
	add.s32 	%r249, %r248, %r247;
	mul.lo.s32 	%r250, %r249, 24656;
	sub.s32 	%r251, %r245, %r250;
	mul.hi.s32 	%r252, %r241, 1427010549;
	shr.u32 	%r253, %r252, 31;
	shr.s32 	%r254, %r252, 13;
	add.s32 	%r255, %r254, %r253;
	mul.lo.s32 	%r256, %r255, 24656;
	sub.s32 	%r257, %r241, %r256;
	mul.hi.s32 	%r258, %r237, 1427010549;
	shr.u32 	%r259, %r258, 31;
	shr.s32 	%r260, %r258, 13;
	add.s32 	%r261, %r260, %r259;
	mul.lo.s32 	%r262, %r261, 24656;
	sub.s32 	%r263, %r237, %r262;
	mul.hi.s32 	%r264, %r233, 1427010549;
	shr.u32 	%r265, %r264, 31;
	shr.s32 	%r266, %r264, 13;
	add.s32 	%r267, %r266, %r265;
	mul.lo.s32 	%r268, %r267, 24656;
	sub.s32 	%r269, %r233, %r268;
	mul.hi.s32 	%r270, %r229, 1427010549;
	shr.u32 	%r271, %r270, 31;
	shr.s32 	%r272, %r270, 13;
	add.s32 	%r273, %r272, %r271;
	mul.lo.s32 	%r274, %r273, 24656;
	sub.s32 	%r275, %r229, %r274;
	mul.hi.s32 	%r276, %r225, 1427010549;
	shr.u32 	%r277, %r276, 31;
	shr.s32 	%r278, %r276, 13;
	add.s32 	%r279, %r278, %r277;
	mul.lo.s32 	%r280, %r279, 24656;
	sub.s32 	%r281, %r225, %r280;
	mul.hi.s32 	%r282, %r221, 1427010549;
	shr.u32 	%r283, %r282, 31;
	shr.s32 	%r284, %r282, 13;
	add.s32 	%r285, %r284, %r283;
	mul.lo.s32 	%r286, %r285, 24656;
	sub.s32 	%r287, %r221, %r286;
	mul.hi.s32 	%r288, %r217, 1427010549;
	shr.u32 	%r289, %r288, 31;
	shr.s32 	%r290, %r288, 13;
	add.s32 	%r291, %r290, %r289;
	mul.lo.s32 	%r292, %r291, 24656;
	sub.s32 	%r293, %r217, %r292;
	.loc	1 26 19                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:26:19
	mul.hi.s32 	%r295, %r206, 281878627;
	shr.u32 	%r296, %r295, 31;
	shr.s32 	%r297, %r295, 17;
	add.s32 	%r298, %r297, %r296;
	mul.hi.s32 	%r300, %r210, 281878627;
	shr.u32 	%r301, %r300, 31;
	shr.s32 	%r302, %r300, 17;
	add.s32 	%r303, %r302, %r301;
	.loc	1 32 18                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:32:18
	setp.lt.s32 	%p195, %r293, 16384;
	setp.lt.s32 	%p196, %r287, 16384;
	setp.lt.s32 	%p197, %r281, 16384;
	setp.lt.s32 	%p198, %r275, 16384;
	setp.lt.s32 	%p199, %r269, 16384;
	setp.lt.s32 	%p200, %r263, 16384;
	setp.lt.s32 	%p201, %r257, 16384;
	setp.lt.s32 	%p202, %r251, 16384;
	.loc	1 33 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:47
	mul.lo.s32 	%r304, %r298, 1997136;
	sub.s32 	%r305, %r206, %r304;
	mul.hi.s32 	%r306, %r207, 281878627;
	shr.u32 	%r307, %r306, 31;
	shr.s32 	%r308, %r306, 17;
	add.s32 	%r309, %r308, %r307;
	mul.lo.s32 	%r310, %r309, 1997136;
	sub.s32 	%r311, %r207, %r310;
	mul.hi.s32 	%r312, %r208, 281878627;
	shr.u32 	%r313, %r312, 31;
	shr.s32 	%r314, %r312, 17;
	add.s32 	%r315, %r314, %r313;
	mul.lo.s32 	%r316, %r315, 1997136;
	sub.s32 	%r317, %r208, %r316;
	mul.hi.s32 	%r318, %r209, 281878627;
	shr.u32 	%r319, %r318, 31;
	shr.s32 	%r320, %r318, 17;
	add.s32 	%r321, %r320, %r319;
	mul.lo.s32 	%r322, %r321, 1997136;
	sub.s32 	%r323, %r209, %r322;
	mul.lo.s32 	%r324, %r303, 1997136;
	sub.s32 	%r325, %r210, %r324;
	mul.hi.s32 	%r326, %r211, 281878627;
	shr.u32 	%r327, %r326, 31;
	shr.s32 	%r328, %r326, 17;
	add.s32 	%r329, %r328, %r327;
	mul.lo.s32 	%r330, %r329, 1997136;
	sub.s32 	%r331, %r211, %r330;
	mul.hi.s32 	%r332, %r212, 281878627;
	shr.u32 	%r333, %r332, 31;
	shr.s32 	%r334, %r332, 17;
	add.s32 	%r335, %r334, %r333;
	mul.lo.s32 	%r336, %r335, 1997136;
	sub.s32 	%r337, %r212, %r336;
	mul.hi.s32 	%r338, %r213, 281878627;
	shr.u32 	%r339, %r338, 31;
	shr.s32 	%r340, %r338, 17;
	add.s32 	%r341, %r340, %r339;
	mul.lo.s32 	%r342, %r341, 1997136;
	sub.s32 	%r343, %r213, %r342;
	.loc	1 33 65                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:65
	mul.lo.s32 	%r344, %r298, 1327104;
	mul.lo.s32 	%r345, %r303, 1327104;
	.loc	1 33 57                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:57
	add.s32 	%r346, %r344, %r305;
	add.s32 	%r347, %r344, %r311;
	add.s32 	%r348, %r344, %r317;
	add.s32 	%r349, %r344, %r323;
	add.s32 	%r350, %r345, %r325;
	add.s32 	%r351, %r345, %r331;
	add.s32 	%r352, %r345, %r337;
	add.s32 	%r353, %r345, %r343;
	.loc	1 33 72                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:72
	mul.hi.s32 	%r354, %r346, 424194301;
	shr.u32 	%r355, %r354, 31;
	shr.s32 	%r356, %r354, 17;
	add.s32 	%r357, %r356, %r355;
	mul.hi.s32 	%r358, %r347, 424194301;
	shr.u32 	%r359, %r358, 31;
	shr.s32 	%r360, %r358, 17;
	add.s32 	%r361, %r360, %r359;
	mul.hi.s32 	%r362, %r348, 424194301;
	shr.u32 	%r363, %r362, 31;
	shr.s32 	%r364, %r362, 17;
	add.s32 	%r365, %r364, %r363;
	mul.hi.s32 	%r366, %r349, 424194301;
	shr.u32 	%r367, %r366, 31;
	shr.s32 	%r368, %r366, 17;
	add.s32 	%r369, %r368, %r367;
	mul.hi.s32 	%r370, %r350, 424194301;
	shr.u32 	%r371, %r370, 31;
	shr.s32 	%r372, %r370, 17;
	add.s32 	%r373, %r372, %r371;
	mul.hi.s32 	%r374, %r351, 424194301;
	shr.u32 	%r375, %r374, 31;
	shr.s32 	%r376, %r374, 17;
	add.s32 	%r377, %r376, %r375;
	mul.hi.s32 	%r378, %r352, 424194301;
	shr.u32 	%r379, %r378, 31;
	shr.s32 	%r380, %r378, 17;
	add.s32 	%r381, %r380, %r379;
	mul.hi.s32 	%r382, %r353, 424194301;
	shr.u32 	%r383, %r382, 31;
	shr.s32 	%r384, %r382, 17;
	add.s32 	%r385, %r384, %r383;
	.loc	1 33 83                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:83
	cvt.u16.u32 	%rs1, %r357;
	shr.s16 	%rs2, %rs1, 15;
	shr.u16 	%rs3, %rs2, 14;
	add.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs4, -4;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.s32.s16 	%r386, %rs6;
	cvt.u16.u32 	%rs7, %r361;
	shr.s16 	%rs8, %rs7, 15;
	shr.u16 	%rs9, %rs8, 14;
	add.s16 	%rs10, %rs7, %rs9;
	and.b16  	%rs11, %rs10, -4;
	sub.s16 	%rs12, %rs7, %rs11;
	cvt.s32.s16 	%r387, %rs12;
	cvt.u16.u32 	%rs13, %r365;
	shr.s16 	%rs14, %rs13, 15;
	shr.u16 	%rs15, %rs14, 14;
	add.s16 	%rs16, %rs13, %rs15;
	and.b16  	%rs17, %rs16, -4;
	sub.s16 	%rs18, %rs13, %rs17;
	cvt.s32.s16 	%r388, %rs18;
	cvt.u16.u32 	%rs19, %r369;
	shr.s16 	%rs20, %rs19, 15;
	shr.u16 	%rs21, %rs20, 14;
	add.s16 	%rs22, %rs19, %rs21;
	and.b16  	%rs23, %rs22, -4;
	sub.s16 	%rs24, %rs19, %rs23;
	cvt.s32.s16 	%r389, %rs24;
	cvt.u16.u32 	%rs25, %r373;
	shr.s16 	%rs26, %rs25, 15;
	shr.u16 	%rs27, %rs26, 14;
	add.s16 	%rs28, %rs25, %rs27;
	and.b16  	%rs29, %rs28, -4;
	sub.s16 	%rs30, %rs25, %rs29;
	cvt.s32.s16 	%r390, %rs30;
	cvt.u16.u32 	%rs31, %r377;
	shr.s16 	%rs32, %rs31, 15;
	shr.u16 	%rs33, %rs32, 14;
	add.s16 	%rs34, %rs31, %rs33;
	and.b16  	%rs35, %rs34, -4;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.s32.s16 	%r391, %rs36;
	cvt.u16.u32 	%rs37, %r381;
	shr.s16 	%rs38, %rs37, 15;
	shr.u16 	%rs39, %rs38, 14;
	add.s16 	%rs40, %rs37, %rs39;
	and.b16  	%rs41, %rs40, -4;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.s32.s16 	%r392, %rs42;
	cvt.u16.u32 	%rs43, %r385;
	shr.s16 	%rs44, %rs43, 15;
	shr.u16 	%rs45, %rs44, 14;
	add.s16 	%rs46, %rs43, %rs45;
	and.b16  	%rs47, %rs46, -4;
	sub.s16 	%rs48, %rs43, %rs47;
	cvt.s32.s16 	%r393, %rs48;
	.loc	1 33 108                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:108
	mul.hi.s32 	%r394, %r305, 424194301;
	shr.u32 	%r395, %r394, 31;
	shr.s32 	%r396, %r394, 17;
	add.s32 	%r397, %r396, %r395;
	mul.lo.s32 	%r398, %r397, 1327104;
	sub.s32 	%r399, %r305, %r398;
	mul.hi.s32 	%r400, %r311, 424194301;
	shr.u32 	%r401, %r400, 31;
	shr.s32 	%r402, %r400, 17;
	add.s32 	%r403, %r402, %r401;
	mul.lo.s32 	%r404, %r403, 1327104;
	sub.s32 	%r405, %r311, %r404;
	mul.hi.s32 	%r406, %r317, 424194301;
	shr.u32 	%r407, %r406, 31;
	shr.s32 	%r408, %r406, 17;
	add.s32 	%r409, %r408, %r407;
	mul.lo.s32 	%r410, %r409, 1327104;
	sub.s32 	%r411, %r317, %r410;
	mul.hi.s32 	%r412, %r323, 424194301;
	shr.u32 	%r413, %r412, 31;
	shr.s32 	%r414, %r412, 17;
	add.s32 	%r415, %r414, %r413;
	mul.lo.s32 	%r416, %r415, 1327104;
	sub.s32 	%r417, %r323, %r416;
	mul.hi.s32 	%r418, %r325, 424194301;
	shr.u32 	%r419, %r418, 31;
	shr.s32 	%r420, %r418, 17;
	add.s32 	%r421, %r420, %r419;
	mul.lo.s32 	%r422, %r421, 1327104;
	sub.s32 	%r423, %r325, %r422;
	mul.hi.s32 	%r424, %r331, 424194301;
	shr.u32 	%r425, %r424, 31;
	shr.s32 	%r426, %r424, 17;
	add.s32 	%r427, %r426, %r425;
	mul.lo.s32 	%r428, %r427, 1327104;
	sub.s32 	%r429, %r331, %r428;
	mul.hi.s32 	%r430, %r337, 424194301;
	shr.u32 	%r431, %r430, 31;
	shr.s32 	%r432, %r430, 17;
	add.s32 	%r433, %r432, %r431;
	mul.lo.s32 	%r434, %r433, 1327104;
	sub.s32 	%r435, %r337, %r434;
	mul.hi.s32 	%r436, %r343, 424194301;
	shr.u32 	%r437, %r436, 31;
	shr.s32 	%r438, %r436, 17;
	add.s32 	%r439, %r438, %r437;
	mul.lo.s32 	%r440, %r439, 1327104;
	sub.s32 	%r441, %r343, %r440;
	.loc	1 33 91                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:91
	mad.lo.s32 	%r442, %r386, 1327104, %r399;
	mad.lo.s32 	%r443, %r387, 1327104, %r405;
	mad.lo.s32 	%r444, %r388, 1327104, %r411;
	mad.lo.s32 	%r445, %r389, 1327104, %r417;
	mad.lo.s32 	%r446, %r390, 1327104, %r423;
	mad.lo.s32 	%r447, %r391, 1327104, %r429;
	mad.lo.s32 	%r448, %r392, 1327104, %r435;
	mad.lo.s32 	%r449, %r393, 1327104, %r441;
	.loc	1 33 30                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:30
	mul.wide.s32 	%rd112, %r442, 4;
	add.s64 	%rd1, %rd99, %rd112;
	mul.wide.s32 	%rd113, %r443, 4;
	add.s64 	%rd2, %rd99, %rd113;
	mul.wide.s32 	%rd114, %r444, 4;
	add.s64 	%rd3, %rd99, %rd114;
	mul.wide.s32 	%rd115, %r445, 4;
	add.s64 	%rd4, %rd99, %rd115;
	mul.wide.s32 	%rd116, %r446, 4;
	add.s64 	%rd5, %rd99, %rd116;
	mul.wide.s32 	%rd117, %r447, 4;
	add.s64 	%rd6, %rd99, %rd117;
	mul.wide.s32 	%rd118, %r448, 4;
	add.s64 	%rd7, %rd99, %rd118;
	mul.wide.s32 	%rd119, %r449, 4;
	add.s64 	%rd8, %rd99, %rd119;
	.loc	1 33 127                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:127
	and.pred  	%p1, %p193, %p195;
	and.pred  	%p3, %p196, %p193;
	and.pred  	%p5, %p197, %p193;
	and.pred  	%p7, %p198, %p193;
	and.pred  	%p9, %p194, %p199;
	and.pred  	%p11, %p194, %p200;
	and.pred  	%p13, %p194, %p201;
	and.pred  	%p15, %p194, %p202;
	mov.b32 	%r3, 0;
	.loc	1 33 120                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:120
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p5 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p7 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f4, %r8;
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f5, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f6, %r12;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p13 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f7, %r14;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p15 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f8, %r16;
	.loc	1 34 50                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:50
	shr.s32 	%r450, %r305, 31;
	shr.u32 	%r451, %r450, 20;
	add.s32 	%r452, %r305, %r451;
	shr.u32 	%r453, %r452, 12;
	shr.s32 	%r454, %r311, 31;
	shr.u32 	%r455, %r454, 20;
	add.s32 	%r456, %r311, %r455;
	shr.u32 	%r457, %r456, 12;
	shr.s32 	%r458, %r317, 31;
	shr.u32 	%r459, %r458, 20;
	add.s32 	%r460, %r317, %r459;
	shr.u32 	%r461, %r460, 12;
	shr.s32 	%r462, %r323, 31;
	shr.u32 	%r463, %r462, 20;
	add.s32 	%r464, %r323, %r463;
	shr.u32 	%r465, %r464, 12;
	shr.s32 	%r466, %r325, 31;
	shr.u32 	%r467, %r466, 20;
	add.s32 	%r468, %r325, %r467;
	shr.u32 	%r469, %r468, 12;
	shr.s32 	%r470, %r331, 31;
	shr.u32 	%r471, %r470, 20;
	add.s32 	%r472, %r331, %r471;
	shr.u32 	%r473, %r472, 12;
	shr.s32 	%r474, %r337, 31;
	shr.u32 	%r475, %r474, 20;
	add.s32 	%r476, %r337, %r475;
	shr.u32 	%r477, %r476, 12;
	shr.s32 	%r478, %r343, 31;
	shr.u32 	%r479, %r478, 20;
	add.s32 	%r480, %r343, %r479;
	shr.u32 	%r481, %r480, 12;
	.loc	1 34 58                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:58
	cvt.u16.u32 	%rs49, %r453;
	mul.hi.s16 	%rs50, %rs49, 25891;
	shr.u16 	%rs51, %rs50, 15;
	shr.s16 	%rs52, %rs50, 7;
	add.s16 	%rs53, %rs52, %rs51;
	mul.lo.s16 	%rs54, %rs53, 324;
	sub.s16 	%rs55, %rs49, %rs54;
	cvt.u16.u32 	%rs56, %r457;
	mul.hi.s16 	%rs57, %rs56, 25891;
	shr.u16 	%rs58, %rs57, 15;
	shr.s16 	%rs59, %rs57, 7;
	add.s16 	%rs60, %rs59, %rs58;
	mul.lo.s16 	%rs61, %rs60, 324;
	sub.s16 	%rs62, %rs56, %rs61;
	cvt.u16.u32 	%rs63, %r461;
	mul.hi.s16 	%rs64, %rs63, 25891;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 7;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 324;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.u16.u32 	%rs70, %r465;
	mul.hi.s16 	%rs71, %rs70, 25891;
	shr.u16 	%rs72, %rs71, 15;
	shr.s16 	%rs73, %rs71, 7;
	add.s16 	%rs74, %rs73, %rs72;
	mul.lo.s16 	%rs75, %rs74, 324;
	sub.s16 	%rs76, %rs70, %rs75;
	cvt.u16.u32 	%rs77, %r469;
	mul.hi.s16 	%rs78, %rs77, 25891;
	shr.u16 	%rs79, %rs78, 15;
	shr.s16 	%rs80, %rs78, 7;
	add.s16 	%rs81, %rs80, %rs79;
	mul.lo.s16 	%rs82, %rs81, 324;
	sub.s16 	%rs83, %rs77, %rs82;
	cvt.u16.u32 	%rs84, %r473;
	mul.hi.s16 	%rs85, %rs84, 25891;
	shr.u16 	%rs86, %rs85, 15;
	shr.s16 	%rs87, %rs85, 7;
	add.s16 	%rs88, %rs87, %rs86;
	mul.lo.s16 	%rs89, %rs88, 324;
	sub.s16 	%rs90, %rs84, %rs89;
	cvt.u16.u32 	%rs91, %r477;
	mul.hi.s16 	%rs92, %rs91, 25891;
	shr.u16 	%rs93, %rs92, 15;
	shr.s16 	%rs94, %rs92, 7;
	add.s16 	%rs95, %rs94, %rs93;
	mul.lo.s16 	%rs96, %rs95, 324;
	sub.s16 	%rs97, %rs91, %rs96;
	cvt.u16.u32 	%rs98, %r481;
	mul.hi.s16 	%rs99, %rs98, 25891;
	shr.u16 	%rs100, %rs99, 15;
	shr.s16 	%rs101, %rs99, 7;
	add.s16 	%rs102, %rs101, %rs100;
	mul.lo.s16 	%rs103, %rs102, 324;
	sub.s16 	%rs104, %rs98, %rs103;
	.loc	1 34 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:31
	cvt.s32.s16 	%r482, %rs55;
	mul.wide.s32 	%rd120, %r482, 4;
	add.s64 	%rd9, %rd100, %rd120;
	cvt.s32.s16 	%r483, %rs62;
	mul.wide.s32 	%rd121, %r483, 4;
	add.s64 	%rd10, %rd100, %rd121;
	cvt.s32.s16 	%r484, %rs69;
	mul.wide.s32 	%rd122, %r484, 4;
	add.s64 	%rd11, %rd100, %rd122;
	cvt.s32.s16 	%r485, %rs76;
	mul.wide.s32 	%rd123, %r485, 4;
	add.s64 	%rd12, %rd100, %rd123;
	cvt.s32.s16 	%r486, %rs83;
	mul.wide.s32 	%rd124, %r486, 4;
	add.s64 	%rd13, %rd100, %rd124;
	cvt.s32.s16 	%r487, %rs90;
	mul.wide.s32 	%rd125, %r487, 4;
	add.s64 	%rd14, %rd100, %rd125;
	cvt.s32.s16 	%r488, %rs97;
	mul.wide.s32 	%rd126, %r488, 4;
	add.s64 	%rd15, %rd100, %rd126;
	cvt.s32.s16 	%r489, %rs104;
	mul.wide.s32 	%rd127, %r489, 4;
	add.s64 	%rd16, %rd100, %rd127;
	.loc	1 34 65                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:65
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd9 + 0 ];
	@!%p1 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f9, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r20 }, [ %rd10 + 0 ];
	@!%p3 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f10, %r20;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r22 }, [ %rd11 + 0 ];
	@!%p5 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f11, %r22;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r24 }, [ %rd12 + 0 ];
	@!%p7 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f12, %r24;
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r26 }, [ %rd13 + 0 ];
	@!%p9 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f13, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r28 }, [ %rd14 + 0 ];
	@!%p11 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f14, %r28;
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r30 }, [ %rd15 + 0 ];
	@!%p13 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f15, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r32 }, [ %rd16 + 0 ];
	@!%p15 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f16, %r32;
	.loc	1 35 18                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:35:18
	add.f32 	%f17, %f1, %f9;
	add.f32 	%f18, %f2, %f10;
	add.f32 	%f19, %f3, %f11;
	add.f32 	%f20, %f4, %f12;
	add.f32 	%f21, %f5, %f13;
	add.f32 	%f22, %f6, %f14;
	add.f32 	%f23, %f7, %f15;
	add.f32 	%f24, %f8, %f16;
	.loc	1 42 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:47
	add.s32 	%r490, %r305, -1327104;
	add.s32 	%r491, %r311, -1327104;
	add.s32 	%r492, %r317, -1327104;
	add.s32 	%r493, %r323, -1327104;
	add.s32 	%r494, %r325, -1327104;
	add.s32 	%r495, %r331, -1327104;
	add.s32 	%r496, %r337, -1327104;
	add.s32 	%r497, %r343, -1327104;
	.loc	1 42 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:75
	mul.lo.s32 	%r498, %r298, 497664;
	mul.lo.s32 	%r499, %r303, 497664;
	.loc	1 42 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:68
	add.s32 	%r500, %r490, %r498;
	add.s32 	%r501, %r498, %r491;
	add.s32 	%r502, %r498, %r492;
	add.s32 	%r503, %r498, %r493;
	add.s32 	%r504, %r494, %r499;
	add.s32 	%r505, %r495, %r499;
	add.s32 	%r506, %r496, %r499;
	add.s32 	%r507, %r497, %r499;
	.loc	1 42 82                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:82
	mul.hi.s32 	%r508, %r500, -2032597691;
	mad.lo.s32 	%r509, %r500, 1, %r508;
	shr.u32 	%r510, %r509, 31;
	shr.s32 	%r511, %r509, 18;
	add.s32 	%r512, %r511, %r510;
	mul.hi.s32 	%r513, %r501, -2032597691;
	mad.lo.s32 	%r514, %r501, 1, %r513;
	shr.u32 	%r515, %r514, 31;
	shr.s32 	%r516, %r514, 18;
	add.s32 	%r517, %r516, %r515;
	mul.hi.s32 	%r518, %r502, -2032597691;
	mad.lo.s32 	%r519, %r502, 1, %r518;
	shr.u32 	%r520, %r519, 31;
	shr.s32 	%r521, %r519, 18;
	add.s32 	%r522, %r521, %r520;
	mul.hi.s32 	%r523, %r503, -2032597691;
	mad.lo.s32 	%r524, %r503, 1, %r523;
	shr.u32 	%r525, %r524, 31;
	shr.s32 	%r526, %r524, 18;
	add.s32 	%r527, %r526, %r525;
	mul.hi.s32 	%r528, %r504, -2032597691;
	mad.lo.s32 	%r529, %r504, 1, %r528;
	shr.u32 	%r530, %r529, 31;
	shr.s32 	%r531, %r529, 18;
	add.s32 	%r532, %r531, %r530;
	mul.hi.s32 	%r533, %r505, -2032597691;
	mad.lo.s32 	%r534, %r505, 1, %r533;
	shr.u32 	%r535, %r534, 31;
	shr.s32 	%r536, %r534, 18;
	add.s32 	%r537, %r536, %r535;
	mul.hi.s32 	%r538, %r506, -2032597691;
	mad.lo.s32 	%r539, %r506, 1, %r538;
	shr.u32 	%r540, %r539, 31;
	shr.s32 	%r541, %r539, 18;
	add.s32 	%r542, %r541, %r540;
	mul.hi.s32 	%r543, %r507, -2032597691;
	mad.lo.s32 	%r544, %r507, 1, %r543;
	shr.u32 	%r545, %r544, 31;
	shr.s32 	%r546, %r544, 18;
	add.s32 	%r547, %r546, %r545;
	.loc	1 42 92                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:92
	cvt.u16.u32 	%rs105, %r512;
	shr.u16 	%rs106, %rs105, 14;
	add.s16 	%rs107, %rs105, %rs106;
	and.b16  	%rs108, %rs107, -4;
	sub.s16 	%rs109, %rs105, %rs108;
	cvt.s32.s16 	%r548, %rs109;
	cvt.u16.u32 	%rs110, %r517;
	shr.u16 	%rs111, %rs110, 14;
	add.s16 	%rs112, %rs110, %rs111;
	and.b16  	%rs113, %rs112, -4;
	sub.s16 	%rs114, %rs110, %rs113;
	cvt.s32.s16 	%r549, %rs114;
	cvt.u16.u32 	%rs115, %r522;
	shr.u16 	%rs116, %rs115, 14;
	add.s16 	%rs117, %rs115, %rs116;
	and.b16  	%rs118, %rs117, -4;
	sub.s16 	%rs119, %rs115, %rs118;
	cvt.s32.s16 	%r550, %rs119;
	cvt.u16.u32 	%rs120, %r527;
	shr.u16 	%rs121, %rs120, 14;
	add.s16 	%rs122, %rs120, %rs121;
	and.b16  	%rs123, %rs122, -4;
	sub.s16 	%rs124, %rs120, %rs123;
	cvt.s32.s16 	%r551, %rs124;
	cvt.u16.u32 	%rs125, %r532;
	shr.u16 	%rs126, %rs125, 14;
	add.s16 	%rs127, %rs125, %rs126;
	and.b16  	%rs128, %rs127, -4;
	sub.s16 	%rs129, %rs125, %rs128;
	cvt.s32.s16 	%r552, %rs129;
	cvt.u16.u32 	%rs130, %r537;
	shr.u16 	%rs131, %rs130, 14;
	add.s16 	%rs132, %rs130, %rs131;
	and.b16  	%rs133, %rs132, -4;
	sub.s16 	%rs134, %rs130, %rs133;
	cvt.s32.s16 	%r553, %rs134;
	cvt.u16.u32 	%rs135, %r542;
	shr.u16 	%rs136, %rs135, 14;
	add.s16 	%rs137, %rs135, %rs136;
	and.b16  	%rs138, %rs137, -4;
	sub.s16 	%rs139, %rs135, %rs138;
	cvt.s32.s16 	%r554, %rs139;
	cvt.u16.u32 	%rs140, %r547;
	shr.u16 	%rs141, %rs140, 14;
	add.s16 	%rs142, %rs140, %rs141;
	and.b16  	%rs143, %rs142, -4;
	sub.s16 	%rs144, %rs140, %rs143;
	cvt.s32.s16 	%r555, %rs144;
	.loc	1 42 128                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:128
	mul.hi.s32 	%r556, %r490, -2032597691;
	mad.lo.s32 	%r557, %r490, 1, %r556;
	shr.u32 	%r558, %r557, 31;
	shr.s32 	%r559, %r557, 18;
	add.s32 	%r560, %r559, %r558;
	mul.lo.s32 	%r561, %r560, 497664;
	sub.s32 	%r562, %r490, %r561;
	mul.hi.s32 	%r563, %r491, -2032597691;
	mad.lo.s32 	%r564, %r491, 1, %r563;
	shr.u32 	%r565, %r564, 31;
	shr.s32 	%r566, %r564, 18;
	add.s32 	%r567, %r566, %r565;
	mul.lo.s32 	%r568, %r567, 497664;
	sub.s32 	%r569, %r491, %r568;
	mul.hi.s32 	%r570, %r492, -2032597691;
	mad.lo.s32 	%r571, %r492, 1, %r570;
	shr.u32 	%r572, %r571, 31;
	shr.s32 	%r573, %r571, 18;
	add.s32 	%r574, %r573, %r572;
	mul.lo.s32 	%r575, %r574, 497664;
	sub.s32 	%r576, %r492, %r575;
	mul.hi.s32 	%r577, %r493, -2032597691;
	mad.lo.s32 	%r578, %r493, 1, %r577;
	shr.u32 	%r579, %r578, 31;
	shr.s32 	%r580, %r578, 18;
	add.s32 	%r581, %r580, %r579;
	mul.lo.s32 	%r582, %r581, 497664;
	sub.s32 	%r583, %r493, %r582;
	mul.hi.s32 	%r584, %r494, -2032597691;
	mad.lo.s32 	%r585, %r494, 1, %r584;
	shr.u32 	%r586, %r585, 31;
	shr.s32 	%r587, %r585, 18;
	add.s32 	%r588, %r587, %r586;
	mul.lo.s32 	%r589, %r588, 497664;
	sub.s32 	%r590, %r494, %r589;
	mul.hi.s32 	%r591, %r495, -2032597691;
	mad.lo.s32 	%r592, %r495, 1, %r591;
	shr.u32 	%r593, %r592, 31;
	shr.s32 	%r594, %r592, 18;
	add.s32 	%r595, %r594, %r593;
	mul.lo.s32 	%r596, %r595, 497664;
	sub.s32 	%r597, %r495, %r596;
	mul.hi.s32 	%r598, %r496, -2032597691;
	mad.lo.s32 	%r599, %r496, 1, %r598;
	shr.u32 	%r600, %r599, 31;
	shr.s32 	%r601, %r599, 18;
	add.s32 	%r602, %r601, %r600;
	mul.lo.s32 	%r603, %r602, 497664;
	sub.s32 	%r604, %r496, %r603;
	mul.hi.s32 	%r605, %r497, -2032597691;
	mad.lo.s32 	%r606, %r497, 1, %r605;
	shr.u32 	%r607, %r606, 31;
	shr.s32 	%r608, %r606, 18;
	add.s32 	%r609, %r608, %r607;
	mul.lo.s32 	%r610, %r609, 497664;
	sub.s32 	%r611, %r497, %r610;
	.loc	1 42 100                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:100
	mad.lo.s32 	%r612, %r548, 497664, %r562;
	mad.lo.s32 	%r613, %r549, 497664, %r569;
	mad.lo.s32 	%r614, %r550, 497664, %r576;
	mad.lo.s32 	%r615, %r551, 497664, %r583;
	mad.lo.s32 	%r616, %r552, 497664, %r590;
	mad.lo.s32 	%r617, %r553, 497664, %r597;
	mad.lo.s32 	%r618, %r554, 497664, %r604;
	mad.lo.s32 	%r619, %r555, 497664, %r611;
	.loc	1 42 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:31
	mul.wide.s32 	%rd128, %r612, 4;
	add.s64 	%rd17, %rd101, %rd128;
	mul.wide.s32 	%rd129, %r613, 4;
	add.s64 	%rd18, %rd101, %rd129;
	mul.wide.s32 	%rd130, %r614, 4;
	add.s64 	%rd19, %rd101, %rd130;
	mul.wide.s32 	%rd131, %r615, 4;
	add.s64 	%rd20, %rd101, %rd131;
	mul.wide.s32 	%rd132, %r616, 4;
	add.s64 	%rd21, %rd101, %rd132;
	mul.wide.s32 	%rd133, %r617, 4;
	add.s64 	%rd22, %rd101, %rd133;
	mul.wide.s32 	%rd134, %r618, 4;
	add.s64 	%rd23, %rd101, %rd134;
	mul.wide.s32 	%rd135, %r619, 4;
	add.s64 	%rd24, %rd101, %rd135;
	.loc	1 68 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:68:20
	add.s32 	%r620, %r293, -16384;
	add.s32 	%r621, %r287, -16384;
	add.s32 	%r622, %r281, -16384;
	add.s32 	%r623, %r275, -16384;
	add.s32 	%r624, %r269, -16384;
	add.s32 	%r625, %r263, -16384;
	add.s32 	%r626, %r257, -16384;
	add.s32 	%r627, %r251, -16384;
	add.s32 	%r628, %r293, -22528;
	add.s32 	%r629, %r287, -22528;
	add.s32 	%r630, %r281, -22528;
	add.s32 	%r631, %r275, -22528;
	add.s32 	%r632, %r269, -22528;
	add.s32 	%r633, %r263, -22528;
	add.s32 	%r634, %r257, -22528;
	add.s32 	%r635, %r251, -22528;
	add.s32 	%r636, %r257, -24448;
	add.s32 	%r637, %r251, -24448;
	add.s32 	%r638, %r269, -24448;
	add.s32 	%r639, %r263, -24448;
	add.s32 	%r640, %r281, -24448;
	add.s32 	%r641, %r275, -24448;
	add.s32 	%r642, %r287, -24448;
	add.s32 	%r643, %r293, -24448;
	add.s32 	%r644, %r257, -24064;
	add.s32 	%r645, %r251, -24064;
	add.s32 	%r646, %r269, -24064;
	add.s32 	%r647, %r263, -24064;
	add.s32 	%r648, %r281, -24064;
	add.s32 	%r649, %r275, -24064;
	add.s32 	%r650, %r287, -24064;
	add.s32 	%r651, %r293, -24064;
	setp.lt.u32 	%p203, %r651, 384;
	selp.u16 	%rs145, -1, 0, %p203;
	shl.b16 	%rs146, %rs145, 3;
	setp.lt.u32 	%p204, %r650, 384;
	selp.u16 	%rs147, 1, 0, %p204;
	shl.b16 	%rs148, %rs147, 2;
	or.b16  	%rs149, %rs146, %rs148;
	setp.lt.u32 	%p205, %r649, 384;
	selp.u16 	%rs150, 1, 0, %p205;
	setp.lt.u32 	%p206, %r648, 384;
	selp.u16 	%rs151, -1, 0, %p206;
	shl.b16 	%rs152, %rs151, 1;
	or.b16  	%rs153, %rs150, %rs152;
	and.b16  	%rs154, %rs153, 3;
	or.b16  	%rs155, %rs154, %rs149;
	shl.b16 	%rs156, %rs155, 12;
	setp.lt.u32 	%p207, %r647, 384;
	selp.u16 	%rs157, 1, 0, %p207;
	shl.b16 	%rs158, %rs157, 2;
	setp.lt.u32 	%p208, %r646, 384;
	selp.u16 	%rs159, -1, 0, %p208;
	shl.b16 	%rs160, %rs159, 3;
	or.b16  	%rs161, %rs160, %rs158;
	setp.lt.u32 	%p209, %r645, 384;
	selp.u16 	%rs162, 1, 0, %p209;
	setp.lt.u32 	%p210, %r644, 384;
	selp.u16 	%rs163, -1, 0, %p210;
	shl.b16 	%rs164, %rs163, 1;
	or.b16  	%rs165, %rs162, %rs164;
	and.b16  	%rs166, %rs165, 3;
	or.b16  	%rs167, %rs166, %rs161;
	and.b16  	%rs168, %rs167, 15;
	shl.b16 	%rs169, %rs168, 8;
	or.b16  	%rs170, %rs156, %rs169;
	setp.lt.u32 	%p211, %r643, 144;
	selp.u16 	%rs171, -1, 0, %p211;
	shl.b16 	%rs172, %rs171, 3;
	setp.lt.u32 	%p212, %r642, 144;
	selp.u16 	%rs173, 1, 0, %p212;
	shl.b16 	%rs174, %rs173, 2;
	or.b16  	%rs175, %rs172, %rs174;
	setp.lt.u32 	%p213, %r641, 144;
	selp.u16 	%rs176, 1, 0, %p213;
	setp.lt.u32 	%p214, %r640, 144;
	selp.u16 	%rs177, -1, 0, %p214;
	shl.b16 	%rs178, %rs177, 1;
	or.b16  	%rs179, %rs176, %rs178;
	and.b16  	%rs180, %rs179, 3;
	or.b16  	%rs181, %rs180, %rs175;
	shl.b16 	%rs182, %rs181, 4;
	setp.lt.u32 	%p215, %r639, 144;
	selp.u16 	%rs183, 1, 0, %p215;
	shl.b16 	%rs184, %rs183, 2;
	setp.lt.u32 	%p216, %r638, 144;
	selp.u16 	%rs185, -1, 0, %p216;
	shl.b16 	%rs186, %rs185, 3;
	or.b16  	%rs187, %rs186, %rs184;
	setp.lt.u32 	%p217, %r637, 144;
	selp.u16 	%rs188, 1, 0, %p217;
	setp.lt.u32 	%p218, %r636, 144;
	selp.u16 	%rs189, -1, 0, %p218;
	shl.b16 	%rs190, %rs189, 1;
	or.b16  	%rs191, %rs188, %rs190;
	and.b16  	%rs192, %rs191, 3;
	or.b16  	%rs193, %rs192, %rs187;
	and.b16  	%rs194, %rs193, 15;
	or.b16  	%rs195, %rs194, %rs182;
	and.b16  	%rs196, %rs195, 255;
	or.b16  	%rs197, %rs196, %rs170;
	cvt.u32.u16 	%r652, %rs197;
	setp.lt.u32 	%p219, %r635, 1536;
	setp.lt.u32 	%p220, %r634, 1536;
	setp.lt.u32 	%p221, %r633, 1536;
	setp.lt.u32 	%p222, %r632, 1536;
	setp.lt.u32 	%p223, %r631, 1536;
	setp.lt.u32 	%p224, %r630, 1536;
	setp.lt.u32 	%p225, %r629, 1536;
	setp.lt.u32 	%p226, %r628, 1536;
	setp.lt.u32 	%p227, %r627, 6144;
	setp.lt.u32 	%p228, %r626, 6144;
	setp.lt.u32 	%p229, %r625, 6144;
	setp.lt.u32 	%p230, %r624, 6144;
	setp.lt.u32 	%p231, %r623, 6144;
	setp.lt.u32 	%p232, %r622, 6144;
	setp.lt.u32 	%p233, %r621, 6144;
	setp.lt.u32 	%p234, %r620, 6144;
	.loc	1 42 147                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:147
	and.pred  	%p33, %p193, %p234;
	and.pred  	%p35, %p233, %p193;
	and.pred  	%p37, %p232, %p193;
	and.pred  	%p39, %p231, %p193;
	and.pred  	%p41, %p194, %p230;
	and.pred  	%p43, %p194, %p229;
	and.pred  	%p45, %p194, %p228;
	and.pred  	%p47, %p194, %p227;
	.loc	1 42 139                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:139
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r34 }, [ %rd17 + 0 ];
	@!%p33 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f25, %r34;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r36 }, [ %rd18 + 0 ];
	@!%p35 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f26, %r36;
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p37 ld.global.L1::evict_last.b32 { %r38 }, [ %rd19 + 0 ];
	@!%p37 mov.u32 %r38, %r3;
	// end inline asm
	mov.b32 	%f27, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p39 ld.global.L1::evict_last.b32 { %r40 }, [ %rd20 + 0 ];
	@!%p39 mov.u32 %r40, %r3;
	// end inline asm
	mov.b32 	%f28, %r40;
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r42 }, [ %rd21 + 0 ];
	@!%p41 mov.u32 %r42, %r3;
	// end inline asm
	mov.b32 	%f29, %r42;
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r44 }, [ %rd22 + 0 ];
	@!%p43 mov.u32 %r44, %r3;
	// end inline asm
	mov.b32 	%f30, %r44;
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p45 ld.global.L1::evict_last.b32 { %r46 }, [ %rd23 + 0 ];
	@!%p45 mov.u32 %r46, %r3;
	// end inline asm
	mov.b32 	%f31, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p47 ld.global.L1::evict_last.b32 { %r48 }, [ %rd24 + 0 ];
	@!%p47 mov.u32 %r48, %r3;
	// end inline asm
	mov.b32 	%f32, %r48;
	.loc	1 43 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:62
	shr.s32 	%r653, %r490, 31;
	shr.u32 	%r654, %r653, 22;
	add.s32 	%r655, %r490, %r654;
	shr.u32 	%r656, %r655, 10;
	shr.s32 	%r657, %r491, 31;
	shr.u32 	%r658, %r657, 22;
	add.s32 	%r659, %r491, %r658;
	shr.u32 	%r660, %r659, 10;
	shr.s32 	%r661, %r492, 31;
	shr.u32 	%r662, %r661, 22;
	add.s32 	%r663, %r492, %r662;
	shr.u32 	%r664, %r663, 10;
	shr.s32 	%r665, %r493, 31;
	shr.u32 	%r666, %r665, 22;
	add.s32 	%r667, %r493, %r666;
	shr.u32 	%r668, %r667, 10;
	shr.s32 	%r669, %r494, 31;
	shr.u32 	%r670, %r669, 22;
	add.s32 	%r671, %r494, %r670;
	shr.u32 	%r672, %r671, 10;
	shr.s32 	%r673, %r495, 31;
	shr.u32 	%r674, %r673, 22;
	add.s32 	%r675, %r495, %r674;
	shr.u32 	%r676, %r675, 10;
	shr.s32 	%r677, %r496, 31;
	shr.u32 	%r678, %r677, 22;
	add.s32 	%r679, %r496, %r678;
	shr.u32 	%r680, %r679, 10;
	shr.s32 	%r681, %r497, 31;
	shr.u32 	%r682, %r681, 22;
	add.s32 	%r683, %r497, %r682;
	shr.u32 	%r684, %r683, 10;
	.loc	1 43 70                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:70
	cvt.u16.u32 	%rs198, %r656;
	mul.hi.s16 	%rs199, %rs198, 17261;
	shr.u16 	%rs200, %rs199, 15;
	shr.s16 	%rs201, %rs199, 7;
	add.s16 	%rs202, %rs201, %rs200;
	mul.lo.s16 	%rs203, %rs202, 486;
	sub.s16 	%rs204, %rs198, %rs203;
	cvt.u16.u32 	%rs205, %r660;
	mul.hi.s16 	%rs206, %rs205, 17261;
	shr.u16 	%rs207, %rs206, 15;
	shr.s16 	%rs208, %rs206, 7;
	add.s16 	%rs209, %rs208, %rs207;
	mul.lo.s16 	%rs210, %rs209, 486;
	sub.s16 	%rs211, %rs205, %rs210;
	cvt.u16.u32 	%rs212, %r664;
	mul.hi.s16 	%rs213, %rs212, 17261;
	shr.u16 	%rs214, %rs213, 15;
	shr.s16 	%rs215, %rs213, 7;
	add.s16 	%rs216, %rs215, %rs214;
	mul.lo.s16 	%rs217, %rs216, 486;
	sub.s16 	%rs218, %rs212, %rs217;
	cvt.u16.u32 	%rs219, %r668;
	mul.hi.s16 	%rs220, %rs219, 17261;
	shr.u16 	%rs221, %rs220, 15;
	shr.s16 	%rs222, %rs220, 7;
	add.s16 	%rs223, %rs222, %rs221;
	mul.lo.s16 	%rs224, %rs223, 486;
	sub.s16 	%rs225, %rs219, %rs224;
	cvt.u16.u32 	%rs226, %r672;
	mul.hi.s16 	%rs227, %rs226, 17261;
	shr.u16 	%rs228, %rs227, 15;
	shr.s16 	%rs229, %rs227, 7;
	add.s16 	%rs230, %rs229, %rs228;
	mul.lo.s16 	%rs231, %rs230, 486;
	sub.s16 	%rs232, %rs226, %rs231;
	cvt.u16.u32 	%rs233, %r676;
	mul.hi.s16 	%rs234, %rs233, 17261;
	shr.u16 	%rs235, %rs234, 15;
	shr.s16 	%rs236, %rs234, 7;
	add.s16 	%rs237, %rs236, %rs235;
	mul.lo.s16 	%rs238, %rs237, 486;
	sub.s16 	%rs239, %rs233, %rs238;
	cvt.u16.u32 	%rs240, %r680;
	mul.hi.s16 	%rs241, %rs240, 17261;
	shr.u16 	%rs242, %rs241, 15;
	shr.s16 	%rs243, %rs241, 7;
	add.s16 	%rs244, %rs243, %rs242;
	mul.lo.s16 	%rs245, %rs244, 486;
	sub.s16 	%rs246, %rs240, %rs245;
	cvt.u16.u32 	%rs247, %r684;
	mul.hi.s16 	%rs248, %rs247, 17261;
	shr.u16 	%rs249, %rs248, 15;
	shr.s16 	%rs250, %rs248, 7;
	add.s16 	%rs251, %rs250, %rs249;
	mul.lo.s16 	%rs252, %rs251, 486;
	sub.s16 	%rs253, %rs247, %rs252;
	.loc	1 43 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:32
	cvt.s32.s16 	%r685, %rs204;
	mul.wide.s32 	%rd136, %r685, 4;
	add.s64 	%rd25, %rd102, %rd136;
	cvt.s32.s16 	%r686, %rs211;
	mul.wide.s32 	%rd137, %r686, 4;
	add.s64 	%rd26, %rd102, %rd137;
	cvt.s32.s16 	%r687, %rs218;
	mul.wide.s32 	%rd138, %r687, 4;
	add.s64 	%rd27, %rd102, %rd138;
	cvt.s32.s16 	%r688, %rs225;
	mul.wide.s32 	%rd139, %r688, 4;
	add.s64 	%rd28, %rd102, %rd139;
	cvt.s32.s16 	%r689, %rs232;
	mul.wide.s32 	%rd140, %r689, 4;
	add.s64 	%rd29, %rd102, %rd140;
	cvt.s32.s16 	%r690, %rs239;
	mul.wide.s32 	%rd141, %r690, 4;
	add.s64 	%rd30, %rd102, %rd141;
	cvt.s32.s16 	%r691, %rs246;
	mul.wide.s32 	%rd142, %r691, 4;
	add.s64 	%rd31, %rd102, %rd142;
	cvt.s32.s16 	%r692, %rs253;
	mul.wide.s32 	%rd143, %r692, 4;
	add.s64 	%rd32, %rd102, %rd143;
	.loc	1 43 77                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:77
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r50 }, [ %rd25 + 0 ];
	@!%p33 mov.u32 %r50, %r3;
	// end inline asm
	mov.b32 	%f33, %r50;
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r52 }, [ %rd26 + 0 ];
	@!%p35 mov.u32 %r52, %r3;
	// end inline asm
	mov.b32 	%f34, %r52;
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p37 ld.global.L1::evict_last.b32 { %r54 }, [ %rd27 + 0 ];
	@!%p37 mov.u32 %r54, %r3;
	// end inline asm
	mov.b32 	%f35, %r54;
	// begin inline asm
	mov.u32 %r56, 0x0;
	@%p39 ld.global.L1::evict_last.b32 { %r56 }, [ %rd28 + 0 ];
	@!%p39 mov.u32 %r56, %r3;
	// end inline asm
	mov.b32 	%f36, %r56;
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r58 }, [ %rd29 + 0 ];
	@!%p41 mov.u32 %r58, %r3;
	// end inline asm
	mov.b32 	%f37, %r58;
	// begin inline asm
	mov.u32 %r60, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r60 }, [ %rd30 + 0 ];
	@!%p43 mov.u32 %r60, %r3;
	// end inline asm
	mov.b32 	%f38, %r60;
	// begin inline asm
	mov.u32 %r62, 0x0;
	@%p45 ld.global.L1::evict_last.b32 { %r62 }, [ %rd31 + 0 ];
	@!%p45 mov.u32 %r62, %r3;
	// end inline asm
	mov.b32 	%f39, %r62;
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p47 ld.global.L1::evict_last.b32 { %r64 }, [ %rd32 + 0 ];
	@!%p47 mov.u32 %r64, %r3;
	// end inline asm
	mov.b32 	%f40, %r64;
	.loc	1 44 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:44:20
	add.f32 	%f41, %f25, %f33;
	add.f32 	%f42, %f26, %f34;
	add.f32 	%f43, %f27, %f35;
	add.f32 	%f44, %f28, %f36;
	add.f32 	%f45, %f29, %f37;
	add.f32 	%f46, %f30, %f38;
	add.f32 	%f47, %f31, %f39;
	add.f32 	%f48, %f32, %f40;
	.loc	1 51 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:47
	add.s32 	%r693, %r305, -1824768;
	add.s32 	%r694, %r311, -1824768;
	add.s32 	%r695, %r317, -1824768;
	add.s32 	%r696, %r323, -1824768;
	add.s32 	%r697, %r325, -1824768;
	add.s32 	%r698, %r331, -1824768;
	add.s32 	%r699, %r337, -1824768;
	add.s32 	%r700, %r343, -1824768;
	.loc	1 51 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:75
	mul.lo.s32 	%r701, %r298, 124416;
	mul.lo.s32 	%r702, %r303, 124416;
	.loc	1 51 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:68
	add.s32 	%r703, %r693, %r701;
	add.s32 	%r704, %r701, %r694;
	add.s32 	%r705, %r701, %r695;
	add.s32 	%r706, %r701, %r696;
	add.s32 	%r707, %r697, %r702;
	add.s32 	%r708, %r698, %r702;
	add.s32 	%r709, %r699, %r702;
	add.s32 	%r710, %r700, %r702;
	.loc	1 51 82                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:82
	mul.hi.s32 	%r711, %r703, -2032597691;
	mad.lo.s32 	%r712, %r703, 1, %r711;
	shr.u32 	%r713, %r712, 31;
	shr.u32 	%r714, %r712, 16;
	add.s32 	%r715, %r714, %r713;
	mul.hi.s32 	%r716, %r704, -2032597691;
	mad.lo.s32 	%r717, %r704, 1, %r716;
	shr.u32 	%r718, %r717, 31;
	shr.u32 	%r719, %r717, 16;
	add.s32 	%r720, %r719, %r718;
	mul.hi.s32 	%r721, %r705, -2032597691;
	mad.lo.s32 	%r722, %r705, 1, %r721;
	shr.u32 	%r723, %r722, 31;
	shr.u32 	%r724, %r722, 16;
	add.s32 	%r725, %r724, %r723;
	mul.hi.s32 	%r726, %r706, -2032597691;
	mad.lo.s32 	%r727, %r706, 1, %r726;
	shr.u32 	%r728, %r727, 31;
	shr.u32 	%r729, %r727, 16;
	add.s32 	%r730, %r729, %r728;
	mul.hi.s32 	%r731, %r707, -2032597691;
	mad.lo.s32 	%r732, %r707, 1, %r731;
	shr.u32 	%r733, %r732, 31;
	shr.u32 	%r734, %r732, 16;
	add.s32 	%r735, %r734, %r733;
	mul.hi.s32 	%r736, %r708, -2032597691;
	mad.lo.s32 	%r737, %r708, 1, %r736;
	shr.u32 	%r738, %r737, 31;
	shr.u32 	%r739, %r737, 16;
	add.s32 	%r740, %r739, %r738;
	mul.hi.s32 	%r741, %r709, -2032597691;
	mad.lo.s32 	%r742, %r709, 1, %r741;
	shr.u32 	%r743, %r742, 31;
	shr.u32 	%r744, %r742, 16;
	add.s32 	%r745, %r744, %r743;
	mul.hi.s32 	%r746, %r710, -2032597691;
	mad.lo.s32 	%r747, %r710, 1, %r746;
	shr.u32 	%r748, %r747, 31;
	shr.u32 	%r749, %r747, 16;
	add.s32 	%r750, %r749, %r748;
	.loc	1 51 92                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:92
	cvt.u16.u32 	%rs254, %r715;
	shr.s16 	%rs255, %rs254, 15;
	shr.u16 	%rs256, %rs255, 14;
	add.s16 	%rs257, %rs254, %rs256;
	and.b16  	%rs258, %rs257, -4;
	sub.s16 	%rs259, %rs254, %rs258;
	cvt.s32.s16 	%r751, %rs259;
	cvt.u16.u32 	%rs260, %r720;
	shr.s16 	%rs261, %rs260, 15;
	shr.u16 	%rs262, %rs261, 14;
	add.s16 	%rs263, %rs260, %rs262;
	and.b16  	%rs264, %rs263, -4;
	sub.s16 	%rs265, %rs260, %rs264;
	cvt.s32.s16 	%r752, %rs265;
	cvt.u16.u32 	%rs266, %r725;
	shr.s16 	%rs267, %rs266, 15;
	shr.u16 	%rs268, %rs267, 14;
	add.s16 	%rs269, %rs266, %rs268;
	and.b16  	%rs270, %rs269, -4;
	sub.s16 	%rs271, %rs266, %rs270;
	cvt.s32.s16 	%r753, %rs271;
	cvt.u16.u32 	%rs272, %r730;
	shr.s16 	%rs273, %rs272, 15;
	shr.u16 	%rs274, %rs273, 14;
	add.s16 	%rs275, %rs272, %rs274;
	and.b16  	%rs276, %rs275, -4;
	sub.s16 	%rs277, %rs272, %rs276;
	cvt.s32.s16 	%r754, %rs277;
	cvt.u16.u32 	%rs278, %r735;
	shr.s16 	%rs279, %rs278, 15;
	shr.u16 	%rs280, %rs279, 14;
	add.s16 	%rs281, %rs278, %rs280;
	and.b16  	%rs282, %rs281, -4;
	sub.s16 	%rs283, %rs278, %rs282;
	cvt.s32.s16 	%r755, %rs283;
	cvt.u16.u32 	%rs284, %r740;
	shr.s16 	%rs285, %rs284, 15;
	shr.u16 	%rs286, %rs285, 14;
	add.s16 	%rs287, %rs284, %rs286;
	and.b16  	%rs288, %rs287, -4;
	sub.s16 	%rs289, %rs284, %rs288;
	cvt.s32.s16 	%r756, %rs289;
	cvt.u16.u32 	%rs290, %r745;
	shr.s16 	%rs291, %rs290, 15;
	shr.u16 	%rs292, %rs291, 14;
	add.s16 	%rs293, %rs290, %rs292;
	and.b16  	%rs294, %rs293, -4;
	sub.s16 	%rs295, %rs290, %rs294;
	cvt.s32.s16 	%r757, %rs295;
	cvt.u16.u32 	%rs296, %r750;
	shr.s16 	%rs297, %rs296, 15;
	shr.u16 	%rs298, %rs297, 14;
	add.s16 	%rs299, %rs296, %rs298;
	and.b16  	%rs300, %rs299, -4;
	sub.s16 	%rs301, %rs296, %rs300;
	cvt.s32.s16 	%r758, %rs301;
	.loc	1 51 128                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:128
	mul.hi.s32 	%r759, %r693, -2032597691;
	mad.lo.s32 	%r760, %r693, 1, %r759;
	shr.u32 	%r761, %r760, 31;
	shr.s32 	%r762, %r760, 16;
	add.s32 	%r763, %r762, %r761;
	mul.lo.s32 	%r764, %r763, 124416;
	sub.s32 	%r765, %r693, %r764;
	mul.hi.s32 	%r766, %r694, -2032597691;
	mad.lo.s32 	%r767, %r694, 1, %r766;
	shr.u32 	%r768, %r767, 31;
	shr.s32 	%r769, %r767, 16;
	add.s32 	%r770, %r769, %r768;
	mul.lo.s32 	%r771, %r770, 124416;
	sub.s32 	%r772, %r694, %r771;
	mul.hi.s32 	%r773, %r695, -2032597691;
	mad.lo.s32 	%r774, %r695, 1, %r773;
	shr.u32 	%r775, %r774, 31;
	shr.s32 	%r776, %r774, 16;
	add.s32 	%r777, %r776, %r775;
	mul.lo.s32 	%r778, %r777, 124416;
	sub.s32 	%r779, %r695, %r778;
	mul.hi.s32 	%r780, %r696, -2032597691;
	mad.lo.s32 	%r781, %r696, 1, %r780;
	shr.u32 	%r782, %r781, 31;
	shr.s32 	%r783, %r781, 16;
	add.s32 	%r784, %r783, %r782;
	mul.lo.s32 	%r785, %r784, 124416;
	sub.s32 	%r786, %r696, %r785;
	mul.hi.s32 	%r787, %r697, -2032597691;
	mad.lo.s32 	%r788, %r697, 1, %r787;
	shr.u32 	%r789, %r788, 31;
	shr.s32 	%r790, %r788, 16;
	add.s32 	%r791, %r790, %r789;
	mul.lo.s32 	%r792, %r791, 124416;
	sub.s32 	%r793, %r697, %r792;
	mul.hi.s32 	%r794, %r698, -2032597691;
	mad.lo.s32 	%r795, %r698, 1, %r794;
	shr.u32 	%r796, %r795, 31;
	shr.s32 	%r797, %r795, 16;
	add.s32 	%r798, %r797, %r796;
	mul.lo.s32 	%r799, %r798, 124416;
	sub.s32 	%r800, %r698, %r799;
	mul.hi.s32 	%r801, %r699, -2032597691;
	mad.lo.s32 	%r802, %r699, 1, %r801;
	shr.u32 	%r803, %r802, 31;
	shr.s32 	%r804, %r802, 16;
	add.s32 	%r805, %r804, %r803;
	mul.lo.s32 	%r806, %r805, 124416;
	sub.s32 	%r807, %r699, %r806;
	mul.hi.s32 	%r808, %r700, -2032597691;
	mad.lo.s32 	%r809, %r700, 1, %r808;
	shr.u32 	%r810, %r809, 31;
	shr.s32 	%r811, %r809, 16;
	add.s32 	%r812, %r811, %r810;
	mul.lo.s32 	%r813, %r812, 124416;
	sub.s32 	%r814, %r700, %r813;
	.loc	1 51 100                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:100
	mad.lo.s32 	%r815, %r751, 124416, %r765;
	mad.lo.s32 	%r816, %r752, 124416, %r772;
	mad.lo.s32 	%r817, %r753, 124416, %r779;
	mad.lo.s32 	%r818, %r754, 124416, %r786;
	mad.lo.s32 	%r819, %r755, 124416, %r793;
	mad.lo.s32 	%r820, %r756, 124416, %r800;
	mad.lo.s32 	%r821, %r757, 124416, %r807;
	mad.lo.s32 	%r822, %r758, 124416, %r814;
	.loc	1 51 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:31
	mul.wide.s32 	%rd144, %r815, 4;
	add.s64 	%rd33, %rd103, %rd144;
	mul.wide.s32 	%rd145, %r816, 4;
	add.s64 	%rd34, %rd103, %rd145;
	mul.wide.s32 	%rd146, %r817, 4;
	add.s64 	%rd35, %rd103, %rd146;
	mul.wide.s32 	%rd147, %r818, 4;
	add.s64 	%rd36, %rd103, %rd147;
	mul.wide.s32 	%rd148, %r819, 4;
	add.s64 	%rd37, %rd103, %rd148;
	mul.wide.s32 	%rd149, %r820, 4;
	add.s64 	%rd38, %rd103, %rd149;
	mul.wide.s32 	%rd150, %r821, 4;
	add.s64 	%rd39, %rd103, %rd150;
	mul.wide.s32 	%rd151, %r822, 4;
	add.s64 	%rd40, %rd103, %rd151;
	.loc	1 51 147                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:147
	and.pred  	%p65, %p193, %p226;
	and.pred  	%p67, %p225, %p193;
	and.pred  	%p69, %p224, %p193;
	and.pred  	%p71, %p223, %p193;
	and.pred  	%p73, %p194, %p222;
	and.pred  	%p75, %p194, %p221;
	and.pred  	%p77, %p194, %p220;
	and.pred  	%p79, %p194, %p219;
	.loc	1 51 139                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:139
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r66 }, [ %rd33 + 0 ];
	@!%p65 mov.u32 %r66, %r3;
	// end inline asm
	mov.b32 	%f49, %r66;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p67 ld.global.L1::evict_last.b32 { %r68 }, [ %rd34 + 0 ];
	@!%p67 mov.u32 %r68, %r3;
	// end inline asm
	mov.b32 	%f50, %r68;
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p69 ld.global.L1::evict_last.b32 { %r70 }, [ %rd35 + 0 ];
	@!%p69 mov.u32 %r70, %r3;
	// end inline asm
	mov.b32 	%f51, %r70;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p71 ld.global.L1::evict_last.b32 { %r72 }, [ %rd36 + 0 ];
	@!%p71 mov.u32 %r72, %r3;
	// end inline asm
	mov.b32 	%f52, %r72;
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r74 }, [ %rd37 + 0 ];
	@!%p73 mov.u32 %r74, %r3;
	// end inline asm
	mov.b32 	%f53, %r74;
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p75 ld.global.L1::evict_last.b32 { %r76 }, [ %rd38 + 0 ];
	@!%p75 mov.u32 %r76, %r3;
	// end inline asm
	mov.b32 	%f54, %r76;
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p77 ld.global.L1::evict_last.b32 { %r78 }, [ %rd39 + 0 ];
	@!%p77 mov.u32 %r78, %r3;
	// end inline asm
	mov.b32 	%f55, %r78;
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p79 ld.global.L1::evict_last.b32 { %r80 }, [ %rd40 + 0 ];
	@!%p79 mov.u32 %r80, %r3;
	// end inline asm
	mov.b32 	%f56, %r80;
	.loc	1 52 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:62
	shr.s32 	%r823, %r693, 31;
	shr.u32 	%r824, %r823, 24;
	add.s32 	%r825, %r693, %r824;
	shr.u32 	%r826, %r825, 8;
	shr.s32 	%r827, %r694, 31;
	shr.u32 	%r828, %r827, 24;
	add.s32 	%r829, %r694, %r828;
	shr.u32 	%r830, %r829, 8;
	shr.s32 	%r831, %r695, 31;
	shr.u32 	%r832, %r831, 24;
	add.s32 	%r833, %r695, %r832;
	shr.u32 	%r834, %r833, 8;
	shr.s32 	%r835, %r696, 31;
	shr.u32 	%r836, %r835, 24;
	add.s32 	%r837, %r696, %r836;
	shr.u32 	%r838, %r837, 8;
	shr.s32 	%r839, %r697, 31;
	shr.u32 	%r840, %r839, 24;
	add.s32 	%r841, %r697, %r840;
	shr.u32 	%r842, %r841, 8;
	shr.s32 	%r843, %r698, 31;
	shr.u32 	%r844, %r843, 24;
	add.s32 	%r845, %r698, %r844;
	shr.u32 	%r846, %r845, 8;
	shr.s32 	%r847, %r699, 31;
	shr.u32 	%r848, %r847, 24;
	add.s32 	%r849, %r699, %r848;
	shr.u32 	%r850, %r849, 8;
	shr.s32 	%r851, %r700, 31;
	shr.u32 	%r852, %r851, 24;
	add.s32 	%r853, %r700, %r852;
	shr.u32 	%r854, %r853, 8;
	.loc	1 52 69                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:69
	cvt.u16.u32 	%rs302, %r826;
	mul.hi.s16 	%rs303, %rs302, 17261;
	shr.u16 	%rs304, %rs303, 15;
	shr.s16 	%rs305, %rs303, 7;
	add.s16 	%rs306, %rs305, %rs304;
	mul.lo.s16 	%rs307, %rs306, 486;
	sub.s16 	%rs308, %rs302, %rs307;
	cvt.u16.u32 	%rs309, %r830;
	mul.hi.s16 	%rs310, %rs309, 17261;
	shr.u16 	%rs311, %rs310, 15;
	shr.s16 	%rs312, %rs310, 7;
	add.s16 	%rs313, %rs312, %rs311;
	mul.lo.s16 	%rs314, %rs313, 486;
	sub.s16 	%rs315, %rs309, %rs314;
	cvt.u16.u32 	%rs316, %r834;
	mul.hi.s16 	%rs317, %rs316, 17261;
	shr.u16 	%rs318, %rs317, 15;
	shr.s16 	%rs319, %rs317, 7;
	add.s16 	%rs320, %rs319, %rs318;
	mul.lo.s16 	%rs321, %rs320, 486;
	sub.s16 	%rs322, %rs316, %rs321;
	cvt.u16.u32 	%rs323, %r838;
	mul.hi.s16 	%rs324, %rs323, 17261;
	shr.u16 	%rs325, %rs324, 15;
	shr.s16 	%rs326, %rs324, 7;
	add.s16 	%rs327, %rs326, %rs325;
	mul.lo.s16 	%rs328, %rs327, 486;
	sub.s16 	%rs329, %rs323, %rs328;
	cvt.u16.u32 	%rs330, %r842;
	mul.hi.s16 	%rs331, %rs330, 17261;
	shr.u16 	%rs332, %rs331, 15;
	shr.s16 	%rs333, %rs331, 7;
	add.s16 	%rs334, %rs333, %rs332;
	mul.lo.s16 	%rs335, %rs334, 486;
	sub.s16 	%rs336, %rs330, %rs335;
	cvt.u16.u32 	%rs337, %r846;
	mul.hi.s16 	%rs338, %rs337, 17261;
	shr.u16 	%rs339, %rs338, 15;
	shr.s16 	%rs340, %rs338, 7;
	add.s16 	%rs341, %rs340, %rs339;
	mul.lo.s16 	%rs342, %rs341, 486;
	sub.s16 	%rs343, %rs337, %rs342;
	cvt.u16.u32 	%rs344, %r850;
	mul.hi.s16 	%rs345, %rs344, 17261;
	shr.u16 	%rs346, %rs345, 15;
	shr.s16 	%rs347, %rs345, 7;
	add.s16 	%rs348, %rs347, %rs346;
	mul.lo.s16 	%rs349, %rs348, 486;
	sub.s16 	%rs350, %rs344, %rs349;
	cvt.u16.u32 	%rs351, %r854;
	mul.hi.s16 	%rs352, %rs351, 17261;
	shr.u16 	%rs353, %rs352, 15;
	shr.s16 	%rs354, %rs352, 7;
	add.s16 	%rs355, %rs354, %rs353;
	mul.lo.s16 	%rs356, %rs355, 486;
	sub.s16 	%rs357, %rs351, %rs356;
	.loc	1 52 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:32
	cvt.s32.s16 	%r855, %rs308;
	mul.wide.s32 	%rd152, %r855, 4;
	add.s64 	%rd41, %rd104, %rd152;
	cvt.s32.s16 	%r856, %rs315;
	mul.wide.s32 	%rd153, %r856, 4;
	add.s64 	%rd42, %rd104, %rd153;
	cvt.s32.s16 	%r857, %rs322;
	mul.wide.s32 	%rd154, %r857, 4;
	add.s64 	%rd43, %rd104, %rd154;
	cvt.s32.s16 	%r858, %rs329;
	mul.wide.s32 	%rd155, %r858, 4;
	add.s64 	%rd44, %rd104, %rd155;
	cvt.s32.s16 	%r859, %rs336;
	mul.wide.s32 	%rd156, %r859, 4;
	add.s64 	%rd45, %rd104, %rd156;
	cvt.s32.s16 	%r860, %rs343;
	mul.wide.s32 	%rd157, %r860, 4;
	add.s64 	%rd46, %rd104, %rd157;
	cvt.s32.s16 	%r861, %rs350;
	mul.wide.s32 	%rd158, %r861, 4;
	add.s64 	%rd47, %rd104, %rd158;
	cvt.s32.s16 	%r862, %rs357;
	mul.wide.s32 	%rd159, %r862, 4;
	add.s64 	%rd48, %rd104, %rd159;
	.loc	1 52 76                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:76
	// begin inline asm
	mov.u32 %r82, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r82 }, [ %rd41 + 0 ];
	@!%p65 mov.u32 %r82, %r3;
	// end inline asm
	mov.b32 	%f57, %r82;
	// begin inline asm
	mov.u32 %r84, 0x0;
	@%p67 ld.global.L1::evict_last.b32 { %r84 }, [ %rd42 + 0 ];
	@!%p67 mov.u32 %r84, %r3;
	// end inline asm
	mov.b32 	%f58, %r84;
	// begin inline asm
	mov.u32 %r86, 0x0;
	@%p69 ld.global.L1::evict_last.b32 { %r86 }, [ %rd43 + 0 ];
	@!%p69 mov.u32 %r86, %r3;
	// end inline asm
	mov.b32 	%f59, %r86;
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p71 ld.global.L1::evict_last.b32 { %r88 }, [ %rd44 + 0 ];
	@!%p71 mov.u32 %r88, %r3;
	// end inline asm
	mov.b32 	%f60, %r88;
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r90 }, [ %rd45 + 0 ];
	@!%p73 mov.u32 %r90, %r3;
	// end inline asm
	mov.b32 	%f61, %r90;
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p75 ld.global.L1::evict_last.b32 { %r92 }, [ %rd46 + 0 ];
	@!%p75 mov.u32 %r92, %r3;
	// end inline asm
	mov.b32 	%f62, %r92;
	// begin inline asm
	mov.u32 %r94, 0x0;
	@%p77 ld.global.L1::evict_last.b32 { %r94 }, [ %rd47 + 0 ];
	@!%p77 mov.u32 %r94, %r3;
	// end inline asm
	mov.b32 	%f63, %r94;
	// begin inline asm
	mov.u32 %r96, 0x0;
	@%p79 ld.global.L1::evict_last.b32 { %r96 }, [ %rd48 + 0 ];
	@!%p79 mov.u32 %r96, %r3;
	// end inline asm
	mov.b32 	%f64, %r96;
	.loc	1 53 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:53:20
	add.f32 	%f65, %f49, %f57;
	add.f32 	%f66, %f50, %f58;
	add.f32 	%f67, %f51, %f59;
	add.f32 	%f68, %f52, %f60;
	add.f32 	%f69, %f53, %f61;
	add.f32 	%f70, %f54, %f62;
	add.f32 	%f71, %f55, %f63;
	add.f32 	%f72, %f56, %f64;
	.loc	1 60 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:46
	add.s32 	%r863, %r305, -1949184;
	add.s32 	%r864, %r311, -1949184;
	add.s32 	%r865, %r317, -1949184;
	add.s32 	%r866, %r323, -1949184;
	add.s32 	%r867, %r325, -1949184;
	add.s32 	%r868, %r331, -1949184;
	add.s32 	%r869, %r337, -1949184;
	add.s32 	%r870, %r343, -1949184;
	.loc	1 60 73                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:73
	mul.lo.s32 	%r871, %r298, 31104;
	mul.lo.s32 	%r872, %r303, 31104;
	.loc	1 60 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:67
	add.s32 	%r873, %r863, %r871;
	add.s32 	%r874, %r871, %r864;
	add.s32 	%r875, %r871, %r865;
	add.s32 	%r876, %r871, %r866;
	add.s32 	%r877, %r867, %r872;
	add.s32 	%r878, %r868, %r872;
	add.s32 	%r879, %r869, %r872;
	add.s32 	%r880, %r870, %r872;
	.loc	1 60 80                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:80
	mul.hi.s32 	%r881, %r873, -2032597691;
	mad.lo.s32 	%r882, %r873, 1, %r881;
	shr.u32 	%r883, %r882, 31;
	shr.u32 	%r884, %r882, 14;
	add.s32 	%r885, %r884, %r883;
	mul.hi.s32 	%r886, %r874, -2032597691;
	mad.lo.s32 	%r887, %r874, 1, %r886;
	shr.u32 	%r888, %r887, 31;
	shr.u32 	%r889, %r887, 14;
	add.s32 	%r890, %r889, %r888;
	mul.hi.s32 	%r891, %r875, -2032597691;
	mad.lo.s32 	%r892, %r875, 1, %r891;
	shr.u32 	%r893, %r892, 31;
	shr.u32 	%r894, %r892, 14;
	add.s32 	%r895, %r894, %r893;
	mul.hi.s32 	%r896, %r876, -2032597691;
	mad.lo.s32 	%r897, %r876, 1, %r896;
	shr.u32 	%r898, %r897, 31;
	shr.u32 	%r899, %r897, 14;
	add.s32 	%r900, %r899, %r898;
	mul.hi.s32 	%r901, %r877, -2032597691;
	mad.lo.s32 	%r902, %r877, 1, %r901;
	shr.u32 	%r903, %r902, 31;
	shr.u32 	%r904, %r902, 14;
	add.s32 	%r905, %r904, %r903;
	mul.hi.s32 	%r906, %r878, -2032597691;
	mad.lo.s32 	%r907, %r878, 1, %r906;
	shr.u32 	%r908, %r907, 31;
	shr.u32 	%r909, %r907, 14;
	add.s32 	%r910, %r909, %r908;
	mul.hi.s32 	%r911, %r879, -2032597691;
	mad.lo.s32 	%r912, %r879, 1, %r911;
	shr.u32 	%r913, %r912, 31;
	shr.u32 	%r914, %r912, 14;
	add.s32 	%r915, %r914, %r913;
	mul.hi.s32 	%r916, %r880, -2032597691;
	mad.lo.s32 	%r917, %r880, 1, %r916;
	shr.u32 	%r918, %r917, 31;
	shr.u32 	%r919, %r917, 14;
	add.s32 	%r920, %r919, %r918;
	.loc	1 60 89                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:89
	cvt.u16.u32 	%rs358, %r885;
	shr.s16 	%rs359, %rs358, 15;
	shr.u16 	%rs360, %rs359, 14;
	add.s16 	%rs361, %rs358, %rs360;
	and.b16  	%rs362, %rs361, -4;
	sub.s16 	%rs363, %rs358, %rs362;
	cvt.s32.s16 	%r921, %rs363;
	cvt.u16.u32 	%rs364, %r890;
	shr.s16 	%rs365, %rs364, 15;
	shr.u16 	%rs366, %rs365, 14;
	add.s16 	%rs367, %rs364, %rs366;
	and.b16  	%rs368, %rs367, -4;
	sub.s16 	%rs369, %rs364, %rs368;
	cvt.s32.s16 	%r922, %rs369;
	cvt.u16.u32 	%rs370, %r895;
	shr.s16 	%rs371, %rs370, 15;
	shr.u16 	%rs372, %rs371, 14;
	add.s16 	%rs373, %rs370, %rs372;
	and.b16  	%rs374, %rs373, -4;
	sub.s16 	%rs375, %rs370, %rs374;
	cvt.s32.s16 	%r923, %rs375;
	cvt.u16.u32 	%rs376, %r900;
	shr.s16 	%rs377, %rs376, 15;
	shr.u16 	%rs378, %rs377, 14;
	add.s16 	%rs379, %rs376, %rs378;
	and.b16  	%rs380, %rs379, -4;
	sub.s16 	%rs381, %rs376, %rs380;
	cvt.s32.s16 	%r924, %rs381;
	cvt.u16.u32 	%rs382, %r905;
	shr.s16 	%rs383, %rs382, 15;
	shr.u16 	%rs384, %rs383, 14;
	add.s16 	%rs385, %rs382, %rs384;
	and.b16  	%rs386, %rs385, -4;
	sub.s16 	%rs387, %rs382, %rs386;
	cvt.s32.s16 	%r925, %rs387;
	cvt.u16.u32 	%rs388, %r910;
	shr.s16 	%rs389, %rs388, 15;
	shr.u16 	%rs390, %rs389, 14;
	add.s16 	%rs391, %rs388, %rs390;
	and.b16  	%rs392, %rs391, -4;
	sub.s16 	%rs393, %rs388, %rs392;
	cvt.s32.s16 	%r926, %rs393;
	cvt.u16.u32 	%rs394, %r915;
	shr.s16 	%rs395, %rs394, 15;
	shr.u16 	%rs396, %rs395, 14;
	add.s16 	%rs397, %rs394, %rs396;
	and.b16  	%rs398, %rs397, -4;
	sub.s16 	%rs399, %rs394, %rs398;
	cvt.s32.s16 	%r927, %rs399;
	cvt.u16.u32 	%rs400, %r920;
	shr.s16 	%rs401, %rs400, 15;
	shr.u16 	%rs402, %rs401, 14;
	add.s16 	%rs403, %rs400, %rs402;
	and.b16  	%rs404, %rs403, -4;
	sub.s16 	%rs405, %rs400, %rs404;
	cvt.s32.s16 	%r928, %rs405;
	.loc	1 60 125                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:125
	mul.hi.s32 	%r929, %r863, -2032597691;
	mad.lo.s32 	%r930, %r863, 1, %r929;
	shr.u32 	%r931, %r930, 31;
	shr.s32 	%r932, %r930, 14;
	add.s32 	%r933, %r932, %r931;
	mul.lo.s32 	%r934, %r933, 31104;
	sub.s32 	%r935, %r863, %r934;
	mul.hi.s32 	%r936, %r864, -2032597691;
	mad.lo.s32 	%r937, %r864, 1, %r936;
	shr.u32 	%r938, %r937, 31;
	shr.s32 	%r939, %r937, 14;
	add.s32 	%r940, %r939, %r938;
	mul.lo.s32 	%r941, %r940, 31104;
	sub.s32 	%r942, %r864, %r941;
	mul.hi.s32 	%r943, %r865, -2032597691;
	mad.lo.s32 	%r944, %r865, 1, %r943;
	shr.u32 	%r945, %r944, 31;
	shr.s32 	%r946, %r944, 14;
	add.s32 	%r947, %r946, %r945;
	mul.lo.s32 	%r948, %r947, 31104;
	sub.s32 	%r949, %r865, %r948;
	mul.hi.s32 	%r950, %r866, -2032597691;
	mad.lo.s32 	%r951, %r866, 1, %r950;
	shr.u32 	%r952, %r951, 31;
	shr.s32 	%r953, %r951, 14;
	add.s32 	%r954, %r953, %r952;
	mul.lo.s32 	%r955, %r954, 31104;
	sub.s32 	%r956, %r866, %r955;
	mul.hi.s32 	%r957, %r867, -2032597691;
	mad.lo.s32 	%r958, %r867, 1, %r957;
	shr.u32 	%r959, %r958, 31;
	shr.s32 	%r960, %r958, 14;
	add.s32 	%r961, %r960, %r959;
	mul.lo.s32 	%r962, %r961, 31104;
	sub.s32 	%r963, %r867, %r962;
	mul.hi.s32 	%r964, %r868, -2032597691;
	mad.lo.s32 	%r965, %r868, 1, %r964;
	shr.u32 	%r966, %r965, 31;
	shr.s32 	%r967, %r965, 14;
	add.s32 	%r968, %r967, %r966;
	mul.lo.s32 	%r969, %r968, 31104;
	sub.s32 	%r970, %r868, %r969;
	mul.hi.s32 	%r971, %r869, -2032597691;
	mad.lo.s32 	%r972, %r869, 1, %r971;
	shr.u32 	%r973, %r972, 31;
	shr.s32 	%r974, %r972, 14;
	add.s32 	%r975, %r974, %r973;
	mul.lo.s32 	%r976, %r975, 31104;
	sub.s32 	%r977, %r869, %r976;
	mul.hi.s32 	%r978, %r870, -2032597691;
	mad.lo.s32 	%r979, %r870, 1, %r978;
	shr.u32 	%r980, %r979, 31;
	shr.s32 	%r981, %r979, 14;
	add.s32 	%r982, %r981, %r980;
	mul.lo.s32 	%r983, %r982, 31104;
	sub.s32 	%r984, %r870, %r983;
	.loc	1 60 97                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:97
	mad.lo.s32 	%r985, %r921, 31104, %r935;
	mad.lo.s32 	%r986, %r922, 31104, %r942;
	mad.lo.s32 	%r987, %r923, 31104, %r949;
	mad.lo.s32 	%r988, %r924, 31104, %r956;
	mad.lo.s32 	%r989, %r925, 31104, %r963;
	mad.lo.s32 	%r990, %r926, 31104, %r970;
	mad.lo.s32 	%r991, %r927, 31104, %r977;
	mad.lo.s32 	%r992, %r928, 31104, %r984;
	.loc	1 60 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:31
	mul.wide.s32 	%rd160, %r985, 4;
	add.s64 	%rd49, %rd105, %rd160;
	mul.wide.s32 	%rd161, %r986, 4;
	add.s64 	%rd50, %rd105, %rd161;
	mul.wide.s32 	%rd162, %r987, 4;
	add.s64 	%rd51, %rd105, %rd162;
	mul.wide.s32 	%rd163, %r988, 4;
	add.s64 	%rd52, %rd105, %rd163;
	mul.wide.s32 	%rd164, %r989, 4;
	add.s64 	%rd53, %rd105, %rd164;
	mul.wide.s32 	%rd165, %r990, 4;
	add.s64 	%rd54, %rd105, %rd165;
	mul.wide.s32 	%rd166, %r991, 4;
	add.s64 	%rd55, %rd105, %rd166;
	mul.wide.s32 	%rd167, %r992, 4;
	add.s64 	%rd56, %rd105, %rd167;
	.loc	1 60 143                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:143
	shr.u32 	%r993, %r652, 15;
	and.b32  	%r994, %r993, 1;
	setp.eq.b32 	%p235, %r994, 1;
	and.pred  	%p97, %p193, %p235;
	shr.u32 	%r995, %r652, 14;
	and.b32  	%r996, %r995, 1;
	setp.eq.b32 	%p236, %r996, 1;
	and.pred  	%p99, %p236, %p193;
	shr.u32 	%r997, %r652, 13;
	and.b32  	%r998, %r997, 1;
	setp.eq.b32 	%p237, %r998, 1;
	and.pred  	%p101, %p237, %p193;
	shr.u32 	%r999, %r652, 12;
	and.b32  	%r1000, %r999, 1;
	setp.eq.b32 	%p238, %r1000, 1;
	and.pred  	%p103, %p238, %p193;
	shr.u32 	%r1001, %r652, 11;
	and.b32  	%r1002, %r1001, 1;
	setp.eq.b32 	%p239, %r1002, 1;
	and.pred  	%p105, %p194, %p239;
	shr.u32 	%r1003, %r652, 10;
	and.b32  	%r1004, %r1003, 1;
	setp.eq.b32 	%p240, %r1004, 1;
	and.pred  	%p107, %p194, %p240;
	shr.u32 	%r1005, %r652, 9;
	and.b32  	%r1006, %r1005, 1;
	setp.eq.b32 	%p241, %r1006, 1;
	and.pred  	%p109, %p194, %p241;
	shr.u32 	%r1007, %r652, 8;
	and.b32  	%r1008, %r1007, 1;
	setp.eq.b32 	%p242, %r1008, 1;
	and.pred  	%p111, %p194, %p242;
	.loc	1 60 135                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:135
	// begin inline asm
	mov.u32 %r98, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r98 }, [ %rd49 + 0 ];
	@!%p97 mov.u32 %r98, %r3;
	// end inline asm
	mov.b32 	%f73, %r98;
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p99 ld.global.L1::evict_last.b32 { %r100 }, [ %rd50 + 0 ];
	@!%p99 mov.u32 %r100, %r3;
	// end inline asm
	mov.b32 	%f74, %r100;
	// begin inline asm
	mov.u32 %r102, 0x0;
	@%p101 ld.global.L1::evict_last.b32 { %r102 }, [ %rd51 + 0 ];
	@!%p101 mov.u32 %r102, %r3;
	// end inline asm
	mov.b32 	%f75, %r102;
	// begin inline asm
	mov.u32 %r104, 0x0;
	@%p103 ld.global.L1::evict_last.b32 { %r104 }, [ %rd52 + 0 ];
	@!%p103 mov.u32 %r104, %r3;
	// end inline asm
	mov.b32 	%f76, %r104;
	// begin inline asm
	mov.u32 %r106, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r106 }, [ %rd53 + 0 ];
	@!%p105 mov.u32 %r106, %r3;
	// end inline asm
	mov.b32 	%f77, %r106;
	// begin inline asm
	mov.u32 %r108, 0x0;
	@%p107 ld.global.L1::evict_last.b32 { %r108 }, [ %rd54 + 0 ];
	@!%p107 mov.u32 %r108, %r3;
	// end inline asm
	mov.b32 	%f78, %r108;
	// begin inline asm
	mov.u32 %r110, 0x0;
	@%p109 ld.global.L1::evict_last.b32 { %r110 }, [ %rd55 + 0 ];
	@!%p109 mov.u32 %r110, %r3;
	// end inline asm
	mov.b32 	%f79, %r110;
	// begin inline asm
	mov.u32 %r112, 0x0;
	@%p111 ld.global.L1::evict_last.b32 { %r112 }, [ %rd56 + 0 ];
	@!%p111 mov.u32 %r112, %r3;
	// end inline asm
	mov.b32 	%f80, %r112;
	.loc	1 61 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:62
	shr.s32 	%r1009, %r863, 31;
	shr.u32 	%r1010, %r1009, 26;
	add.s32 	%r1011, %r863, %r1010;
	shr.s32 	%r1012, %r1011, 6;
	shr.s32 	%r1013, %r864, 31;
	shr.u32 	%r1014, %r1013, 26;
	add.s32 	%r1015, %r864, %r1014;
	shr.s32 	%r1016, %r1015, 6;
	shr.s32 	%r1017, %r865, 31;
	shr.u32 	%r1018, %r1017, 26;
	add.s32 	%r1019, %r865, %r1018;
	shr.s32 	%r1020, %r1019, 6;
	shr.s32 	%r1021, %r866, 31;
	shr.u32 	%r1022, %r1021, 26;
	add.s32 	%r1023, %r866, %r1022;
	shr.s32 	%r1024, %r1023, 6;
	shr.s32 	%r1025, %r867, 31;
	shr.u32 	%r1026, %r1025, 26;
	add.s32 	%r1027, %r867, %r1026;
	shr.s32 	%r1028, %r1027, 6;
	shr.s32 	%r1029, %r868, 31;
	shr.u32 	%r1030, %r1029, 26;
	add.s32 	%r1031, %r868, %r1030;
	shr.s32 	%r1032, %r1031, 6;
	shr.s32 	%r1033, %r869, 31;
	shr.u32 	%r1034, %r1033, 26;
	add.s32 	%r1035, %r869, %r1034;
	shr.s32 	%r1036, %r1035, 6;
	shr.s32 	%r1037, %r870, 31;
	shr.u32 	%r1038, %r1037, 26;
	add.s32 	%r1039, %r870, %r1038;
	shr.s32 	%r1040, %r1039, 6;
	.loc	1 61 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:68
	mul.hi.s32 	%r1041, %r1012, -2032597691;
	mad.lo.s32 	%r1042, %r1012, 1, %r1041;
	shr.u32 	%r1043, %r1042, 31;
	shr.s32 	%r1044, %r1042, 8;
	add.s32 	%r1045, %r1044, %r1043;
	mul.lo.s32 	%r1046, %r1045, 486;
	sub.s32 	%r1047, %r1012, %r1046;
	mul.hi.s32 	%r1048, %r1016, -2032597691;
	mad.lo.s32 	%r1049, %r1016, 1, %r1048;
	shr.u32 	%r1050, %r1049, 31;
	shr.s32 	%r1051, %r1049, 8;
	add.s32 	%r1052, %r1051, %r1050;
	mul.lo.s32 	%r1053, %r1052, 486;
	sub.s32 	%r1054, %r1016, %r1053;
	mul.hi.s32 	%r1055, %r1020, -2032597691;
	mad.lo.s32 	%r1056, %r1020, 1, %r1055;
	shr.u32 	%r1057, %r1056, 31;
	shr.s32 	%r1058, %r1056, 8;
	add.s32 	%r1059, %r1058, %r1057;
	mul.lo.s32 	%r1060, %r1059, 486;
	sub.s32 	%r1061, %r1020, %r1060;
	mul.hi.s32 	%r1062, %r1024, -2032597691;
	mad.lo.s32 	%r1063, %r1024, 1, %r1062;
	shr.u32 	%r1064, %r1063, 31;
	shr.s32 	%r1065, %r1063, 8;
	add.s32 	%r1066, %r1065, %r1064;
	mul.lo.s32 	%r1067, %r1066, 486;
	sub.s32 	%r1068, %r1024, %r1067;
	mul.hi.s32 	%r1069, %r1028, -2032597691;
	mad.lo.s32 	%r1070, %r1028, 1, %r1069;
	shr.u32 	%r1071, %r1070, 31;
	shr.s32 	%r1072, %r1070, 8;
	add.s32 	%r1073, %r1072, %r1071;
	mul.lo.s32 	%r1074, %r1073, 486;
	sub.s32 	%r1075, %r1028, %r1074;
	mul.hi.s32 	%r1076, %r1032, -2032597691;
	mad.lo.s32 	%r1077, %r1032, 1, %r1076;
	shr.u32 	%r1078, %r1077, 31;
	shr.s32 	%r1079, %r1077, 8;
	add.s32 	%r1080, %r1079, %r1078;
	mul.lo.s32 	%r1081, %r1080, 486;
	sub.s32 	%r1082, %r1032, %r1081;
	mul.hi.s32 	%r1083, %r1036, -2032597691;
	mad.lo.s32 	%r1084, %r1036, 1, %r1083;
	shr.u32 	%r1085, %r1084, 31;
	shr.s32 	%r1086, %r1084, 8;
	add.s32 	%r1087, %r1086, %r1085;
	mul.lo.s32 	%r1088, %r1087, 486;
	sub.s32 	%r1089, %r1036, %r1088;
	mul.hi.s32 	%r1090, %r1040, -2032597691;
	mad.lo.s32 	%r1091, %r1040, 1, %r1090;
	shr.u32 	%r1092, %r1091, 31;
	shr.s32 	%r1093, %r1091, 8;
	add.s32 	%r1094, %r1093, %r1092;
	mul.lo.s32 	%r1095, %r1094, 486;
	sub.s32 	%r1096, %r1040, %r1095;
	.loc	1 61 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:32
	mul.wide.s32 	%rd168, %r1047, 4;
	add.s64 	%rd57, %rd106, %rd168;
	mul.wide.s32 	%rd169, %r1054, 4;
	add.s64 	%rd58, %rd106, %rd169;
	mul.wide.s32 	%rd170, %r1061, 4;
	add.s64 	%rd59, %rd106, %rd170;
	mul.wide.s32 	%rd171, %r1068, 4;
	add.s64 	%rd60, %rd106, %rd171;
	mul.wide.s32 	%rd172, %r1075, 4;
	add.s64 	%rd61, %rd106, %rd172;
	mul.wide.s32 	%rd173, %r1082, 4;
	add.s64 	%rd62, %rd106, %rd173;
	mul.wide.s32 	%rd174, %r1089, 4;
	add.s64 	%rd63, %rd106, %rd174;
	mul.wide.s32 	%rd175, %r1096, 4;
	add.s64 	%rd64, %rd106, %rd175;
	.loc	1 61 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:75
	// begin inline asm
	mov.u32 %r114, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r114 }, [ %rd57 + 0 ];
	@!%p97 mov.u32 %r114, %r3;
	// end inline asm
	mov.b32 	%f81, %r114;
	// begin inline asm
	mov.u32 %r116, 0x0;
	@%p99 ld.global.L1::evict_last.b32 { %r116 }, [ %rd58 + 0 ];
	@!%p99 mov.u32 %r116, %r3;
	// end inline asm
	mov.b32 	%f82, %r116;
	// begin inline asm
	mov.u32 %r118, 0x0;
	@%p101 ld.global.L1::evict_last.b32 { %r118 }, [ %rd59 + 0 ];
	@!%p101 mov.u32 %r118, %r3;
	// end inline asm
	mov.b32 	%f83, %r118;
	// begin inline asm
	mov.u32 %r120, 0x0;
	@%p103 ld.global.L1::evict_last.b32 { %r120 }, [ %rd60 + 0 ];
	@!%p103 mov.u32 %r120, %r3;
	// end inline asm
	mov.b32 	%f84, %r120;
	// begin inline asm
	mov.u32 %r122, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r122 }, [ %rd61 + 0 ];
	@!%p105 mov.u32 %r122, %r3;
	// end inline asm
	mov.b32 	%f85, %r122;
	// begin inline asm
	mov.u32 %r124, 0x0;
	@%p107 ld.global.L1::evict_last.b32 { %r124 }, [ %rd62 + 0 ];
	@!%p107 mov.u32 %r124, %r3;
	// end inline asm
	mov.b32 	%f86, %r124;
	// begin inline asm
	mov.u32 %r126, 0x0;
	@%p109 ld.global.L1::evict_last.b32 { %r126 }, [ %rd63 + 0 ];
	@!%p109 mov.u32 %r126, %r3;
	// end inline asm
	mov.b32 	%f87, %r126;
	// begin inline asm
	mov.u32 %r128, 0x0;
	@%p111 ld.global.L1::evict_last.b32 { %r128 }, [ %rd64 + 0 ];
	@!%p111 mov.u32 %r128, %r3;
	// end inline asm
	mov.b32 	%f88, %r128;
	.loc	1 62 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:62:20
	add.f32 	%f89, %f73, %f81;
	add.f32 	%f90, %f74, %f82;
	add.f32 	%f91, %f75, %f83;
	add.f32 	%f92, %f76, %f84;
	add.f32 	%f93, %f77, %f85;
	add.f32 	%f94, %f78, %f86;
	add.f32 	%f95, %f79, %f87;
	add.f32 	%f96, %f80, %f88;
	.loc	1 69 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:46
	add.s32 	%r1097, %r305, -1980288;
	add.s32 	%r1098, %r311, -1980288;
	add.s32 	%r1099, %r317, -1980288;
	add.s32 	%r1100, %r323, -1980288;
	add.s32 	%r1101, %r325, -1980288;
	add.s32 	%r1102, %r331, -1980288;
	add.s32 	%r1103, %r337, -1980288;
	add.s32 	%r1104, %r343, -1980288;
	.loc	1 69 73                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:73
	mul.lo.s32 	%r1105, %r298, 11664;
	mul.lo.s32 	%r1106, %r303, 11664;
	.loc	1 69 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:67
	add.s32 	%r1107, %r1097, %r1105;
	add.s32 	%r1108, %r1105, %r1098;
	add.s32 	%r1109, %r1105, %r1099;
	add.s32 	%r1110, %r1105, %r1100;
	add.s32 	%r1111, %r1101, %r1106;
	add.s32 	%r1112, %r1102, %r1106;
	add.s32 	%r1113, %r1103, %r1106;
	add.s32 	%r1114, %r1104, %r1106;
	.loc	1 69 80                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:80
	mul.hi.s32 	%r1115, %r1107, 1508246403;
	shr.u32 	%r1116, %r1115, 31;
	shr.u32 	%r1117, %r1115, 12;
	add.s32 	%r1118, %r1117, %r1116;
	mul.hi.s32 	%r1119, %r1108, 1508246403;
	shr.u32 	%r1120, %r1119, 31;
	shr.u32 	%r1121, %r1119, 12;
	add.s32 	%r1122, %r1121, %r1120;
	mul.hi.s32 	%r1123, %r1109, 1508246403;
	shr.u32 	%r1124, %r1123, 31;
	shr.u32 	%r1125, %r1123, 12;
	add.s32 	%r1126, %r1125, %r1124;
	mul.hi.s32 	%r1127, %r1110, 1508246403;
	shr.u32 	%r1128, %r1127, 31;
	shr.u32 	%r1129, %r1127, 12;
	add.s32 	%r1130, %r1129, %r1128;
	mul.hi.s32 	%r1131, %r1111, 1508246403;
	shr.u32 	%r1132, %r1131, 31;
	shr.u32 	%r1133, %r1131, 12;
	add.s32 	%r1134, %r1133, %r1132;
	mul.hi.s32 	%r1135, %r1112, 1508246403;
	shr.u32 	%r1136, %r1135, 31;
	shr.u32 	%r1137, %r1135, 12;
	add.s32 	%r1138, %r1137, %r1136;
	mul.hi.s32 	%r1139, %r1113, 1508246403;
	shr.u32 	%r1140, %r1139, 31;
	shr.u32 	%r1141, %r1139, 12;
	add.s32 	%r1142, %r1141, %r1140;
	mul.hi.s32 	%r1143, %r1114, 1508246403;
	shr.u32 	%r1144, %r1143, 31;
	shr.u32 	%r1145, %r1143, 12;
	add.s32 	%r1146, %r1145, %r1144;
	.loc	1 69 89                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:89
	cvt.u16.u32 	%rs406, %r1118;
	shr.s16 	%rs407, %rs406, 15;
	shr.u16 	%rs408, %rs407, 14;
	add.s16 	%rs409, %rs406, %rs408;
	and.b16  	%rs410, %rs409, -4;
	sub.s16 	%rs411, %rs406, %rs410;
	cvt.s32.s16 	%r1147, %rs411;
	cvt.u16.u32 	%rs412, %r1122;
	shr.s16 	%rs413, %rs412, 15;
	shr.u16 	%rs414, %rs413, 14;
	add.s16 	%rs415, %rs412, %rs414;
	and.b16  	%rs416, %rs415, -4;
	sub.s16 	%rs417, %rs412, %rs416;
	cvt.s32.s16 	%r1148, %rs417;
	cvt.u16.u32 	%rs418, %r1126;
	shr.s16 	%rs419, %rs418, 15;
	shr.u16 	%rs420, %rs419, 14;
	add.s16 	%rs421, %rs418, %rs420;
	and.b16  	%rs422, %rs421, -4;
	sub.s16 	%rs423, %rs418, %rs422;
	cvt.s32.s16 	%r1149, %rs423;
	cvt.u16.u32 	%rs424, %r1130;
	shr.s16 	%rs425, %rs424, 15;
	shr.u16 	%rs426, %rs425, 14;
	add.s16 	%rs427, %rs424, %rs426;
	and.b16  	%rs428, %rs427, -4;
	sub.s16 	%rs429, %rs424, %rs428;
	cvt.s32.s16 	%r1150, %rs429;
	cvt.u16.u32 	%rs430, %r1134;
	shr.s16 	%rs431, %rs430, 15;
	shr.u16 	%rs432, %rs431, 14;
	add.s16 	%rs433, %rs430, %rs432;
	and.b16  	%rs434, %rs433, -4;
	sub.s16 	%rs435, %rs430, %rs434;
	cvt.s32.s16 	%r1151, %rs435;
	cvt.u16.u32 	%rs436, %r1138;
	shr.s16 	%rs437, %rs436, 15;
	shr.u16 	%rs438, %rs437, 14;
	add.s16 	%rs439, %rs436, %rs438;
	and.b16  	%rs440, %rs439, -4;
	sub.s16 	%rs441, %rs436, %rs440;
	cvt.s32.s16 	%r1152, %rs441;
	cvt.u16.u32 	%rs442, %r1142;
	shr.s16 	%rs443, %rs442, 15;
	shr.u16 	%rs444, %rs443, 14;
	add.s16 	%rs445, %rs442, %rs444;
	and.b16  	%rs446, %rs445, -4;
	sub.s16 	%rs447, %rs442, %rs446;
	cvt.s32.s16 	%r1153, %rs447;
	cvt.u16.u32 	%rs448, %r1146;
	shr.s16 	%rs449, %rs448, 15;
	shr.u16 	%rs450, %rs449, 14;
	add.s16 	%rs451, %rs448, %rs450;
	and.b16  	%rs452, %rs451, -4;
	sub.s16 	%rs453, %rs448, %rs452;
	cvt.s32.s16 	%r1154, %rs453;
	.loc	1 69 125                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:125
	mul.hi.s32 	%r1155, %r1097, 1508246403;
	shr.u32 	%r1156, %r1155, 31;
	shr.s32 	%r1157, %r1155, 12;
	add.s32 	%r1158, %r1157, %r1156;
	mul.lo.s32 	%r1159, %r1158, 11664;
	sub.s32 	%r1160, %r1097, %r1159;
	mul.hi.s32 	%r1161, %r1098, 1508246403;
	shr.u32 	%r1162, %r1161, 31;
	shr.s32 	%r1163, %r1161, 12;
	add.s32 	%r1164, %r1163, %r1162;
	mul.lo.s32 	%r1165, %r1164, 11664;
	sub.s32 	%r1166, %r1098, %r1165;
	mul.hi.s32 	%r1167, %r1099, 1508246403;
	shr.u32 	%r1168, %r1167, 31;
	shr.s32 	%r1169, %r1167, 12;
	add.s32 	%r1170, %r1169, %r1168;
	mul.lo.s32 	%r1171, %r1170, 11664;
	sub.s32 	%r1172, %r1099, %r1171;
	mul.hi.s32 	%r1173, %r1100, 1508246403;
	shr.u32 	%r1174, %r1173, 31;
	shr.s32 	%r1175, %r1173, 12;
	add.s32 	%r1176, %r1175, %r1174;
	mul.lo.s32 	%r1177, %r1176, 11664;
	sub.s32 	%r1178, %r1100, %r1177;
	mul.hi.s32 	%r1179, %r1101, 1508246403;
	shr.u32 	%r1180, %r1179, 31;
	shr.s32 	%r1181, %r1179, 12;
	add.s32 	%r1182, %r1181, %r1180;
	mul.lo.s32 	%r1183, %r1182, 11664;
	sub.s32 	%r1184, %r1101, %r1183;
	mul.hi.s32 	%r1185, %r1102, 1508246403;
	shr.u32 	%r1186, %r1185, 31;
	shr.s32 	%r1187, %r1185, 12;
	add.s32 	%r1188, %r1187, %r1186;
	mul.lo.s32 	%r1189, %r1188, 11664;
	sub.s32 	%r1190, %r1102, %r1189;
	mul.hi.s32 	%r1191, %r1103, 1508246403;
	shr.u32 	%r1192, %r1191, 31;
	shr.s32 	%r1193, %r1191, 12;
	add.s32 	%r1194, %r1193, %r1192;
	mul.lo.s32 	%r1195, %r1194, 11664;
	sub.s32 	%r1196, %r1103, %r1195;
	mul.hi.s32 	%r1197, %r1104, 1508246403;
	shr.u32 	%r1198, %r1197, 31;
	shr.s32 	%r1199, %r1197, 12;
	add.s32 	%r1200, %r1199, %r1198;
	mul.lo.s32 	%r1201, %r1200, 11664;
	sub.s32 	%r1202, %r1104, %r1201;
	.loc	1 69 97                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:97
	mad.lo.s32 	%r1203, %r1147, 11664, %r1160;
	mad.lo.s32 	%r1204, %r1148, 11664, %r1166;
	mad.lo.s32 	%r1205, %r1149, 11664, %r1172;
	mad.lo.s32 	%r1206, %r1150, 11664, %r1178;
	mad.lo.s32 	%r1207, %r1151, 11664, %r1184;
	mad.lo.s32 	%r1208, %r1152, 11664, %r1190;
	mad.lo.s32 	%r1209, %r1153, 11664, %r1196;
	mad.lo.s32 	%r1210, %r1154, 11664, %r1202;
	.loc	1 69 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:31
	mul.wide.s32 	%rd176, %r1203, 4;
	add.s64 	%rd65, %rd107, %rd176;
	mul.wide.s32 	%rd177, %r1204, 4;
	add.s64 	%rd66, %rd107, %rd177;
	mul.wide.s32 	%rd178, %r1205, 4;
	add.s64 	%rd67, %rd107, %rd178;
	mul.wide.s32 	%rd179, %r1206, 4;
	add.s64 	%rd68, %rd107, %rd179;
	mul.wide.s32 	%rd180, %r1207, 4;
	add.s64 	%rd69, %rd107, %rd180;
	mul.wide.s32 	%rd181, %r1208, 4;
	add.s64 	%rd70, %rd107, %rd181;
	mul.wide.s32 	%rd182, %r1209, 4;
	add.s64 	%rd71, %rd107, %rd182;
	mul.wide.s32 	%rd183, %r1210, 4;
	add.s64 	%rd72, %rd107, %rd183;
	.loc	1 69 143                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:143
	shr.u32 	%r1211, %r652, 7;
	and.b32  	%r1212, %r1211, 1;
	setp.eq.b32 	%p243, %r1212, 1;
	and.pred  	%p129, %p193, %p243;
	shr.u32 	%r1213, %r652, 6;
	and.b32  	%r1214, %r1213, 1;
	setp.eq.b32 	%p244, %r1214, 1;
	and.pred  	%p131, %p244, %p193;
	shr.u32 	%r1215, %r652, 5;
	and.b32  	%r1216, %r1215, 1;
	setp.eq.b32 	%p245, %r1216, 1;
	and.pred  	%p133, %p245, %p193;
	shr.u32 	%r1217, %r652, 4;
	and.b32  	%r1218, %r1217, 1;
	setp.eq.b32 	%p246, %r1218, 1;
	and.pred  	%p135, %p246, %p193;
	shr.u32 	%r1219, %r652, 3;
	and.b32  	%r1220, %r1219, 1;
	setp.eq.b32 	%p247, %r1220, 1;
	and.pred  	%p137, %p194, %p247;
	shr.u32 	%r1221, %r652, 2;
	and.b32  	%r1222, %r1221, 1;
	setp.eq.b32 	%p248, %r1222, 1;
	and.pred  	%p139, %p194, %p248;
	shr.u32 	%r1223, %r652, 1;
	and.b32  	%r1224, %r1223, 1;
	setp.eq.b32 	%p249, %r1224, 1;
	and.pred  	%p141, %p194, %p249;
	and.pred  	%p143, %p194, %p217;
	.loc	1 69 135                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:135
	// begin inline asm
	mov.u32 %r130, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r130 }, [ %rd65 + 0 ];
	@!%p129 mov.u32 %r130, %r3;
	// end inline asm
	mov.b32 	%f97, %r130;
	// begin inline asm
	mov.u32 %r132, 0x0;
	@%p131 ld.global.L1::evict_last.b32 { %r132 }, [ %rd66 + 0 ];
	@!%p131 mov.u32 %r132, %r3;
	// end inline asm
	mov.b32 	%f98, %r132;
	// begin inline asm
	mov.u32 %r134, 0x0;
	@%p133 ld.global.L1::evict_last.b32 { %r134 }, [ %rd67 + 0 ];
	@!%p133 mov.u32 %r134, %r3;
	// end inline asm
	mov.b32 	%f99, %r134;
	// begin inline asm
	mov.u32 %r136, 0x0;
	@%p135 ld.global.L1::evict_last.b32 { %r136 }, [ %rd68 + 0 ];
	@!%p135 mov.u32 %r136, %r3;
	// end inline asm
	mov.b32 	%f100, %r136;
	// begin inline asm
	mov.u32 %r138, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r138 }, [ %rd69 + 0 ];
	@!%p137 mov.u32 %r138, %r3;
	// end inline asm
	mov.b32 	%f101, %r138;
	// begin inline asm
	mov.u32 %r140, 0x0;
	@%p139 ld.global.L1::evict_last.b32 { %r140 }, [ %rd70 + 0 ];
	@!%p139 mov.u32 %r140, %r3;
	// end inline asm
	mov.b32 	%f102, %r140;
	// begin inline asm
	mov.u32 %r142, 0x0;
	@%p141 ld.global.L1::evict_last.b32 { %r142 }, [ %rd71 + 0 ];
	@!%p141 mov.u32 %r142, %r3;
	// end inline asm
	mov.b32 	%f103, %r142;
	// begin inline asm
	mov.u32 %r144, 0x0;
	@%p143 ld.global.L1::evict_last.b32 { %r144 }, [ %rd72 + 0 ];
	@!%p143 mov.u32 %r144, %r3;
	// end inline asm
	mov.b32 	%f104, %r144;
	.loc	1 70 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:62
	mul.hi.s32 	%r1225, %r1097, 954437177;
	shr.u32 	%r1226, %r1225, 31;
	shr.s32 	%r1227, %r1225, 3;
	add.s32 	%r1228, %r1227, %r1226;
	mul.hi.s32 	%r1229, %r1098, 954437177;
	shr.u32 	%r1230, %r1229, 31;
	shr.s32 	%r1231, %r1229, 3;
	add.s32 	%r1232, %r1231, %r1230;
	mul.hi.s32 	%r1233, %r1099, 954437177;
	shr.u32 	%r1234, %r1233, 31;
	shr.s32 	%r1235, %r1233, 3;
	add.s32 	%r1236, %r1235, %r1234;
	mul.hi.s32 	%r1237, %r1100, 954437177;
	shr.u32 	%r1238, %r1237, 31;
	shr.s32 	%r1239, %r1237, 3;
	add.s32 	%r1240, %r1239, %r1238;
	mul.hi.s32 	%r1241, %r1101, 954437177;
	shr.u32 	%r1242, %r1241, 31;
	shr.s32 	%r1243, %r1241, 3;
	add.s32 	%r1244, %r1243, %r1242;
	mul.hi.s32 	%r1245, %r1102, 954437177;
	shr.u32 	%r1246, %r1245, 31;
	shr.s32 	%r1247, %r1245, 3;
	add.s32 	%r1248, %r1247, %r1246;
	mul.hi.s32 	%r1249, %r1103, 954437177;
	shr.u32 	%r1250, %r1249, 31;
	shr.s32 	%r1251, %r1249, 3;
	add.s32 	%r1252, %r1251, %r1250;
	mul.hi.s32 	%r1253, %r1104, 954437177;
	shr.u32 	%r1254, %r1253, 31;
	shr.s32 	%r1255, %r1253, 3;
	add.s32 	%r1256, %r1255, %r1254;
	.loc	1 70 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:68
	mul.hi.s32 	%r1257, %r1228, 424194301;
	shr.u32 	%r1258, %r1257, 31;
	shr.s32 	%r1259, %r1257, 5;
	add.s32 	%r1260, %r1259, %r1258;
	mul.lo.s32 	%r1261, %r1260, 324;
	sub.s32 	%r1262, %r1228, %r1261;
	mul.hi.s32 	%r1263, %r1232, 424194301;
	shr.u32 	%r1264, %r1263, 31;
	shr.s32 	%r1265, %r1263, 5;
	add.s32 	%r1266, %r1265, %r1264;
	mul.lo.s32 	%r1267, %r1266, 324;
	sub.s32 	%r1268, %r1232, %r1267;
	mul.hi.s32 	%r1269, %r1236, 424194301;
	shr.u32 	%r1270, %r1269, 31;
	shr.s32 	%r1271, %r1269, 5;
	add.s32 	%r1272, %r1271, %r1270;
	mul.lo.s32 	%r1273, %r1272, 324;
	sub.s32 	%r1274, %r1236, %r1273;
	mul.hi.s32 	%r1275, %r1240, 424194301;
	shr.u32 	%r1276, %r1275, 31;
	shr.s32 	%r1277, %r1275, 5;
	add.s32 	%r1278, %r1277, %r1276;
	mul.lo.s32 	%r1279, %r1278, 324;
	sub.s32 	%r1280, %r1240, %r1279;
	mul.hi.s32 	%r1281, %r1244, 424194301;
	shr.u32 	%r1282, %r1281, 31;
	shr.s32 	%r1283, %r1281, 5;
	add.s32 	%r1284, %r1283, %r1282;
	mul.lo.s32 	%r1285, %r1284, 324;
	sub.s32 	%r1286, %r1244, %r1285;
	mul.hi.s32 	%r1287, %r1248, 424194301;
	shr.u32 	%r1288, %r1287, 31;
	shr.s32 	%r1289, %r1287, 5;
	add.s32 	%r1290, %r1289, %r1288;
	mul.lo.s32 	%r1291, %r1290, 324;
	sub.s32 	%r1292, %r1248, %r1291;
	mul.hi.s32 	%r1293, %r1252, 424194301;
	shr.u32 	%r1294, %r1293, 31;
	shr.s32 	%r1295, %r1293, 5;
	add.s32 	%r1296, %r1295, %r1294;
	mul.lo.s32 	%r1297, %r1296, 324;
	sub.s32 	%r1298, %r1252, %r1297;
	mul.hi.s32 	%r1299, %r1256, 424194301;
	shr.u32 	%r1300, %r1299, 31;
	shr.s32 	%r1301, %r1299, 5;
	add.s32 	%r1302, %r1301, %r1300;
	mul.lo.s32 	%r1303, %r1302, 324;
	sub.s32 	%r1304, %r1256, %r1303;
	.loc	1 70 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:32
	mul.wide.s32 	%rd184, %r1262, 4;
	add.s64 	%rd73, %rd108, %rd184;
	mul.wide.s32 	%rd185, %r1268, 4;
	add.s64 	%rd74, %rd108, %rd185;
	mul.wide.s32 	%rd186, %r1274, 4;
	add.s64 	%rd75, %rd108, %rd186;
	mul.wide.s32 	%rd187, %r1280, 4;
	add.s64 	%rd76, %rd108, %rd187;
	mul.wide.s32 	%rd188, %r1286, 4;
	add.s64 	%rd77, %rd108, %rd188;
	mul.wide.s32 	%rd189, %r1292, 4;
	add.s64 	%rd78, %rd108, %rd189;
	mul.wide.s32 	%rd190, %r1298, 4;
	add.s64 	%rd79, %rd108, %rd190;
	mul.wide.s32 	%rd191, %r1304, 4;
	add.s64 	%rd80, %rd108, %rd191;
	.loc	1 70 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:75
	// begin inline asm
	mov.u32 %r146, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r146 }, [ %rd73 + 0 ];
	@!%p129 mov.u32 %r146, %r3;
	// end inline asm
	mov.b32 	%f105, %r146;
	// begin inline asm
	mov.u32 %r148, 0x0;
	@%p131 ld.global.L1::evict_last.b32 { %r148 }, [ %rd74 + 0 ];
	@!%p131 mov.u32 %r148, %r3;
	// end inline asm
	mov.b32 	%f106, %r148;
	// begin inline asm
	mov.u32 %r150, 0x0;
	@%p133 ld.global.L1::evict_last.b32 { %r150 }, [ %rd75 + 0 ];
	@!%p133 mov.u32 %r150, %r3;
	// end inline asm
	mov.b32 	%f107, %r150;
	// begin inline asm
	mov.u32 %r152, 0x0;
	@%p135 ld.global.L1::evict_last.b32 { %r152 }, [ %rd76 + 0 ];
	@!%p135 mov.u32 %r152, %r3;
	// end inline asm
	mov.b32 	%f108, %r152;
	// begin inline asm
	mov.u32 %r154, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r154 }, [ %rd77 + 0 ];
	@!%p137 mov.u32 %r154, %r3;
	// end inline asm
	mov.b32 	%f109, %r154;
	// begin inline asm
	mov.u32 %r156, 0x0;
	@%p139 ld.global.L1::evict_last.b32 { %r156 }, [ %rd78 + 0 ];
	@!%p139 mov.u32 %r156, %r3;
	// end inline asm
	mov.b32 	%f110, %r156;
	// begin inline asm
	mov.u32 %r158, 0x0;
	@%p141 ld.global.L1::evict_last.b32 { %r158 }, [ %rd79 + 0 ];
	@!%p141 mov.u32 %r158, %r3;
	// end inline asm
	mov.b32 	%f111, %r158;
	// begin inline asm
	mov.u32 %r160, 0x0;
	@%p143 ld.global.L1::evict_last.b32 { %r160 }, [ %rd80 + 0 ];
	@!%p143 mov.u32 %r160, %r3;
	// end inline asm
	mov.b32 	%f112, %r160;
	.loc	1 71 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:71:20
	add.f32 	%f113, %f97, %f105;
	add.f32 	%f114, %f98, %f106;
	add.f32 	%f115, %f99, %f107;
	add.f32 	%f116, %f100, %f108;
	add.f32 	%f117, %f101, %f109;
	add.f32 	%f118, %f102, %f110;
	add.f32 	%f119, %f103, %f111;
	add.f32 	%f120, %f104, %f112;
	.loc	1 74 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:74:20
	setp.gt.s32 	%p250, %r293, 24591;
	setp.gt.s32 	%p251, %r287, 24591;
	setp.gt.s32 	%p252, %r281, 24591;
	setp.gt.s32 	%p253, %r275, 24591;
	setp.gt.s32 	%p254, %r269, 24591;
	setp.gt.s32 	%p255, %r263, 24591;
	setp.gt.s32 	%p256, %r257, 24591;
	setp.gt.s32 	%p257, %r251, 24591;
	.loc	1 77 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:46
	add.s32 	%r1305, %r305, -1991952;
	add.s32 	%r1306, %r311, -1991952;
	add.s32 	%r1307, %r317, -1991952;
	add.s32 	%r1308, %r323, -1991952;
	add.s32 	%r1309, %r325, -1991952;
	add.s32 	%r1310, %r331, -1991952;
	add.s32 	%r1311, %r337, -1991952;
	add.s32 	%r1312, %r343, -1991952;
	.loc	1 77 72                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:72
	mul.lo.s32 	%r1313, %r298, 5184;
	mul.lo.s32 	%r1314, %r303, 5184;
	.loc	1 77 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:67
	add.s32 	%r1315, %r1305, %r1313;
	add.s32 	%r1316, %r1313, %r1306;
	add.s32 	%r1317, %r1313, %r1307;
	add.s32 	%r1318, %r1313, %r1308;
	add.s32 	%r1319, %r1309, %r1314;
	add.s32 	%r1320, %r1310, %r1314;
	add.s32 	%r1321, %r1311, %r1314;
	add.s32 	%r1322, %r1312, %r1314;
	.loc	1 77 79                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:79
	mul.hi.s32 	%r1323, %r1315, 424194301;
	shr.u32 	%r1324, %r1323, 31;
	shr.u32 	%r1325, %r1323, 9;
	add.s32 	%r1326, %r1325, %r1324;
	mul.hi.s32 	%r1327, %r1316, 424194301;
	shr.u32 	%r1328, %r1327, 31;
	shr.u32 	%r1329, %r1327, 9;
	add.s32 	%r1330, %r1329, %r1328;
	mul.hi.s32 	%r1331, %r1317, 424194301;
	shr.u32 	%r1332, %r1331, 31;
	shr.u32 	%r1333, %r1331, 9;
	add.s32 	%r1334, %r1333, %r1332;
	mul.hi.s32 	%r1335, %r1318, 424194301;
	shr.u32 	%r1336, %r1335, 31;
	shr.u32 	%r1337, %r1335, 9;
	add.s32 	%r1338, %r1337, %r1336;
	mul.hi.s32 	%r1339, %r1319, 424194301;
	shr.u32 	%r1340, %r1339, 31;
	shr.u32 	%r1341, %r1339, 9;
	add.s32 	%r1342, %r1341, %r1340;
	mul.hi.s32 	%r1343, %r1320, 424194301;
	shr.u32 	%r1344, %r1343, 31;
	shr.u32 	%r1345, %r1343, 9;
	add.s32 	%r1346, %r1345, %r1344;
	mul.hi.s32 	%r1347, %r1321, 424194301;
	shr.u32 	%r1348, %r1347, 31;
	shr.u32 	%r1349, %r1347, 9;
	add.s32 	%r1350, %r1349, %r1348;
	mul.hi.s32 	%r1351, %r1322, 424194301;
	shr.u32 	%r1352, %r1351, 31;
	shr.u32 	%r1353, %r1351, 9;
	add.s32 	%r1354, %r1353, %r1352;
	.loc	1 77 87                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:87
	cvt.u16.u32 	%rs454, %r1326;
	shr.s16 	%rs455, %rs454, 15;
	shr.u16 	%rs456, %rs455, 14;
	add.s16 	%rs457, %rs454, %rs456;
	and.b16  	%rs458, %rs457, 1020;
	sub.s16 	%rs459, %rs454, %rs458;
	cvt.u16.u32 	%rs460, %r1330;
	shr.s16 	%rs461, %rs460, 15;
	shr.u16 	%rs462, %rs461, 14;
	add.s16 	%rs463, %rs460, %rs462;
	and.b16  	%rs464, %rs463, 1020;
	sub.s16 	%rs465, %rs460, %rs464;
	cvt.u16.u32 	%rs466, %r1334;
	shr.s16 	%rs467, %rs466, 15;
	shr.u16 	%rs468, %rs467, 14;
	add.s16 	%rs469, %rs466, %rs468;
	and.b16  	%rs470, %rs469, 1020;
	sub.s16 	%rs471, %rs466, %rs470;
	cvt.u16.u32 	%rs472, %r1338;
	shr.s16 	%rs473, %rs472, 15;
	shr.u16 	%rs474, %rs473, 14;
	add.s16 	%rs475, %rs472, %rs474;
	and.b16  	%rs476, %rs475, 1020;
	sub.s16 	%rs477, %rs472, %rs476;
	cvt.u16.u32 	%rs478, %r1342;
	shr.s16 	%rs479, %rs478, 15;
	shr.u16 	%rs480, %rs479, 14;
	add.s16 	%rs481, %rs478, %rs480;
	and.b16  	%rs482, %rs481, 1020;
	sub.s16 	%rs483, %rs478, %rs482;
	cvt.u16.u32 	%rs484, %r1346;
	shr.s16 	%rs485, %rs484, 15;
	shr.u16 	%rs486, %rs485, 14;
	add.s16 	%rs487, %rs484, %rs486;
	and.b16  	%rs488, %rs487, 1020;
	sub.s16 	%rs489, %rs484, %rs488;
	cvt.u16.u32 	%rs490, %r1350;
	shr.s16 	%rs491, %rs490, 15;
	shr.u16 	%rs492, %rs491, 14;
	add.s16 	%rs493, %rs490, %rs492;
	and.b16  	%rs494, %rs493, 1020;
	sub.s16 	%rs495, %rs490, %rs494;
	cvt.u16.u32 	%rs496, %r1354;
	shr.s16 	%rs497, %rs496, 15;
	shr.u16 	%rs498, %rs497, 14;
	add.s16 	%rs499, %rs496, %rs498;
	and.b16  	%rs500, %rs499, 1020;
	sub.s16 	%rs501, %rs496, %rs500;
	.loc	1 77 39                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:39
	mul.lo.s16 	%rs502, %rs459, 5184;
	cvt.s32.s16 	%r1355, %rs502;
	mul.lo.s16 	%rs503, %rs465, 5184;
	cvt.s32.s16 	%r1356, %rs503;
	mul.lo.s16 	%rs504, %rs471, 5184;
	cvt.s32.s16 	%r1357, %rs504;
	mul.lo.s16 	%rs505, %rs477, 5184;
	cvt.s32.s16 	%r1358, %rs505;
	mul.lo.s16 	%rs506, %rs483, 5184;
	cvt.s32.s16 	%r1359, %rs506;
	mul.lo.s16 	%rs507, %rs489, 5184;
	cvt.s32.s16 	%r1360, %rs507;
	mul.lo.s16 	%rs508, %rs495, 5184;
	cvt.s32.s16 	%r1361, %rs508;
	mul.lo.s16 	%rs509, %rs501, 5184;
	cvt.s32.s16 	%r1362, %rs509;
	.loc	1 77 123                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:123
	mul.hi.s32 	%r1363, %r1305, 424194301;
	shr.u32 	%r1364, %r1363, 31;
	shr.s32 	%r1365, %r1363, 9;
	add.s32 	%r1366, %r1365, %r1364;
	mul.lo.s32 	%r1367, %r1366, 5184;
	sub.s32 	%r1368, %r1305, %r1367;
	mul.hi.s32 	%r1369, %r1306, 424194301;
	shr.u32 	%r1370, %r1369, 31;
	shr.s32 	%r1371, %r1369, 9;
	add.s32 	%r1372, %r1371, %r1370;
	mul.lo.s32 	%r1373, %r1372, 5184;
	sub.s32 	%r1374, %r1306, %r1373;
	mul.hi.s32 	%r1375, %r1307, 424194301;
	shr.u32 	%r1376, %r1375, 31;
	shr.s32 	%r1377, %r1375, 9;
	add.s32 	%r1378, %r1377, %r1376;
	mul.lo.s32 	%r1379, %r1378, 5184;
	sub.s32 	%r1380, %r1307, %r1379;
	mul.hi.s32 	%r1381, %r1308, 424194301;
	shr.u32 	%r1382, %r1381, 31;
	shr.s32 	%r1383, %r1381, 9;
	add.s32 	%r1384, %r1383, %r1382;
	mul.lo.s32 	%r1385, %r1384, 5184;
	sub.s32 	%r1386, %r1308, %r1385;
	mul.hi.s32 	%r1387, %r1309, 424194301;
	shr.u32 	%r1388, %r1387, 31;
	shr.s32 	%r1389, %r1387, 9;
	add.s32 	%r1390, %r1389, %r1388;
	mul.lo.s32 	%r1391, %r1390, 5184;
	sub.s32 	%r1392, %r1309, %r1391;
	mul.hi.s32 	%r1393, %r1310, 424194301;
	shr.u32 	%r1394, %r1393, 31;
	shr.s32 	%r1395, %r1393, 9;
	add.s32 	%r1396, %r1395, %r1394;
	mul.lo.s32 	%r1397, %r1396, 5184;
	sub.s32 	%r1398, %r1310, %r1397;
	mul.hi.s32 	%r1399, %r1311, 424194301;
	shr.u32 	%r1400, %r1399, 31;
	shr.s32 	%r1401, %r1399, 9;
	add.s32 	%r1402, %r1401, %r1400;
	mul.lo.s32 	%r1403, %r1402, 5184;
	sub.s32 	%r1404, %r1311, %r1403;
	mul.hi.s32 	%r1405, %r1312, 424194301;
	shr.u32 	%r1406, %r1405, 31;
	shr.s32 	%r1407, %r1405, 9;
	add.s32 	%r1408, %r1407, %r1406;
	mul.lo.s32 	%r1409, %r1408, 5184;
	sub.s32 	%r1410, %r1312, %r1409;
	.loc	1 77 95                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:95
	add.s32 	%r1411, %r1368, %r1355;
	add.s32 	%r1412, %r1374, %r1356;
	add.s32 	%r1413, %r1380, %r1357;
	add.s32 	%r1414, %r1386, %r1358;
	add.s32 	%r1415, %r1392, %r1359;
	add.s32 	%r1416, %r1398, %r1360;
	add.s32 	%r1417, %r1404, %r1361;
	add.s32 	%r1418, %r1410, %r1362;
	.loc	1 77 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:32
	mul.wide.s32 	%rd192, %r1411, 4;
	add.s64 	%rd81, %rd109, %rd192;
	mul.wide.s32 	%rd193, %r1412, 4;
	add.s64 	%rd82, %rd109, %rd193;
	mul.wide.s32 	%rd194, %r1413, 4;
	add.s64 	%rd83, %rd109, %rd194;
	mul.wide.s32 	%rd195, %r1414, 4;
	add.s64 	%rd84, %rd109, %rd195;
	mul.wide.s32 	%rd196, %r1415, 4;
	add.s64 	%rd85, %rd109, %rd196;
	mul.wide.s32 	%rd197, %r1416, 4;
	add.s64 	%rd86, %rd109, %rd197;
	mul.wide.s32 	%rd198, %r1417, 4;
	add.s64 	%rd87, %rd109, %rd198;
	mul.wide.s32 	%rd199, %r1418, 4;
	add.s64 	%rd88, %rd109, %rd199;
	.loc	1 77 140                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:140
	and.pred  	%p161, %p193, %p250;
	and.pred  	%p163, %p251, %p193;
	and.pred  	%p165, %p252, %p193;
	and.pred  	%p167, %p253, %p193;
	and.pred  	%p169, %p194, %p254;
	and.pred  	%p171, %p194, %p255;
	and.pred  	%p173, %p194, %p256;
	and.pred  	%p175, %p194, %p257;
	.loc	1 77 132                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:132
	// begin inline asm
	mov.u32 %r162, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r162 }, [ %rd81 + 0 ];
	@!%p161 mov.u32 %r162, %r3;
	// end inline asm
	mov.b32 	%f121, %r162;
	// begin inline asm
	mov.u32 %r164, 0x0;
	@%p163 ld.global.L1::evict_last.b32 { %r164 }, [ %rd82 + 0 ];
	@!%p163 mov.u32 %r164, %r3;
	// end inline asm
	mov.b32 	%f122, %r164;
	// begin inline asm
	mov.u32 %r166, 0x0;
	@%p165 ld.global.L1::evict_last.b32 { %r166 }, [ %rd83 + 0 ];
	@!%p165 mov.u32 %r166, %r3;
	// end inline asm
	mov.b32 	%f123, %r166;
	// begin inline asm
	mov.u32 %r168, 0x0;
	@%p167 ld.global.L1::evict_last.b32 { %r168 }, [ %rd84 + 0 ];
	@!%p167 mov.u32 %r168, %r3;
	// end inline asm
	mov.b32 	%f124, %r168;
	// begin inline asm
	mov.u32 %r170, 0x0;
	@%p169 ld.global.L1::evict_last.b32 { %r170 }, [ %rd85 + 0 ];
	@!%p169 mov.u32 %r170, %r3;
	// end inline asm
	mov.b32 	%f125, %r170;
	// begin inline asm
	mov.u32 %r172, 0x0;
	@%p171 ld.global.L1::evict_last.b32 { %r172 }, [ %rd86 + 0 ];
	@!%p171 mov.u32 %r172, %r3;
	// end inline asm
	mov.b32 	%f126, %r172;
	// begin inline asm
	mov.u32 %r174, 0x0;
	@%p173 ld.global.L1::evict_last.b32 { %r174 }, [ %rd87 + 0 ];
	@!%p173 mov.u32 %r174, %r3;
	// end inline asm
	mov.b32 	%f127, %r174;
	// begin inline asm
	mov.u32 %r176, 0x0;
	@%p175 ld.global.L1::evict_last.b32 { %r176 }, [ %rd88 + 0 ];
	@!%p175 mov.u32 %r176, %r3;
	// end inline asm
	mov.b32 	%f128, %r176;
	.loc	1 78 63                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:63
	shr.s32 	%r1419, %r1305, 31;
	shr.u32 	%r1420, %r1419, 28;
	add.s32 	%r1421, %r1305, %r1420;
	shr.s32 	%r1422, %r1421, 4;
	shr.s32 	%r1423, %r1306, 31;
	shr.u32 	%r1424, %r1423, 28;
	add.s32 	%r1425, %r1306, %r1424;
	shr.s32 	%r1426, %r1425, 4;
	shr.s32 	%r1427, %r1307, 31;
	shr.u32 	%r1428, %r1427, 28;
	add.s32 	%r1429, %r1307, %r1428;
	shr.s32 	%r1430, %r1429, 4;
	shr.s32 	%r1431, %r1308, 31;
	shr.u32 	%r1432, %r1431, 28;
	add.s32 	%r1433, %r1308, %r1432;
	shr.s32 	%r1434, %r1433, 4;
	shr.s32 	%r1435, %r1309, 31;
	shr.u32 	%r1436, %r1435, 28;
	add.s32 	%r1437, %r1309, %r1436;
	shr.s32 	%r1438, %r1437, 4;
	shr.s32 	%r1439, %r1310, 31;
	shr.u32 	%r1440, %r1439, 28;
	add.s32 	%r1441, %r1310, %r1440;
	shr.s32 	%r1442, %r1441, 4;
	shr.s32 	%r1443, %r1311, 31;
	shr.u32 	%r1444, %r1443, 28;
	add.s32 	%r1445, %r1311, %r1444;
	shr.s32 	%r1446, %r1445, 4;
	shr.s32 	%r1447, %r1312, 31;
	shr.u32 	%r1448, %r1447, 28;
	add.s32 	%r1449, %r1312, %r1448;
	shr.s32 	%r1450, %r1449, 4;
	.loc	1 78 69                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:69
	mul.hi.s32 	%r1451, %r1422, 424194301;
	shr.u32 	%r1452, %r1451, 31;
	shr.s32 	%r1453, %r1451, 5;
	add.s32 	%r1454, %r1453, %r1452;
	mul.lo.s32 	%r1455, %r1454, 324;
	sub.s32 	%r1456, %r1422, %r1455;
	mul.hi.s32 	%r1457, %r1426, 424194301;
	shr.u32 	%r1458, %r1457, 31;
	shr.s32 	%r1459, %r1457, 5;
	add.s32 	%r1460, %r1459, %r1458;
	mul.lo.s32 	%r1461, %r1460, 324;
	sub.s32 	%r1462, %r1426, %r1461;
	mul.hi.s32 	%r1463, %r1430, 424194301;
	shr.u32 	%r1464, %r1463, 31;
	shr.s32 	%r1465, %r1463, 5;
	add.s32 	%r1466, %r1465, %r1464;
	mul.lo.s32 	%r1467, %r1466, 324;
	sub.s32 	%r1468, %r1430, %r1467;
	mul.hi.s32 	%r1469, %r1434, 424194301;
	shr.u32 	%r1470, %r1469, 31;
	shr.s32 	%r1471, %r1469, 5;
	add.s32 	%r1472, %r1471, %r1470;
	mul.lo.s32 	%r1473, %r1472, 324;
	sub.s32 	%r1474, %r1434, %r1473;
	mul.hi.s32 	%r1475, %r1438, 424194301;
	shr.u32 	%r1476, %r1475, 31;
	shr.s32 	%r1477, %r1475, 5;
	add.s32 	%r1478, %r1477, %r1476;
	mul.lo.s32 	%r1479, %r1478, 324;
	sub.s32 	%r1480, %r1438, %r1479;
	mul.hi.s32 	%r1481, %r1442, 424194301;
	shr.u32 	%r1482, %r1481, 31;
	shr.s32 	%r1483, %r1481, 5;
	add.s32 	%r1484, %r1483, %r1482;
	mul.lo.s32 	%r1485, %r1484, 324;
	sub.s32 	%r1486, %r1442, %r1485;
	mul.hi.s32 	%r1487, %r1446, 424194301;
	shr.u32 	%r1488, %r1487, 31;
	shr.s32 	%r1489, %r1487, 5;
	add.s32 	%r1490, %r1489, %r1488;
	mul.lo.s32 	%r1491, %r1490, 324;
	sub.s32 	%r1492, %r1446, %r1491;
	mul.hi.s32 	%r1493, %r1450, 424194301;
	shr.u32 	%r1494, %r1493, 31;
	shr.s32 	%r1495, %r1493, 5;
	add.s32 	%r1496, %r1495, %r1494;
	mul.lo.s32 	%r1497, %r1496, 324;
	sub.s32 	%r1498, %r1450, %r1497;
	.loc	1 78 33                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:33
	mul.wide.s32 	%rd200, %r1456, 4;
	add.s64 	%rd89, %rd110, %rd200;
	mul.wide.s32 	%rd201, %r1462, 4;
	add.s64 	%rd90, %rd110, %rd201;
	mul.wide.s32 	%rd202, %r1468, 4;
	add.s64 	%rd91, %rd110, %rd202;
	mul.wide.s32 	%rd203, %r1474, 4;
	add.s64 	%rd92, %rd110, %rd203;
	mul.wide.s32 	%rd204, %r1480, 4;
	add.s64 	%rd93, %rd110, %rd204;
	mul.wide.s32 	%rd205, %r1486, 4;
	add.s64 	%rd94, %rd110, %rd205;
	mul.wide.s32 	%rd206, %r1492, 4;
	add.s64 	%rd95, %rd110, %rd206;
	mul.wide.s32 	%rd207, %r1498, 4;
	add.s64 	%rd96, %rd110, %rd207;
	.loc	1 78 76                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:76
	// begin inline asm
	mov.u32 %r178, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r178 }, [ %rd89 + 0 ];
	@!%p161 mov.u32 %r178, %r3;
	// end inline asm
	mov.b32 	%f129, %r178;
	// begin inline asm
	mov.u32 %r180, 0x0;
	@%p163 ld.global.L1::evict_last.b32 { %r180 }, [ %rd90 + 0 ];
	@!%p163 mov.u32 %r180, %r3;
	// end inline asm
	mov.b32 	%f130, %r180;
	// begin inline asm
	mov.u32 %r182, 0x0;
	@%p165 ld.global.L1::evict_last.b32 { %r182 }, [ %rd91 + 0 ];
	@!%p165 mov.u32 %r182, %r3;
	// end inline asm
	mov.b32 	%f131, %r182;
	// begin inline asm
	mov.u32 %r184, 0x0;
	@%p167 ld.global.L1::evict_last.b32 { %r184 }, [ %rd92 + 0 ];
	@!%p167 mov.u32 %r184, %r3;
	// end inline asm
	mov.b32 	%f132, %r184;
	// begin inline asm
	mov.u32 %r186, 0x0;
	@%p169 ld.global.L1::evict_last.b32 { %r186 }, [ %rd93 + 0 ];
	@!%p169 mov.u32 %r186, %r3;
	// end inline asm
	mov.b32 	%f133, %r186;
	// begin inline asm
	mov.u32 %r188, 0x0;
	@%p171 ld.global.L1::evict_last.b32 { %r188 }, [ %rd94 + 0 ];
	@!%p171 mov.u32 %r188, %r3;
	// end inline asm
	mov.b32 	%f134, %r188;
	// begin inline asm
	mov.u32 %r190, 0x0;
	@%p173 ld.global.L1::evict_last.b32 { %r190 }, [ %rd95 + 0 ];
	@!%p173 mov.u32 %r190, %r3;
	// end inline asm
	mov.b32 	%f135, %r190;
	// begin inline asm
	mov.u32 %r192, 0x0;
	@%p175 ld.global.L1::evict_last.b32 { %r192 }, [ %rd96 + 0 ];
	@!%p175 mov.u32 %r192, %r3;
	// end inline asm
	mov.b32 	%f136, %r192;
	.loc	1 79 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:79:20
	add.f32 	%f137, %f121, %f129;
	add.f32 	%f138, %f122, %f130;
	add.f32 	%f139, %f123, %f131;
	add.f32 	%f140, %f124, %f132;
	add.f32 	%f141, %f125, %f133;
	add.f32 	%f142, %f126, %f134;
	add.f32 	%f143, %f127, %f135;
	add.f32 	%f144, %f128, %f136;
	.loc	1 81 35                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:81:35
	selp.f32 	%f145, %f137, 0f00000000, %p250;
	selp.f32 	%f146, %f138, 0f00000000, %p251;
	selp.f32 	%f147, %f139, 0f00000000, %p252;
	selp.f32 	%f148, %f140, 0f00000000, %p253;
	selp.f32 	%f149, %f141, 0f00000000, %p254;
	selp.f32 	%f150, %f142, 0f00000000, %p255;
	selp.f32 	%f151, %f143, 0f00000000, %p256;
	selp.f32 	%f152, %f144, 0f00000000, %p257;
	.loc	1 0 0                           // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:0:0
	selp.f32 	%f153, %f113, %f145, %p243;
	selp.f32 	%f154, %f114, %f146, %p244;
	selp.f32 	%f155, %f115, %f147, %p245;
	selp.f32 	%f156, %f116, %f148, %p246;
	selp.f32 	%f157, %f117, %f149, %p247;
	selp.f32 	%f158, %f118, %f150, %p248;
	selp.f32 	%f159, %f119, %f151, %p249;
	selp.f32 	%f160, %f120, %f152, %p217;
	selp.f32 	%f161, %f89, %f153, %p235;
	selp.f32 	%f162, %f90, %f154, %p236;
	selp.f32 	%f163, %f91, %f155, %p237;
	selp.f32 	%f164, %f92, %f156, %p238;
	selp.f32 	%f165, %f93, %f157, %p239;
	selp.f32 	%f166, %f94, %f158, %p240;
	selp.f32 	%f167, %f95, %f159, %p241;
	selp.f32 	%f168, %f96, %f160, %p242;
	selp.f32 	%f169, %f65, %f161, %p226;
	selp.f32 	%f170, %f66, %f162, %p225;
	selp.f32 	%f171, %f67, %f163, %p224;
	selp.f32 	%f172, %f68, %f164, %p223;
	selp.f32 	%f173, %f69, %f165, %p222;
	selp.f32 	%f174, %f70, %f166, %p221;
	selp.f32 	%f175, %f71, %f167, %p220;
	selp.f32 	%f176, %f72, %f168, %p219;
	selp.f32 	%f177, %f41, %f169, %p234;
	selp.f32 	%f178, %f42, %f170, %p233;
	selp.f32 	%f179, %f43, %f171, %p232;
	selp.f32 	%f180, %f44, %f172, %p231;
	selp.f32 	%f181, %f45, %f173, %p230;
	selp.f32 	%f182, %f46, %f174, %p229;
	selp.f32 	%f183, %f47, %f175, %p228;
	selp.f32 	%f184, %f48, %f176, %p227;
	selp.f32 	%f185, %f17, %f177, %p195;
	selp.f32 	%f186, %f18, %f178, %p196;
	selp.f32 	%f187, %f19, %f179, %p197;
	selp.f32 	%f188, %f20, %f180, %p198;
	selp.f32 	%f189, %f21, %f181, %p199;
	selp.f32 	%f190, %f22, %f182, %p200;
	selp.f32 	%f191, %f23, %f183, %p201;
	selp.f32 	%f192, %f24, %f184, %p202;
	.loc	1 87 25                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:25
	mul.wide.s32 	%rd208, %r206, 4;
	add.s64 	%rd97, %rd111, %rd208;
	add.s64 	%rd98, %rd97, 2048;
	.loc	1 87 37                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:37
	mov.b32 	%r194, %f185;
	mov.b32 	%r195, %f186;
	mov.b32 	%r196, %f187;
	mov.b32 	%r197, %f188;
	// begin inline asm
	@%p193 st.global.v4.b32 [ %rd97 + 0 ], { %r194, %r195, %r196, %r197 };
	// end inline asm
	mov.b32 	%r198, %f189;
	mov.b32 	%r199, %f190;
	mov.b32 	%r200, %f191;
	mov.b32 	%r201, %f192;
	// begin inline asm
	@%p194 st.global.v4.b32 [ %rd98 + 0 ], { %r198, %r199, %r200, %r201 };
	// end inline asm
	.loc	1 87 4                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/lq/clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 108
.b8 113
.b8 53
.b8 100
.b8 116
.b8 51
.b8 122
.b8 55
.b8 104
.b8 97
.b8 115
.b8 108
.b8 120
.b8 51
.b8 50
.b8 105
.b8 110
.b8 101
.b8 122
.b8 109
.b8 122
.b8 99
.b8 113
.b8 118
.b8 117
.b8 112
.b8 111
.b8 103
.b8 112
.b8 115
.b8 50
.b8 100
.b8 115
.b8 100
.b8 104
.b8 110
.b8 113
.b8 102
.b8 99
.b8 103
.b8 117
.b8 97
.b8 103
.b8 103
.b8 51
.b8 113
.b8 100
.b8 99
.b8 110
.b8 100
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 108
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
