// Seed: 2485417702
module module_0;
  always_ff begin : LABEL_0
    id_1 = 1'd0 * id_1;
  end
  assign id_2 = id_2;
  wand id_3;
  assign id_3 = 1;
  assign id_3 = id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign {1} = id_4;
  always_comb @(posedge id_3 - 1) @(posedge (1'h0) * id_4 or posedge 1) id_8 <= 1;
  module_0 modCall_1 ();
  assign id_1 = id_3;
endmodule
