<stg><name>A_IO_L2_in_3_x0</name>


<trans_list>

<trans id="280" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln630" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="3" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="12" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="21" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="31" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="32" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="33" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="41" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="42" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x047, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4_x08, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x07, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x047, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4_x08, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x07, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_ping_V_addr_25 = getelementptr i512 %local_A_ping_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_25"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %local_A_ping_V_addr_26 = getelementptr i512 %local_A_ping_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_26"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %local_A_ping_V_addr_27 = getelementptr i512 %local_A_ping_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_27"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %local_A_ping_V_addr_28 = getelementptr i512 %local_A_ping_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_28"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %local_A_ping_V_addr_29 = getelementptr i512 %local_A_ping_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_29"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %local_A_ping_V_addr_30 = getelementptr i512 %local_A_ping_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_30"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %local_A_ping_V_addr_31 = getelementptr i512 %local_A_ping_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_31"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %local_A_ping_V_addr_32 = getelementptr i512 %local_A_ping_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_32"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="64">
<![CDATA[
:15 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %local_A_pong_V_addr_22 = getelementptr i512 %local_A_pong_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_22"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %local_A_pong_V_addr_23 = getelementptr i512 %local_A_pong_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_23"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %local_A_pong_V_addr_24 = getelementptr i512 %local_A_pong_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_24"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %local_A_pong_V_addr_25 = getelementptr i512 %local_A_pong_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_25"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %local_A_pong_V_addr_26 = getelementptr i512 %local_A_pong_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_26"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %local_A_pong_V_addr_27 = getelementptr i512 %local_A_pong_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_27"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %local_A_pong_V_addr_28 = getelementptr i512 %local_A_pong_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_28"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:24 %specmemcore_ln616 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln616"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:25 %specmemcore_ln618 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln618"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln629 = br void

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i14 0, void, i14 %add_ln890_200, void %.loopexit436

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten = phi i11 0, void, i11 %select_ln890, void %.loopexit436

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit436

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:4 %arb_13 = phi i1 0, void, i1 %arb, void %.loopexit436

]]></Node>
<StgValue><ssdm name="arb_13"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln890_200 = add i14 %indvar_flatten13, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_200"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split36:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split36:2 %icmp_ln890_821 = icmp_eq  i11 %indvar_flatten, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_821"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:3 %or_ln629 = or i1 %icmp_ln890_821, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln629"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:4 %xor_ln629 = xor i1 %icmp_ln890_821, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln629"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:5 %and_ln629 = and i1 %arb_13, i1 %xor_ln629

]]></Node>
<StgValue><ssdm name="and_ln629"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split36:6 %icmp_ln890131 = icmp_eq  i6 %c2_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890131"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:7 %and_ln629_1 = and i1 %icmp_ln890131, i1 %xor_ln629

]]></Node>
<StgValue><ssdm name="and_ln629_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:9 %or_ln630 = or i1 %and_ln629_1, i1 %or_ln629

]]></Node>
<StgValue><ssdm name="or_ln630"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:10 %xor_ln630 = xor i1 %icmp_ln890131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln630"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:11 %or_ln630_1 = or i1 %icmp_ln890_821, i1 %xor_ln630

]]></Node>
<StgValue><ssdm name="or_ln630_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:12 %and_ln630 = and i1 %and_ln629, i1 %or_ln630_1

]]></Node>
<StgValue><ssdm name="and_ln630"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:13 %specloopname_ln631 = specloopname void @_ssdm_op_SpecLoopName, void @empty_356

]]></Node>
<StgValue><ssdm name="specloopname_ln631"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36:14 %br_ln635 = br i1 %and_ln630, void %.preheader11.preheader, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln635"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln890 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln890 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11:0 %c3_V_11 = phi i4 %add_ln691_820, void %.loopexit432, i4 3, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="c3_V_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1 %icmp_ln890_825 = icmp_eq  i4 %c3_V_11, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_825"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3 %br_ln636 = br i1 %icmp_ln890_825, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split26:2 %icmp_ln870_11 = icmp_eq  i4 %c3_V_11, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln870_11"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln639 = br i1 %icmp_ln870_11, void %.split22.0, void %.split24.0

]]></Node>
<StgValue><ssdm name="br_ln639"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit432:0 %add_ln691_820 = add i4 %c3_V_11, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_820"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.loopexit432:1 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split26:0 %specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln1616"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_593

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:3 %fifo_A_A_IO_L2_in_3_x07_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split22.0:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:0 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_1, i3 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split22.0:1 %fifo_A_A_IO_L2_in_3_x07_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_23"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_23

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split24.0:1 %fifo_A_A_IO_L2_in_3_x07_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_16"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:2 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_16, i3 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:3 %fifo_A_A_IO_L2_in_3_x07_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_24"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_24

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:3 %fifo_A_A_IO_L2_in_3_x07_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_17"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:4 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_17, i3 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:5 %fifo_A_A_IO_L2_in_3_x07_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_25"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_25

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:5 %fifo_A_A_IO_L2_in_3_x07_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_18"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:6 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_18, i3 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:7 %fifo_A_A_IO_L2_in_3_x07_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_26"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:8 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_26

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:7 %fifo_A_A_IO_L2_in_3_x07_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_19"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:8 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_19, i3 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:9 %fifo_A_A_IO_L2_in_3_x07_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_27"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:10 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_27

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:9 %fifo_A_A_IO_L2_in_3_x07_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_20"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:10 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_20, i3 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:11 %fifo_A_A_IO_L2_in_3_x07_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_28"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:12 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_28

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:11 %fifo_A_A_IO_L2_in_3_x07_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_21"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_825" val="0"/>
<literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:12 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_21, i3 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22.0:13 %fifo_A_A_IO_L2_in_3_x07_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_29"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split22.0:14 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_29

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split22.0:15 %br_ln0 = br void %.loopexit432

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24.0:13 %fifo_A_A_IO_L2_in_3_x07_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_22"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24.0:14 %store_ln647 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_22, i3 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.split24.0:15 %br_ln0 = br void %.loopexit432

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln663 = br i1 %or_ln630, void %.loopexit436, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln663"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c6_V_22 = phi i4 %add_ln691_822, void %.split30, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c6_V_22"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_822 = add i4 %c6_V_22, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_822"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_827 = icmp_eq  i4 %c6_V_22, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_827"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln664 = br i1 %icmp_ln890_827, void %.split30, void %.loopexit436.loopexit166

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="3">
<![CDATA[
.split30:2 %local_A_ping_V_load_25 = load i3 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_25"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="3">
<![CDATA[
.split30:4 %local_A_ping_V_load_26 = load i3 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="3">
<![CDATA[
.split30:2 %local_A_ping_V_load_25 = load i3 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_25"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split30:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_25

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="3">
<![CDATA[
.split30:4 %local_A_ping_V_load_26 = load i3 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_26"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="3">
<![CDATA[
.split30:6 %local_A_ping_V_load_27 = load i3 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_27"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="3">
<![CDATA[
.split30:8 %local_A_ping_V_load_28 = load i3 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="155" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_26

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="3">
<![CDATA[
.split30:6 %local_A_ping_V_load_27 = load i3 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_27"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="3">
<![CDATA[
.split30:8 %local_A_ping_V_load_28 = load i3 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_28"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="3">
<![CDATA[
.split30:10 %local_A_ping_V_load_29 = load i3 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_29"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="3">
<![CDATA[
.split30:12 %local_A_ping_V_load_30 = load i3 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="160" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_27

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="3">
<![CDATA[
.split30:10 %local_A_ping_V_load_29 = load i3 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_29"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="3">
<![CDATA[
.split30:12 %local_A_ping_V_load_30 = load i3 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_30"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="3">
<![CDATA[
.split30:14 %local_A_ping_V_load_31 = load i3 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_31"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="3">
<![CDATA[
.split30:16 %local_A_ping_V_load_32 = load i3 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_32"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_28

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="3">
<![CDATA[
.split30:14 %local_A_ping_V_load_31 = load i3 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_31"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="3">
<![CDATA[
.split30:16 %local_A_ping_V_load_32 = load i3 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_32"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:11 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_29

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:13 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_30

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:15 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split30:0 %specpipeline_ln664 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln664"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:1 %specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_594

]]></Node>
<StgValue><ssdm name="specloopname_ln664"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split30:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load_32

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_827" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.split30:18 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln630" val="0"/>
<literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436.loopexit166:0 %br_ln0 = br void %.loopexit436

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln630" val="1"/>
<literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436.loopexit:0 %br_ln0 = br void %.loopexit436

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit436:0 %arb = xor i1 %and_ln630, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit436:1 %add_ln691_823 = add i6 %c2_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_823"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit436:2 %or_ln691 = or i1 %and_ln629_1, i1 %icmp_ln890_821

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.loopexit436:3 %select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_823

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_821" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit436:4 %add_ln890_199 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_199"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit436:5 %select_ln890 = select i1 %icmp_ln890_821, i11 1, i11 %add_ln890_199

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0 %c3_V = phi i4 %add_ln691_819, void %.loopexit434, i4 3, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:1 %icmp_ln890_824 = icmp_eq  i4 %c3_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_824"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3 %br_ln679 = br i1 %icmp_ln890_824, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:2 %icmp_ln870 = icmp_eq  i4 %c3_V, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:4 %br_ln682 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit434:0 %add_ln691_819 = add i4 %c3_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_819"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.loopexit434:1 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:0 %specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln1616"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_603

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:3 %fifo_A_A_IO_L2_in_3_x07_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split12.0:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:0 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read, i3 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="197" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split12.0:1 %fifo_A_A_IO_L2_in_3_x07_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_9"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split14.0:1 %fifo_A_A_IO_L2_in_3_x07_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_2"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:2 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_2, i3 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="201" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:3 %fifo_A_A_IO_L2_in_3_x07_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_10"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:3 %fifo_A_A_IO_L2_in_3_x07_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_3"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:4 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_3, i3 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="205" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:5 %fifo_A_A_IO_L2_in_3_x07_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_11"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:5 %fifo_A_A_IO_L2_in_3_x07_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_4"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:6 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_4, i3 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="209" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:7 %fifo_A_A_IO_L2_in_3_x07_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_12"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:8 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:7 %fifo_A_A_IO_L2_in_3_x07_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_5"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:8 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_5, i3 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="213" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:9 %fifo_A_A_IO_L2_in_3_x07_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_13"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:10 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:9 %fifo_A_A_IO_L2_in_3_x07_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_6"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:10 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_6, i3 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="217" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:11 %fifo_A_A_IO_L2_in_3_x07_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_14"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:12 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:11 %fifo_A_A_IO_L2_in_3_x07_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_7"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_824" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:12 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_7, i3 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="221" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12.0:13 %fifo_A_A_IO_L2_in_3_x07_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_15"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12.0:14 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08, i512 %fifo_A_A_IO_L2_in_3_x07_read_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.split12.0:15 %br_ln0 = br void %.loopexit434

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14.0:13 %fifo_A_A_IO_L2_in_3_x07_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07_read_8"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14.0:14 %store_ln690 = store i512 %fifo_A_A_IO_L2_in_3_x07_read_8, i3 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.split14.0:15 %br_ln0 = br void %.loopexit434

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln706 = br i1 %or_ln630, void %.loopexit436, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln706"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0 %c6_V = phi i4 %add_ln691_821, void %.split20, i4 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="230" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1 %add_ln691_821 = add i4 %c6_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_821"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2 %icmp_ln890_826 = icmp_eq  i4 %c6_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_826"/></StgValue>
</operation>

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln707 = br i1 %icmp_ln890_826, void %.split20, void %.loopexit436.loopexit

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="3">
<![CDATA[
.split20:2 %local_A_pong_V_load = load i3 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="3">
<![CDATA[
.split20:4 %local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="236" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="3">
<![CDATA[
.split20:2 %local_A_pong_V_load = load i3 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split20:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="3">
<![CDATA[
.split20:4 %local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="3">
<![CDATA[
.split20:6 %local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="3">
<![CDATA[
.split20:8 %local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="3">
<![CDATA[
.split20:6 %local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="3">
<![CDATA[
.split20:8 %local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="3">
<![CDATA[
.split20:10 %local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="3">
<![CDATA[
.split20:12 %local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="246" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="3">
<![CDATA[
.split20:10 %local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="3">
<![CDATA[
.split20:12 %local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>

<operation id="249" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="512" op_0_bw="3">
<![CDATA[
.split20:14 %local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="250" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="3">
<![CDATA[
.split20:16 %local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="251" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="512" op_0_bw="3">
<![CDATA[
.split20:14 %local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="3">
<![CDATA[
.split20:16 %local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="254" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:11 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="255" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:13 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="256" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:15 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split20:0 %specpipeline_ln707 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln707"/></StgValue>
</operation>

<operation id="258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_592

]]></Node>
<StgValue><ssdm name="specloopname_ln707"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split20:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_pong_V_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split20:18 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="261" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten21 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c7_V = phi i4 %add_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="263" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:2 %add_ln890 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="264" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3 %icmp_ln890_822 = icmp_eq  i7 %indvar_flatten21, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_822"/></StgValue>
</operation>

<operation id="265" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln890 = br i1 %icmp_ln890_822, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="266" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %icmp_ln890_823 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_823"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:3 %select_ln731 = select i1 %icmp_ln890_823, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln731"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="4">
<![CDATA[
.preheader:4 %zext_ln890 = zext i4 %select_ln731

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="512" op_0_bw="3">
<![CDATA[
.preheader:8 %local_A_ping_V_load = load i3 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:10 %add_ln691 = add i4 %select_ln731, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="272" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:6 %specpipeline_ln733 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln733"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:7 %specloopname_ln733 = specloopname void @_ssdm_op_SpecLoopName, void @empty_597

]]></Node>
<StgValue><ssdm name="specloopname_ln733"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="512" op_0_bw="3">
<![CDATA[
.preheader:8 %local_A_ping_V_load = load i3 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047, i512 %local_A_ping_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader:11 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="279" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0">
<![CDATA[
.loopexit:0 %ret_ln763 = ret

]]></Node>
<StgValue><ssdm name="ret_ln763"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
