Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: OExp01_MUX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OExp01_MUX.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OExp01_MUX"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : OExp01_MUX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX4T1.vf" into library work
Parsing module <MUX4T1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_8.vf" into library work
Parsing module <MUX4T1_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_32.vf" into library work
Parsing module <MUX4T1_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\GPIO_IO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Display_IO.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" into library work
Parsing module <OExp01_MUX>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OExp01_MUX>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <MUX4T1_MUSER_MUX8T1_32>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <MUX8T1_8>.

Elaborating module <MUX4T1_MUSER_MUX8T1_8>.

Elaborating module <Display>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Display_IO.v" Line 21: Empty module <Display> remains a black box.

Elaborating module <GPIO>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\GPIO_IO.v" Line 21: Empty module <GPIO> remains a black box.

Elaborating module <clk_div>.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" Line 152: Assignment to Clk_CPU ignored, since the identifier is never used

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" Line 163: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" Line 104: Input port Test_data2[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OExp01_MUX>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf".
WARNING:Xst:2898 - Port 'Test_data2', unconnected in block instance 'U5', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data3', unconnected in block instance 'U5', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data4', unconnected in block instance 'U5', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data5', unconnected in block instance 'U5', is tied to GND.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 136: Output port <counter_set> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 136: Output port <LED_out> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 136: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 148: Output port <Clk_CPU> of the instance <U8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 153: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 176: Output port <counter_set> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\OExp01_MUX.vf" line 176: Output port <GPIOf0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <OExp01_MUX> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_MUSER_MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <MUX4T1_MUSER_MUX8T1_8>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_MUX8T1_8> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\asus\Desktop\Computer_Organization\lab\OExp01_MUX\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_17_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 4
 32-bit register                                       : 2
 8-bit register                                        : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <Display.ngc>.
Reading core <GPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <Display> for timing and area information for instance <U6>.
Loading core <GPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <XLXI_17>.
Loading core <Seg7_Dev> for timing and area information for instance <XLXI_16>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <ROM_D> for timing and area information for instance <U2>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <OExp01_MUX> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_MUSER_MUX8T1_32> ...

Optimizing unit <MUX8T1_8> ...

Optimizing unit <MUX4T1_MUSER_MUX8T1_8> ...

Optimizing unit <Multi_8CH32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OExp01_MUX, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OExp01_MUX.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2084
#      AND2                        : 586
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 4
#      INV                         : 113
#      LUT1                        : 97
#      LUT2                        : 40
#      LUT3                        : 141
#      LUT4                        : 65
#      LUT5                        : 152
#      LUT6                        : 189
#      MUXCY                       : 132
#      MUXF7                       : 8
#      OR2                         : 111
#      OR3                         : 27
#      OR4                         : 132
#      VCC                         : 5
#      XORCY                       : 101
# FlipFlops/Latches                : 434
#      FD                          : 160
#      FDC                         : 34
#      FDCE_1                      : 22
#      FDE                         : 82
#      FDE_1                       : 101
#      FDPE_1                      : 6
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             434  out of  202800     0%  
 Number of Slice LUTs:                  797  out of  101400     0%  
    Number used as Logic:               797  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    926
   Number with an unused Flip Flop:     492  out of    926    53%  
   Number with an unused LUT:           129  out of    926    13%  
   Number of fully used LUT-FF pairs:   305  out of    926    32%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 326   |
U9/clk1                            | BUFG                   | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)    | 3     |
U6/P7SEG/sh_clk                    | BUFG                   | 65    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.609ns (Maximum Frequency: 216.987MHz)
   Minimum input arrival time before clock: 7.302ns
   Maximum output required time after clock: 8.334ns
   Maximum combinational path delay: 7.792ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 4.609ns (frequency: 216.987MHz)
  Total number of paths / destination ports: 7084 / 472
-------------------------------------------------------------------------
Delay:               2.304ns (Levels of Logic = 4)
  Source:            U8/clkdiv_24 (FF)
  Destination:       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz falling

  Data Path: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             33   0.236   0.733  U8/clkdiv_24 (U8/clkdiv_24)
     begin scope: 'U2:a<0>'
     LUT5:I0->O            1   0.043   0.350  spo<4>_SW0 (N0)
     LUT6:I5->O            4   0.043   0.356  spo<4> (spo<0>)
     end scope: 'U2:spo<0>'
     begin scope: 'U3:dina<0>'
     RAMB36E1:DIADI0           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      2.304ns (0.865ns logic, 1.439ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U6/P7SEG/sh_clk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 128 / 65
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U6/P7SEG/Q_63 (FF)
  Destination:       U6/P7SEG/Q_62 (FF)
  Source Clock:      U6/P7SEG/sh_clk falling
  Destination Clock: U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_63 to U6/P7SEG/Q_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_63 (P7SEG/Q<63>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux12312 (P7SEG/S1_GND_13_o_wide_mux_1_OUT<62>)
     FDE_1:D                  -0.000          P7SEG/Q_62
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1259 / 164
-------------------------------------------------------------------------
Offset:              2.103ns (Levels of Logic = 9)
  Source:            SW<3> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<3> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.000   0.653  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'U9:SW<3>'
     LUT6:I2->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.103ns (0.550ns logic, 1.553ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: K_COL<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U6/P7SEG/sh_clk'
  Total number of paths / destination ports: 752 / 64
-------------------------------------------------------------------------
Offset:              7.302ns (Levels of Logic = 15)
  Source:            SW<3> (PAD)
  Destination:       U6/P7SEG/Q_4 (FF)
  Destination Clock: U6/P7SEG/sh_clk falling

  Data Path: SW<3> to U6/P7SEG/Q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.000   0.734  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'U2:a<4>'
     LUT5:I0->O            1   0.043   0.350  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0 (N56)
     LUT6:I5->O            2   0.043   0.608  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711 (spo<28>)
     end scope: 'U2:spo<28>'
     AND2:I1->O            1   0.053   0.603  U5/MUX1_DispData/XLXI_6/XLXI_4/XLXI_9 (U5/MUX1_DispData/XLXI_6/XLXI_4/XLXN_41)
     OR4:I1->O             1   0.053   0.613  U5/MUX1_DispData/XLXI_6/XLXI_4/XLXI_55 (U5/MUX1_DispData/XLXI_6/XLXN_65<0>)
     AND2:I0->O            1   0.043   0.613  U5/MUX1_DispData/XLXI_6/XLXI_17 (U5/MUX1_DispData/XLXI_6/XLXN_85)
     OR2:I0->O            16   0.043   0.422  U5/MUX1_DispData/XLXI_6/XLXI_27 (Disp_num<28>)
     begin scope: 'U6:Hexs<28>'
     INV:I->O              6   0.054   0.641  SM1/HTS0/MSEG/XLXI_4 (SM1/HTS0/MSEG/XLXN_24)
     AND4:I0->O            1   0.043   0.613  SM1/HTS0/MSEG/XLXI_28 (SM1/HTS0/MSEG/XLXN_141)
     OR4:I0->O             1   0.043   0.603  SM1/HTS0/MSEG/XLXI_29 (SM1/HTS0/MSEG/XLXN_211)
     OR2:I1->O             1   0.043   0.350  SM1/HTS0/MSEG/XLXI_50 (a<4>)
     LUT3:I2->O            1   0.043   0.603  P7SEG/mux10911_SW0 (N40)
     LUT5:I0->O            1   0.043   0.000  P7SEG/mux10912 (P7SEG/S1_GND_13_o_wide_mux_1_OUT<4>)
     FDE_1:D                  -0.000          P7SEG/Q_4
    ----------------------------------------
    Total                      7.302ns (0.547ns logic, 6.755ns route)
                                       (7.5% logic, 92.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 19336 / 26
-------------------------------------------------------------------------
Offset:              8.334ns (Levels of Logic = 16)
  Source:            U9/SW_OK_6 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_6 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             87   0.236   0.479  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     INV:I->O              2   0.317   0.618  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_2 (U5/MUX1_DispData/XLXI_6/XLXI_3/XLXN_6)
     AND2:I0->O            4   0.043   0.630  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_4 (U5/MUX1_DispData/XLXI_6/XLXI_3/XLXN_9)
     AND2:I0->O            1   0.043   0.522  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_8 (U5/MUX1_DispData/XLXI_6/XLXI_3/XLXN_40)
     OR4:I2->O             1   0.134   0.613  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_55 (U5/MUX1_DispData/XLXI_6/XLXN_64<0>)
     AND2:I0->O            1   0.043   0.613  U5/MUX1_DispData/XLXI_6/XLXI_13 (U5/MUX1_DispData/XLXI_6/XLXN_77)
     OR2:I0->O            16   0.043   0.605  U5/MUX1_DispData/XLXI_6/XLXI_23 (Disp_num<24>)
     begin scope: 'XLXI_16:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'XLXI_16:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.334ns (1.306ns logic, 7.028ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/push'
  Total number of paths / destination ports: 252 / 7
-------------------------------------------------------------------------
Offset:              6.450ns (Levels of Logic = 13)
  Source:            M4/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M4/push rising

  Data Path: M4/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.714  state_0 (state<0>)
     LUT6:I0->O            2   0.043   0.608  Mmux_blink71 (blink<6>)
     end scope: 'M4:blink<6>'
     AND2:I1->O            1   0.053   0.522  U5/MUX2_Blink/XLXI_2/XLXI_16 (U5/MUX2_Blink/XLXI_2/XLXN_48)
     OR4:I2->O             1   0.134   0.613  U5/MUX2_Blink/XLXI_2/XLXI_57 (U5/MUX2_Blink/XLXN_59<2>)
     AND2:I0->O            1   0.043   0.603  U5/MUX2_Blink/XLXI_11 (U5/MUX2_Blink/XLXN_88)
     OR2:I1->O             2   0.053   0.527  U5/MUX2_Blink/XLXI_29 (LE_out<6>)
     begin scope: 'XLXI_16:LES<6>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_LE_3 (M2/Mmux_LE_3)
     MUXF7:I1->O           1   0.178   0.613  M2/Mmux_LE_2_f7 (XLXN_382)
     AND2:I0->O            7   0.043   0.647  XLXI_44 (XLXN_385)
     OR2:I0->O             1   0.043   0.350  M1/XLXI_47 (SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o1 (SEGMENT<0>)
     end scope: 'XLXI_16:SEGMENT<0>'
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.450ns (0.912ns logic, 5.538ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U6/P7SEG/sh_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U6/P7SEG/Q_0 (FF)
  Destination:       SEGDT (PAD)
  Source Clock:      U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_0 to SEGDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_0 (seg_sout)
     end scope: 'U6:seg_sout'
     OBUF:I->O                 0.000          SEGDT_OBUF (SEGDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 721 / 9
-------------------------------------------------------------------------
Delay:               7.792ns (Levels of Logic = 17)
  Source:            SW<3> (PAD)
  Destination:       SEGMENT<5> (PAD)

  Data Path: SW<3> to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.000   0.734  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'U2:a<4>'
     LUT5:I0->O            1   0.043   0.350  spo<30>_SW0 (N50)
     LUT6:I5->O            4   0.043   0.620  spo<30> (spo<26>)
     end scope: 'U2:spo<26>'
     AND2:I1->O            1   0.053   0.603  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_17 (U5/MUX1_DispData/XLXI_6/XLXI_3/XLXN_49)
     OR4:I1->O             1   0.053   0.613  U5/MUX1_DispData/XLXI_6/XLXI_3/XLXI_57 (U5/MUX1_DispData/XLXI_6/XLXN_64<2>)
     AND2:I0->O            1   0.043   0.613  U5/MUX1_DispData/XLXI_6/XLXI_15 (U5/MUX1_DispData/XLXI_6/XLXN_81)
     OR2:I0->O            15   0.043   0.600  U5/MUX1_DispData/XLXI_6/XLXI_25 (Disp_num<26>)
     begin scope: 'XLXI_16:Hexs<26>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'XLXI_16:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.792ns (0.725ns logic, 7.067ns route)
                                       (9.3% logic, 90.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
clk_100mhz     |    1.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U6/P7SEG/sh_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |         |         |    5.806|         |
U6/P7SEG/sh_clk|         |         |    0.700|         |
clk_100mhz     |         |         |    7.837|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.928|         |         |         |
U6/P7SEG/sh_clk|         |    2.068|         |         |
U9/clk1        |    1.100|         |         |         |
clk_100mhz     |    2.195|    0.688|    2.304|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.81 secs
 
--> 

Total memory usage is 446292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   12 (   0 filtered)

