#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct 25 00:12:25 2015
# Process ID: 9540
# Log file: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/vivado.log
# Journal file: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 722.246 ; gain = 150.500
open_bd_design {C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <FFTDMADesign> from BD file <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 800.645 ; gain = 77.188
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.transform_length {32} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {2048}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 986.105 ; gain = 8.918
generate_target all [get_files  C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd]
INFO: [BD 41-1662] The design 'FFTDMADesign.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.v
Verilog Output written to : C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign_wrapper.v
Wrote  : <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign.hwh
Generated Block Design Tcl file C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign_bd.tcl
Generated Hardware Definition File C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1038.613 ; gain = 52.508
save_bd_design
Wrote  : <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Oct 25 00:20:06 2015] Launched synth_1...
Run output will be captured here: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.runs/synth_1/runme.log
[Sun Oct 25 00:20:06 2015] Launched impl_1...
Run output will be captured here: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.transform_length {64} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} CONFIG.PCW_UART1_GRP_FULL_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 25 00:32:25 2015...
