

================================================================
== Vivado HLS Report for 'predictor'
================================================================
* Date:           Fri Nov 02 12:50:12 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        HLS_Predictor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  94210|  94210|  94211|  94211|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75328|  75328|      2354|          -|          -|    32|    no    |
        | + Loop 1.1      |   2352|   2352|       147|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1  |    144|    144|         9|          -|          -|    16|    no    |
        |- Loop 2         |  18880|  18880|       590|          -|          -|    32|    no    |
        | + Loop 2.1      |    588|    588|       147|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |    144|    144|         9|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    215|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|      36|     40|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    220|
|Register         |        -|      -|     283|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|     319|    475|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+----+----+
    |          Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------+--------------------------+---------+-------+----+----+
    |predictor_BUS_CTRL_s_axi_U  |predictor_BUS_CTRL_s_axi  |        0|      0|  36|  40|
    |predictor_mul_32scud_U0     |predictor_mul_32scud      |        0|      4|   0|   0|
    +----------------------------+--------------------------+---------+-------+----+----+
    |Total                       |                          |        0|      4|  36|  40|
    +----------------------------+--------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sigmoid_lut_U  |predictor_sigmoidbkb  |        4|  0|   0|  8192|    8|     1|        65536|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        4|  0|   0|  8192|    8|     1|        65536|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_316_p2        |     +    |      0|  0|   6|           6|           1|
    |i_3_fu_487_p2        |     +    |      0|  0|   6|           6|           1|
    |j_2_fu_363_p2        |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_550_p2        |     +    |      0|  0|   3|           3|           1|
    |k_2_fu_395_p2        |     +    |      0|  0|   5|           5|           1|
    |k_3_fu_578_p2        |     +    |      0|  0|   5|           5|           1|
    |sum1_fu_401_p2       |     +    |      0|  0|   9|           9|           9|
    |sum3_fu_419_p2       |     +    |      0|  0|  10|          10|          10|
    |sum4_fu_610_p2       |     +    |      0|  0|   9|           9|           9|
    |sum7_fu_453_p2       |     +    |      0|  0|  11|          11|          11|
    |sum8_fu_644_p2       |     +    |      0|  0|  10|          10|          10|
    |sum9_fu_592_p2       |     +    |      0|  0|  11|          11|          11|
    |sum_2_fu_466_p2      |     +    |      0|  0|  28|          28|          28|
    |sum_3_fu_661_p2      |     +    |      0|  0|  28|          28|          28|
    |tmp_13_fu_625_p2     |     +    |      0|  0|  15|          15|          13|
    |tmp_9_fu_434_p2      |     +    |      0|  0|  15|          15|          13|
    |exitcond1_fu_544_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_481_p2  |   icmp   |      0|  0|   3|           6|           7|
    |exitcond3_fu_389_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond4_fu_357_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond5_fu_310_p2  |   icmp   |      0|  0|   3|           6|           7|
    |exitcond_fu_572_p2   |   icmp   |      0|  0|   3|           5|           6|
    |tmp_7_fu_428_p2      |   icmp   |      0|  0|   2|           5|           4|
    |tmp_s_fu_619_p2      |   icmp   |      0|  0|   2|           3|           2|
    |tmp_11_fu_338_p2     |    or    |      0|  0|  10|           9|           4|
    |tmp_15_fu_521_p2     |    or    |      0|  0|   8|           7|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 215|         230|         196|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  21|         26|    1|         26|
    |bram_Addr_A_orig      |  64|          9|   32|        288|
    |bram_Din_A            |  32|          5|   32|        160|
    |bram_WEN_A            |   4|          2|    4|          8|
    |i_1_reg_240           |   6|          2|    6|         12|
    |i_reg_194             |   6|          2|    6|         12|
    |j_1_reg_251           |   3|          2|    3|          6|
    |j_reg_205             |   5|          2|    5|         10|
    |k_1_reg_263           |   5|          2|    5|         10|
    |k_reg_217             |   5|          2|    5|         10|
    |sigmoid_lut_address0  |  13|          3|   13|         39|
    |sum_1_reg_274         |  28|          2|   28|         56|
    |sum_reg_228           |  28|          2|   28|         56|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 220|         61|  168|        693|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  25|   0|   25|          0|
    |bram_addr_4_reg_698      |   5|   0|   11|          6|
    |bram_addr_6_reg_776      |   5|   0|   11|          6|
    |i_1_reg_240              |   6|   0|    6|          0|
    |i_2_reg_683              |   6|   0|    6|          0|
    |i_3_reg_761              |   6|   0|    6|          0|
    |i_reg_194                |   6|   0|    6|          0|
    |j_1_reg_251              |   3|   0|    3|          0|
    |j_2_reg_706              |   5|   0|    5|          0|
    |j_3_reg_784              |   3|   0|    3|          0|
    |j_reg_205                |   5|   0|    5|          0|
    |k_1_reg_263              |   5|   0|    5|          0|
    |k_2_reg_719              |   5|   0|    5|          0|
    |k_3_reg_797              |   5|   0|    5|          0|
    |k_reg_217                |   5|   0|    5|          0|
    |reg_286                  |  32|   0|   32|          0|
    |reg_290                  |  32|   0|   32|          0|
    |sum3_reg_729             |  10|   0|   10|          0|
    |sum4_reg_807             |   9|   0|    9|          0|
    |sum7_reg_743             |  11|   0|   11|          0|
    |sum8_reg_821             |  10|   0|   10|          0|
    |sum_1_reg_274            |  28|   0|   28|          0|
    |sum_reg_228              |  28|   0|   28|          0|
    |tmp_1_cast_reg_766       |   5|   0|   11|          6|
    |tmp_2_cast_cast_reg_771  |   5|   0|   10|          5|
    |tmp_4_cast_reg_711       |   4|   0|   10|          6|
    |tmp_6_cast_cast_reg_789  |   2|   0|    9|          7|
    |tmp_7_reg_734            |   1|   0|    1|          0|
    |tmp_cast_reg_693         |   5|   0|   11|          6|
    |tmp_reg_688              |   5|   0|    9|          4|
    |tmp_s_reg_812            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 283|   0|  329|         46|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_CTRL_AWVALID  |  in |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_AWREADY  | out |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_AWADDR   |  in |    4|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_WVALID   |  in |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_WREADY   | out |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_WDATA    |  in |   32|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_WSTRB    |  in |    4|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_ARVALID  |  in |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_ARREADY  | out |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_ARADDR   |  in |    4|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_RVALID   | out |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_RREADY   |  in |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_RDATA    | out |   32|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_RRESP    | out |    2|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_BVALID   | out |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_BREADY   |  in |    1|    s_axi   |   BUS_CTRL   |  return void |
|s_axi_BUS_CTRL_BRESP    | out |    2|    s_axi   |   BUS_CTRL   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |   predictor  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   predictor  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   predictor  | return value |
|bram_Addr_A             | out |   32|    bram    |     bram     |     array    |
|bram_EN_A               | out |    1|    bram    |     bram     |     array    |
|bram_WEN_A              | out |    4|    bram    |     bram     |     array    |
|bram_Din_A              | out |   32|    bram    |     bram     |     array    |
|bram_Dout_A             |  in |   32|    bram    |     bram     |     array    |
|bram_Clk_A              | out |    1|    bram    |     bram     |     array    |
|bram_Rst_A              | out |    1|    bram    |     bram     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

