<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>eSRAM_eNVM_access_top_testbench</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./eSRAM_eNVM_access_top_testbench.sdb</name><userFileType>SDB</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="SAVED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="Simulation" id_name="RESET_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="RESET_GEN" state="GOOD" type="3"/><module module_class="ComponentModule" name="eSRAM_eNVM_access_top::work" state="CHANGED_MODULE" type="1"/><module file="stimulus\TestBench_pulsegenerator.v" module_class="HdlModule" name="TestBench_pulsegenerator" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>RD</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>