Analysis & Synthesis report for AXI_lite
Wed Jun 15 13:22:41 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "write_response_ms:wr"
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 21. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 15 13:22:41 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; AXI_lite                                    ;
; Top-level Entity Name              ; AXI_lite                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 851                                         ;
;     Total combinational functions  ; 701                                         ;
;     Dedicated logic registers      ; 680                                         ;
; Total registers                    ; 680                                         ;
; Total pins                         ; 163                                         ;
; Total virtual pins                 ; 128                                         ;
; Total memory bits                  ; 768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; AXI_lite           ; AXI_lite           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; AXI_lite.v                                                         ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v                                                         ;             ;
; write_address_ms.v                                                 ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v                                                 ;             ;
; write_data_ms.v                                                    ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v                                                    ;             ;
; write_response_ms.v                                                ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v                                                ;             ;
; read_address_ms.v                                                  ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v                                                  ;             ;
; read_data_ms.v                                                     ; yes             ; User Verilog HDL File                        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/aglobal201.inc                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_gap_detector.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_oc14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/altsyncram_oc14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_jph.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_jph.tdf                                                    ;             ;
; db/cmpr_frb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_frb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sldd921ae6f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 851        ;
;                                             ;            ;
; Total combinational functions               ; 701        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 236        ;
;     -- 3 input functions                    ; 285        ;
;     -- <=2 input functions                  ; 180        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 635        ;
;     -- arithmetic mode                      ; 66         ;
;                                             ;            ;
; Total registers                             ; 680        ;
;     -- Dedicated logic registers            ; 680        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; Virtual pins                                ; 128        ;
; I/O pins                                    ; 163        ;
; Total memory bits                           ; 768        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; ACLK~input ;
; Maximum fan-out                             ; 416        ;
; Total fan-out                               ; 4463       ;
; Average fan-out                             ; 2.41       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AXI_lite                                                                                                                               ; 701 (1)             ; 680 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 163  ; 128          ; 0          ; |AXI_lite                                                                                                                                                                                                                                                                                                                                            ; AXI_lite                          ; work         ;
;    |read_address_ms:ra|                                                                                                                 ; 66 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_address_ms:ra                                                                                                                                                                                                                                                                                                                         ; read_address_ms                   ; work         ;
;       |read_address_master:addr1|                                                                                                       ; 33 (33)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_address_ms:ra|read_address_master:addr1                                                                                                                                                                                                                                                                                               ; read_address_master               ; work         ;
;       |read_address_slave:addr2|                                                                                                        ; 33 (33)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_address_ms:ra|read_address_slave:addr2                                                                                                                                                                                                                                                                                                ; read_address_slave                ; work         ;
;    |read_data_ms:rd|                                                                                                                    ; 68 (0)              ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_data_ms:rd                                                                                                                                                                                                                                                                                                                            ; read_data_ms                      ; work         ;
;       |read_data_master:data1|                                                                                                          ; 33 (33)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_data_ms:rd|read_data_master:data1                                                                                                                                                                                                                                                                                                     ; read_data_master                  ; work         ;
;       |read_data_slave:data2|                                                                                                           ; 35 (35)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|read_data_ms:rd|read_data_slave:data2                                                                                                                                                                                                                                                                                                      ; read_data_slave                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 300 (2)             ; 314 (6)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 298 (0)             ; 308 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 298 (86)            ; 308 (94)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_oc14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oc14:auto_generated                                                                                                                                                 ; altsyncram_oc14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 62 (62)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5 (2)               ; 26 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 65 (8)              ; 51 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jph:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jph:auto_generated                                                             ; cntr_jph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |write_address_ms:wa|                                                                                                                ; 66 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_address_ms:wa                                                                                                                                                                                                                                                                                                                        ; write_address_ms                  ; work         ;
;       |write_address_master:addr_m|                                                                                                     ; 33 (33)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_address_ms:wa|write_address_master:addr_m                                                                                                                                                                                                                                                                                            ; write_address_master              ; work         ;
;       |write_address_slave:addr_s|                                                                                                      ; 33 (33)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_address_ms:wa|write_address_slave:addr_s                                                                                                                                                                                                                                                                                             ; write_address_slave               ; work         ;
;    |write_data_ms:wd|                                                                                                                   ; 73 (0)              ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_data_ms:wd                                                                                                                                                                                                                                                                                                                           ; write_data_ms                     ; work         ;
;       |write_data_master:data1|                                                                                                         ; 36 (36)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_data_ms:wd|write_data_master:data1                                                                                                                                                                                                                                                                                                   ; write_data_master                 ; work         ;
;       |write_data_slave:data2|                                                                                                          ; 37 (37)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_data_ms:wd|write_data_slave:data2                                                                                                                                                                                                                                                                                                    ; write_data_slave                  ; work         ;
;    |write_response_ms:wr|                                                                                                               ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_response_ms:wr                                                                                                                                                                                                                                                                                                                       ; write_response_ms                 ; work         ;
;       |write_response_master:resp_m|                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_response_ms:wr|write_response_master:resp_m                                                                                                                                                                                                                                                                                          ; write_response_master             ; work         ;
;       |write_response_slave:resp_s|                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AXI_lite|write_response_ms:wr|write_response_slave:resp_s                                                                                                                                                                                                                                                                                           ; write_response_slave              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oc14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 6            ; 128          ; 6            ; 768  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_response_ms:wr|write_response_slave:resp_s|o_BRESP[1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; write_response_ms:wr|write_response_master:resp_m|o_BRESP[1]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; Total Number of Removed Registers = 2                                                                                                                                                                    ;                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 20                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_response_ms:wr|write_response_slave:resp_s|o_BRESP[1]                                                                                                  ; Stuck at GND              ; write_response_ms:wr|write_response_master:resp_m|o_BRESP[1]                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 680   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 138   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AXI_lite|read_data_ms:rd|read_data_slave:data2|o_RDATA[6]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |AXI_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |AXI_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 5                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 25                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                         ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                         ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_response_ms:wr"                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BREADY  ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_BRESP ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "i_BRESP[1..1]" will be connected to GND.                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 5                ; 128          ; 1        ; input port             ; sequential           ; 1                  ; -1                          ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 290                         ;
; cycloneiii_ff         ; 276                         ;
;     ENA               ; 2                           ;
;     SCLR              ; 1                           ;
;     plain             ; 273                         ;
; cycloneiii_lcell_comb ; 278                         ;
;     normal            ; 278                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 163                         ;
;         4 data inputs ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.83                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 101                                                    ;
; cycloneiii_ff         ; 314                                                    ;
;     CLR               ; 40                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 61                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 7                                                      ;
;     plain             ; 59                                                     ;
; cycloneiii_lcell_comb ; 300                                                    ;
;     arith             ; 58                                                     ;
;         2 data inputs ; 58                                                     ;
;     normal            ; 242                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 88                                                     ;
;         4 data inputs ; 117                                                    ;
; cycloneiii_ram_block  ; 6                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 2.12                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                                ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ACLK                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; ACLK                                ; N/A     ;
; ARESETn                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; ARESETn                             ; N/A     ;
; AWREADY                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; AWREADY                             ; N/A     ;
; AWVALID                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; AWVALID                             ; N/A     ;
; WREADY                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; WREADY                              ; N/A     ;
; WVALID                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; WVALID                              ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_stp_external_storage_qualifier ; dynamic pin  ; connected ; Top                            ; post-synthesis    ; auto_stp_external_storage_qualifier ; N/A     ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 15 13:19:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file axi_lite.v
    Info (12023): Found entity 1: AXI_lite File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file write_address_ms.v
    Info (12023): Found entity 1: write_address_ms File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v Line: 1
    Info (12023): Found entity 2: write_address_master File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v Line: 18
    Info (12023): Found entity 3: write_address_slave File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v Line: 49
Info (12021): Found 3 design units, including 3 entities, in source file write_data_ms.v
    Info (12023): Found entity 1: write_data_ms File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 1
    Info (12023): Found entity 2: write_data_master File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 19
    Info (12023): Found entity 3: write_data_slave File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 81
Info (12021): Found 3 design units, including 3 entities, in source file write_response_ms.v
    Info (12023): Found entity 1: write_response_ms File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v Line: 1
    Info (12023): Found entity 2: write_response_master File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v Line: 18
    Info (12023): Found entity 3: write_response_slave File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v Line: 41
Info (12021): Found 3 design units, including 3 entities, in source file read_address_ms.v
    Info (12023): Found entity 1: read_address_ms File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v Line: 1
    Info (12023): Found entity 2: read_address_master File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v Line: 18
    Info (12023): Found entity 3: read_address_slave File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v Line: 46
Info (12021): Found 3 design units, including 3 entities, in source file read_data_ms.v
    Info (12023): Found entity 1: read_data_ms File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v Line: 1
    Info (12023): Found entity 2: read_data_master File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v Line: 20
    Info (12023): Found entity 3: read_data_slave File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v Line: 44
Info (12127): Elaborating entity "AXI_lite" for the top level hierarchy
Info (12128): Elaborating entity "write_address_ms" for hierarchy "write_address_ms:wa" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 40
Info (12128): Elaborating entity "write_address_master" for hierarchy "write_address_ms:wa|write_address_master:addr_m" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v Line: 11
Info (12128): Elaborating entity "write_address_slave" for hierarchy "write_address_ms:wa|write_address_slave:addr_s" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_address_ms.v Line: 12
Info (12128): Elaborating entity "write_data_ms" for hierarchy "write_data_ms:wd" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 41
Info (12128): Elaborating entity "write_data_master" for hierarchy "write_data_ms:wd|write_data_master:data1" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at write_data_ms.v(63): variable "i_WDATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 63
Info (12128): Elaborating entity "write_data_slave" for hierarchy "write_data_ms:wd|write_data_slave:data2" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_data_ms.v Line: 13
Info (12128): Elaborating entity "write_response_ms" for hierarchy "write_response_ms:wr" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 42
Info (12128): Elaborating entity "write_response_slave" for hierarchy "write_response_ms:wr|write_response_slave:resp_s" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v Line: 10
Info (12128): Elaborating entity "write_response_master" for hierarchy "write_response_ms:wr|write_response_master:resp_m" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/write_response_ms.v Line: 11
Info (12128): Elaborating entity "read_address_ms" for hierarchy "read_address_ms:ra" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 43
Info (12128): Elaborating entity "read_address_master" for hierarchy "read_address_ms:ra|read_address_master:addr1" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v Line: 12
Info (12128): Elaborating entity "read_address_slave" for hierarchy "read_address_ms:ra|read_address_slave:addr2" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_address_ms.v Line: 13
Info (12128): Elaborating entity "read_data_ms" for hierarchy "read_data_ms:rd" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 44
Info (12128): Elaborating entity "read_data_slave" for hierarchy "read_data_ms:rd|read_data_slave:data2" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v Line: 15
Info (12128): Elaborating entity "read_data_master" for hierarchy "read_data_ms:rd|read_data_master:data1" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/read_data_ms.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oc14.tdf
    Info (12023): Found entity 1: altsyncram_oc14 File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/altsyncram_oc14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jph.tdf
    Info (12023): Found entity 1: cntr_jph File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_jph.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf
    Info (12023): Found entity 1: cmpr_frb File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_frb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.15.13:22:17 Progress: Loading sldd921ae6f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd921ae6f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/db/ip/sldd921ae6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_BRESP[1]" is stuck at GND File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/quartusprime/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 128 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "o_WDATA[0]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[1]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[2]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[3]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[4]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[5]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[6]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[7]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[8]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[9]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[10]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[11]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[12]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[13]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[14]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[15]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[16]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[17]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[18]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[19]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[20]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[21]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[22]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[23]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[24]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[25]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[26]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[27]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[28]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[29]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[30]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_WDATA[31]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 18
    Info (15719): Pin "o_AWADDR[0]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[1]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[2]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[3]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[4]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[5]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[6]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[7]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[8]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[9]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[10]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[11]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[12]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[13]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[14]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[15]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[16]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[17]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[18]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[19]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[20]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[21]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[22]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[23]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[24]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[25]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[26]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[27]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[28]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[29]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[30]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15719): Pin "o_AWADDR[31]" is virtual output pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 11
    Info (15718): Pin "i_WDATA[0]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[1]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[2]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[3]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[4]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[5]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[6]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[7]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[8]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[9]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[10]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[11]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[12]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[13]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[14]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[15]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[16]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[17]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[18]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[19]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[20]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[21]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[22]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[23]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[24]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[25]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[26]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[27]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[28]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[29]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[30]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_WDATA[31]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 15
    Info (15718): Pin "i_AWADDR[0]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[1]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[2]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[3]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[4]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[5]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[6]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[7]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[8]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[9]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[10]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[11]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[12]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[13]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[14]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[15]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[16]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[17]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[18]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[19]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[20]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[21]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[22]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[23]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[24]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[25]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[26]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[27]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[28]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[29]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[30]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
    Info (15718): Pin "i_AWADDR[31]" is virtual input pin File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 9
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_BRESP[1]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 23
    Warning (15610): No output dependent on input pin "AWPROT[0]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 10
    Warning (15610): No output dependent on input pin "AWPROT[1]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 10
    Warning (15610): No output dependent on input pin "AWPROT[2]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 10
    Warning (15610): No output dependent on input pin "ARPROT[0]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 30
    Warning (15610): No output dependent on input pin "ARPROT[1]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 30
    Warning (15610): No output dependent on input pin "ARPROT[2]" File: D:/AMBA AXI4-lite/AMBA-AXI4-Lite/AXI_lite.v Line: 30
Info (21057): Implemented 1168 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 94 input pins
    Info (21059): Implemented 73 output pins
    Info (21061): Implemented 994 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Wed Jun 15 13:22:41 2022
    Info: Elapsed time: 00:02:53
    Info: Total CPU time (on all processors): 00:01:37


