<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス DDR3_1333_x64_DRAMSim2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>::<a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html">DDR3_1333_x64_DRAMSim2</a>
  </div>
</div>
<div class="contents">
<h1>クラス DDR3_1333_x64_DRAMSim2</h1><!-- doxytag: class="DRAMCtrl::DDR3_1333_x64_DRAMSim2" --><!-- doxytag: inherits="DRAMCtrl::DRAMCtrl" --><div class="dynheader">
DDR3_1333_x64_DRAMSim2に対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.gif" usemap="#DDR3_1333_x64_DRAMSim2_map" alt=""/>
  <map id="DDR3_1333_x64_DRAMSim2_map" name="DDR3_1333_x64_DRAMSim2_map">
<area href="classDRAMCtrl_1_1DRAMCtrl.html" alt="DRAMCtrl" shape="rect" coords="188,280,366,304"/>
<area href="classAbstractMemory.html" alt="AbstractMemory" shape="rect" coords="188,224,366,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="188,168,366,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="188,112,366,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="188,56,366,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,178,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="188,0,366,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="376,0,554,24"/>
</map>
 </div>
</div>

<p><a href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Static Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac980afb64b962aec673eeadb21ea8b0e">device_bus_width</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#afeba385888f1ce3063d25f20c0e7a89b">burst_length</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab24d9a52c5c94331e40478cc93e9abe1">device_rowbuffer_size</a> = '1kB'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a60039c77757fd0118d81754311d71cfb">devices_per_rank</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab610af52b1f27db17e9de304176a80a8">ranks_per_channel</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac43360fda587200e99a090d69163e089">banks_per_rank</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a78016df5bd6c91551bcf487d3d665ebe">tCK</a> = '1.5ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a31691ebf1f58ff89b00f261f5adea8e2">tRCD</a> = '15ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a009c2614e5d317cb4805a4a98ace1b19">tCL</a> = '15ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#aeda425967c3cf2880bdc1640e9733439">tRP</a> = '15ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a1b5f15dad9d492ce5d0167e1581de8cc">tRAS</a> = '36ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a9d8360f5123eaf9b5b6013adca83d1ae">tWR</a> = '15ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac0793c2fe127d7331efb7012e82dae77">tRTP</a> = '7.5ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af962cc8ff13de9c28027368562b67c1e">tBURST</a> = '6ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a05307f048be759575436bb4a58206f04">tRFC</a> = '160ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af5f78c485be05aaae52d87151ee0cb92">tREFI</a> = '7.8us'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a3c80caef2fc7879e455259bd9390d6d1">tWTR</a> = '7.5ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#acbc9a68ca72d4052b4dd232251436d23">tRTW</a> = '3ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ad1724b7d6484bbc6051f43d4ae9e16d2">tRRD</a> = '6.0ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a94c112e585153e09e803751da3cfafcd">tXAW</a> = '30ns'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a8b6fa0e85fb36be7e08d5c992065d7c2">activation_limit</a> = 4</td></tr>
</table>
<hr/><h2>変数</h2>
<a class="anchor" id="a8b6fa0e85fb36be7e08d5c992065d7c2"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::activation_limit" ref="a8b6fa0e85fb36be7e08d5c992065d7c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a8b6fa0e85fb36be7e08d5c992065d7c2">activation_limit</a> = 4<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a96b5e1268f3ab4cfa8c9203598fd98c9">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ac43360fda587200e99a090d69163e089"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::banks_per_rank" ref="ac43360fda587200e99a090d69163e089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac43360fda587200e99a090d69163e089">banks_per_rank</a> = 8<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a594ca2e17132484351baf7e79ecb5868">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="afeba385888f1ce3063d25f20c0e7a89b"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::burst_length" ref="afeba385888f1ce3063d25f20c0e7a89b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#afeba385888f1ce3063d25f20c0e7a89b">burst_length</a> = 8<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a515af56f26521d738587f488ea98a63b">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ac980afb64b962aec673eeadb21ea8b0e"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::device_bus_width" ref="ac980afb64b962aec673eeadb21ea8b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac980afb64b962aec673eeadb21ea8b0e">device_bus_width</a> = 8<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a07485b73205fce4f544f48a9debd611f">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ab24d9a52c5c94331e40478cc93e9abe1"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::device_rowbuffer_size" ref="ab24d9a52c5c94331e40478cc93e9abe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab24d9a52c5c94331e40478cc93e9abe1">device_rowbuffer_size</a> = '1kB'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acb160e4605e4602317ce572b167a777c">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a60039c77757fd0118d81754311d71cfb"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::devices_per_rank" ref="a60039c77757fd0118d81754311d71cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a60039c77757fd0118d81754311d71cfb">devices_per_rank</a> = 8<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aca94f785cead0d3d819f1a1f2d2f5aa9">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ab610af52b1f27db17e9de304176a80a8"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::ranks_per_channel" ref="ab610af52b1f27db17e9de304176a80a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab610af52b1f27db17e9de304176a80a8">ranks_per_channel</a> = 2<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aa95cbd3a64893b94d352bece9d0c9794">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="af962cc8ff13de9c28027368562b67c1e"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tBURST" ref="af962cc8ff13de9c28027368562b67c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af962cc8ff13de9c28027368562b67c1e">tBURST</a> = '6ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a8c64ef2dd5b5213f7c25ecffd077591f">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a78016df5bd6c91551bcf487d3d665ebe"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tCK" ref="a78016df5bd6c91551bcf487d3d665ebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a78016df5bd6c91551bcf487d3d665ebe">tCK</a> = '1.5ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a028d6bb21e2386ba31699d3c56396a6f">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a009c2614e5d317cb4805a4a98ace1b19"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tCL" ref="a009c2614e5d317cb4805a4a98ace1b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a009c2614e5d317cb4805a4a98ace1b19">tCL</a> = '15ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a9bec1443ae22542fb65468589d8ef845">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a1b5f15dad9d492ce5d0167e1581de8cc"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRAS" ref="a1b5f15dad9d492ce5d0167e1581de8cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a1b5f15dad9d492ce5d0167e1581de8cc">tRAS</a> = '36ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1d18debfcaf49a125143125e9471c488">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a31691ebf1f58ff89b00f261f5adea8e2"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRCD" ref="a31691ebf1f58ff89b00f261f5adea8e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a31691ebf1f58ff89b00f261f5adea8e2">tRCD</a> = '15ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ac5b640410cc96d56859a99453a4d4edf">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="af5f78c485be05aaae52d87151ee0cb92"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tREFI" ref="af5f78c485be05aaae52d87151ee0cb92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af5f78c485be05aaae52d87151ee0cb92">tREFI</a> = '7.8us'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#abe6e6760f393c9748af2550b3f80fef8">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a05307f048be759575436bb4a58206f04"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRFC" ref="a05307f048be759575436bb4a58206f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a05307f048be759575436bb4a58206f04">tRFC</a> = '160ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a11b9ca2212339997f0ee9282bef043ea">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="aeda425967c3cf2880bdc1640e9733439"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRP" ref="aeda425967c3cf2880bdc1640e9733439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#aeda425967c3cf2880bdc1640e9733439">tRP</a> = '15ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3fd4b7863d0675623f9d4fcf4e7e261b">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ad1724b7d6484bbc6051f43d4ae9e16d2"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRRD" ref="ad1724b7d6484bbc6051f43d4ae9e16d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ad1724b7d6484bbc6051f43d4ae9e16d2">tRRD</a> = '6.0ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aea95c8f8e95256590d16b5e9bcca1f51">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ac0793c2fe127d7331efb7012e82dae77"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRTP" ref="ac0793c2fe127d7331efb7012e82dae77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac0793c2fe127d7331efb7012e82dae77">tRTP</a> = '7.5ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3498a796c766f5549f38ec67b86afbb2">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="acbc9a68ca72d4052b4dd232251436d23"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tRTW" ref="acbc9a68ca72d4052b4dd232251436d23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#acbc9a68ca72d4052b4dd232251436d23">tRTW</a> = '3ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ae9c14c1c8f7db3710dff2c3f7477dd73">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a9d8360f5123eaf9b5b6013adca83d1ae"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tWR" ref="a9d8360f5123eaf9b5b6013adca83d1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a9d8360f5123eaf9b5b6013adca83d1ae">tWR</a> = '15ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a697ccc69ed7565c11123843aa79fc126">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a3c80caef2fc7879e455259bd9390d6d1"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tWTR" ref="a3c80caef2fc7879e455259bd9390d6d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a3c80caef2fc7879e455259bd9390d6d1">tWTR</a> = '7.5ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aab12a5441587fc9009b2cd7b83865f92">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a94c112e585153e09e803751da3cfafcd"></a><!-- doxytag: member="DRAMCtrl::DDR3_1333_x64_DRAMSim2::tXAW" ref="a94c112e585153e09e803751da3cfafcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a94c112e585153e09e803751da3cfafcd">tXAW</a> = '30ns'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a7de8ac1f9497dea29b2aaab67a0fb1cc">DRAMCtrl</a>を再定義しています。</p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>mem/<a class="el" href="DRAMCtrl_8py.html">DRAMCtrl.py</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
