{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 100 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 530 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 550 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 510 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 510 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -y 570 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -y 580 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 6 -y 150 -defaultsOSRD
preplace inst v_tpg_0 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst Const_GND_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -y 150 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace inst Const_VCC_0 -pg 1 -lvl 6 -y 730 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 160 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 7 1 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 1 NJ
preplace netloc axis_subset_converter_0_M_AXIS 1 4 1 1410
preplace netloc v_tpg_0_m_axis_video 1 3 1 1070
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 400 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2600
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 N
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 2 1780 60 2090J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 20 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 2590
preplace netloc smartconnect_0_M00_AXI 1 6 1 N
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 370 50 NJ 50 1060
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 1780 670 2070J 720 2570
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 390 350 700 290 NJ 290 1430 50 1770J
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 2 3 700 70 NJ 70 1410J
preplace netloc Net1 1 6 1 2100
preplace netloc Net 1 6 1 2090
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 260 380 60 710 60 1080 60 1420 40 1790 50 2100 320 2570
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 1 N
preplace netloc v_tc_0_vtiming_out 1 6 1 2070
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 1 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 5 3 1780 490 2080 710 2580
levelinfo -pg 1 0 200 550 890 1250 1600 1930 2340 2620 -top 0 -bot 900
",
}
{
   da_axi4_cnt: "1",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "1",
}
