// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VIntMisc64b(
  input  [5:0]  io_opcode_op,
  input         io_info_vm,
  input  [5:0]  io_info_uopIdx,
  input  [3:0]  io_srcType_0,
  input  [3:0]  io_vdType,
  input  [63:0] io_vs1,
  input  [63:0] io_vs2,
  input  [7:0]  io_vmask,
  input         io_narrow,
  output [63:0] io_vd,
  output [31:0] io_narrowVd,
  output [63:0] io_toFixP_shiftOut,
  output [7:0]  io_toFixP_rnd_high,
  output [7:0]  io_toFixP_rnd_tail
);

  wire [3:0]  _cnt8_3_clz_io_out;
  wire [3:0]  _cnt8_2_clz_io_out;
  wire [3:0]  _cnt8_1_clz_io_out;
  wire [3:0]  _cnt8_0_clz_io_out;
  wire [6:0]  _cnt64_tmp_clz_io_out;
  wire [5:0]  _cnt32_tmp_clz_io_out;
  wire [4:0]  _cnt16_1_tmp_clz_io_out;
  wire [4:0]  _cnt16_0_tmp_clz_io_out;
  wire        _eewVd_sew_oneHot_T = io_vdType[1:0] == 2'h0;
  wire        _eewVd_sew_oneHot_T_1 = io_vdType[1:0] == 2'h1;
  wire        _eewVd_sew_oneHot_T_2 = io_vdType[1:0] == 2'h2;
  wire        signed_0 = io_srcType_0[3:2] == 2'h1;
  wire [1:0]  _vd_sub_srcType_T_2 = 2'(io_vdType[1:0] - io_srcType_0[1:0]);
  wire        expdIdxOH_vf4_0 = io_info_uopIdx[1:0] == 2'h0;
  wire        expdIdxOH_vf4_1 = io_info_uopIdx[1:0] == 2'h1;
  wire        expdIdxOH_vf4_2 = io_info_uopIdx[1:0] == 2'h2;
  wire [31:0] _extResult_T_5 =
    (io_info_uopIdx[0] ? 32'h0 : io_vs2[31:0])
    | (io_info_uopIdx[0] ? io_vs2[63:32] : 32'h0);
  wire [31:0] _extResult_T_32 =
    (io_info_uopIdx[0] ? 32'h0 : io_vs2[31:0])
    | (io_info_uopIdx[0] ? io_vs2[63:32] : 32'h0);
  wire [31:0] _extResult_T_48 =
    (io_info_uopIdx[0] ? 32'h0 : io_vs2[31:0])
    | (io_info_uopIdx[0] ? io_vs2[63:32] : 32'h0);
  wire [15:0] _extResult_T_67 =
    (expdIdxOH_vf4_0 ? io_vs2[15:0] : 16'h0) | (expdIdxOH_vf4_1 ? io_vs2[31:16] : 16'h0)
    | (expdIdxOH_vf4_2 ? io_vs2[47:32] : 16'h0)
    | ((&(io_info_uopIdx[1:0])) ? io_vs2[63:48] : 16'h0);
  wire [15:0] _extResult_T_89 =
    (expdIdxOH_vf4_0 ? io_vs2[15:0] : 16'h0) | (expdIdxOH_vf4_1 ? io_vs2[31:16] : 16'h0)
    | (expdIdxOH_vf4_2 ? io_vs2[47:32] : 16'h0)
    | ((&(io_info_uopIdx[1:0])) ? io_vs2[63:48] : 16'h0);
  wire [7:0]  _extResult_T_118 =
    (io_info_uopIdx[2:0] == 3'h0 ? io_vs2[7:0] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h1 ? io_vs2[15:8] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h2 ? io_vs2[23:16] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h3 ? io_vs2[31:24] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h4 ? io_vs2[39:32] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h5 ? io_vs2[47:40] : 8'h0)
    | (io_info_uopIdx[2:0] == 3'h6 ? io_vs2[55:48] : 8'h0)
    | ((&(io_info_uopIdx[2:0])) ? io_vs2[63:56] : 8'h0);
  wire        _io_vd_T_10 = io_opcode_op == 6'h7;
  wire [63:0] _bitLogical_T_3 = io_vs2 & io_vs1;
  wire        _io_vd_T_11 = io_opcode_op == 6'h8;
  wire        _io_vd_T_13 = io_opcode_op == 6'h9;
  wire        _io_vd_T_15 = io_opcode_op == 6'hA;
  wire [63:0] _bitLogical_T_19 = io_vs2 ^ io_vs1;
  wire        _io_vd_T_17 = io_opcode_op == 6'hB;
  wire [63:0] _bitLogical_T_13 = io_vs2 | io_vs1;
  wire        _io_vd_T_19 = io_opcode_op == 6'hC;
  wire        _io_vd_T_21 = io_opcode_op == 6'hD;
  wire        _io_vd_T_23 = io_opcode_op == 6'hE;
  wire        _io_vd_T_5 = io_opcode_op == 6'h11;
  wire        _io_vd_T_6 = io_opcode_op == 6'h20;
  wire        signed_shift = _io_vd_T_5 | _io_vd_T_6;
  wire        leftShift = io_opcode_op == 6'hF;
  wire [63:0] vs2_adjust =
    leftShift
      ? {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31],
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]}
      : io_vs2;
  wire [63:0] vs1_revsByElem =
    leftShift & _eewVd_sew_oneHot_T_2
      ? {io_vs1[31:0], io_vs1[63:32]}
      : leftShift & _eewVd_sew_oneHot_T_1
          ? {io_vs1[15:0], io_vs1[31:16], io_vs1[47:32], io_vs1[63:48]}
          : leftShift & _eewVd_sew_oneHot_T
              ? {io_vs1[7:0],
                 io_vs1[15:8],
                 io_vs1[23:16],
                 io_vs1[31:24],
                 io_vs1[39:32],
                 io_vs1[47:40],
                 io_vs1[55:48],
                 io_vs1[63:56]}
              : io_vs1;
  wire [58:0] vs1_adjust =
    io_narrow & ~(io_info_uopIdx[0])
      ? {3'h0,
         vs1_revsByElem[31:24],
         8'h0,
         vs1_revsByElem[23:16],
         8'h0,
         vs1_revsByElem[15:8],
         8'h0,
         vs1_revsByElem[7:0]}
      : io_narrow & io_info_uopIdx[0]
          ? {3'h0,
             vs1_revsByElem[63:56],
             8'h0,
             vs1_revsByElem[55:48],
             8'h0,
             vs1_revsByElem[47:40],
             8'h0,
             vs1_revsByElem[39:32]}
          : vs1_revsByElem[58:0];
  wire [63:0] data_update =
    vs1_adjust[0] ? {vs2_adjust[63] & signed_shift, vs2_adjust[63:1]} : vs2_adjust;
  wire        rnd_high_update = vs1_adjust[0] & vs2_adjust[0];
  wire [63:0] data_update_1 =
    vs1_adjust[1]
      ? {{2{data_update[63] & signed_shift}}, data_update[63:2]}
      : data_update;
  wire        rnd_high_update_1 = vs1_adjust[1] ? data_update[1] : rnd_high_update;
  wire [63:0] data_update_2 =
    vs1_adjust[2]
      ? {{4{data_update_1[63] & signed_shift}}, data_update_1[63:4]}
      : data_update_1;
  wire        rnd_high_update_2 = vs1_adjust[2] ? data_update_1[3] : rnd_high_update_1;
  wire [63:0] data_update_3 =
    vs1_adjust[3]
      ? {{8{data_update_2[63] & signed_shift}}, data_update_2[63:8]}
      : data_update_2;
  wire        rnd_high_update_3 = vs1_adjust[3] ? data_update_2[7] : rnd_high_update_2;
  wire [63:0] data_update_4 =
    vs1_adjust[4]
      ? {{16{data_update_3[63] & signed_shift}}, data_update_3[63:16]}
      : data_update_3;
  wire        rnd_high_update_4 = vs1_adjust[4] ? data_update_3[15] : rnd_high_update_3;
  wire [31:0] data_update_5 =
    vs1_adjust[0] ? {vs2_adjust[31] & signed_shift, vs2_adjust[31:1]} : vs2_adjust[31:0];
  wire        rnd_high_update_5 = vs1_adjust[0] & vs2_adjust[0];
  wire [31:0] data_update_6 =
    vs1_adjust[1]
      ? {{2{data_update_5[31] & signed_shift}}, data_update_5[31:2]}
      : data_update_5;
  wire        rnd_high_update_6 = vs1_adjust[1] ? data_update_5[1] : rnd_high_update_5;
  wire [31:0] data_update_7 =
    vs1_adjust[2]
      ? {{4{data_update_6[31] & signed_shift}}, data_update_6[31:4]}
      : data_update_6;
  wire        rnd_high_update_7 = vs1_adjust[2] ? data_update_6[3] : rnd_high_update_6;
  wire [31:0] data_update_8 =
    vs1_adjust[3]
      ? {{8{data_update_7[31] & signed_shift}}, data_update_7[31:8]}
      : data_update_7;
  wire        rnd_high_update_8 = vs1_adjust[3] ? data_update_7[7] : rnd_high_update_7;
  wire [31:0] data_update_9 =
    vs1_adjust[32]
      ? {vs2_adjust[63] & signed_shift, vs2_adjust[63:33]}
      : vs2_adjust[63:32];
  wire        rnd_high_update_9 = vs1_adjust[32] & vs2_adjust[32];
  wire [31:0] data_update_10 =
    vs1_adjust[33]
      ? {{2{data_update_9[31] & signed_shift}}, data_update_9[31:2]}
      : data_update_9;
  wire        rnd_high_update_10 = vs1_adjust[33] ? data_update_9[1] : rnd_high_update_9;
  wire [31:0] data_update_11 =
    vs1_adjust[34]
      ? {{4{data_update_10[31] & signed_shift}}, data_update_10[31:4]}
      : data_update_10;
  wire        rnd_high_update_11 =
    vs1_adjust[34] ? data_update_10[3] : rnd_high_update_10;
  wire [31:0] data_update_12 =
    vs1_adjust[35]
      ? {{8{data_update_11[31] & signed_shift}}, data_update_11[31:8]}
      : data_update_11;
  wire        rnd_high_update_12 =
    vs1_adjust[35] ? data_update_11[7] : rnd_high_update_11;
  wire [15:0] data_update_13 =
    vs1_adjust[0] ? {vs2_adjust[15] & signed_shift, vs2_adjust[15:1]} : vs2_adjust[15:0];
  wire        rnd_high_update_13 = vs1_adjust[0] & vs2_adjust[0];
  wire [15:0] data_update_14 =
    vs1_adjust[1]
      ? {{2{data_update_13[15] & signed_shift}}, data_update_13[15:2]}
      : data_update_13;
  wire        rnd_high_update_14 = vs1_adjust[1] ? data_update_13[1] : rnd_high_update_13;
  wire [15:0] data_update_15 =
    vs1_adjust[2]
      ? {{4{data_update_14[15] & signed_shift}}, data_update_14[15:4]}
      : data_update_14;
  wire        rnd_high_update_15 = vs1_adjust[2] ? data_update_14[3] : rnd_high_update_14;
  wire [15:0] data_update_16 =
    vs1_adjust[16]
      ? {vs2_adjust[31] & signed_shift, vs2_adjust[31:17]}
      : vs2_adjust[31:16];
  wire        rnd_high_update_16 = vs1_adjust[16] & vs2_adjust[16];
  wire [15:0] data_update_17 =
    vs1_adjust[17]
      ? {{2{data_update_16[15] & signed_shift}}, data_update_16[15:2]}
      : data_update_16;
  wire        rnd_high_update_17 =
    vs1_adjust[17] ? data_update_16[1] : rnd_high_update_16;
  wire [15:0] data_update_18 =
    vs1_adjust[18]
      ? {{4{data_update_17[15] & signed_shift}}, data_update_17[15:4]}
      : data_update_17;
  wire        rnd_high_update_18 =
    vs1_adjust[18] ? data_update_17[3] : rnd_high_update_17;
  wire [15:0] data_update_19 =
    vs1_adjust[32]
      ? {vs2_adjust[47] & signed_shift, vs2_adjust[47:33]}
      : vs2_adjust[47:32];
  wire        rnd_high_update_19 = vs1_adjust[32] & vs2_adjust[32];
  wire [15:0] data_update_20 =
    vs1_adjust[33]
      ? {{2{data_update_19[15] & signed_shift}}, data_update_19[15:2]}
      : data_update_19;
  wire        rnd_high_update_20 =
    vs1_adjust[33] ? data_update_19[1] : rnd_high_update_19;
  wire [15:0] data_update_21 =
    vs1_adjust[34]
      ? {{4{data_update_20[15] & signed_shift}}, data_update_20[15:4]}
      : data_update_20;
  wire        rnd_high_update_21 =
    vs1_adjust[34] ? data_update_20[3] : rnd_high_update_20;
  wire [15:0] data_update_22 =
    vs1_adjust[48]
      ? {vs2_adjust[63] & signed_shift, vs2_adjust[63:49]}
      : vs2_adjust[63:48];
  wire        rnd_high_update_22 = vs1_adjust[48] & vs2_adjust[48];
  wire [15:0] data_update_23 =
    vs1_adjust[49]
      ? {{2{data_update_22[15] & signed_shift}}, data_update_22[15:2]}
      : data_update_22;
  wire        rnd_high_update_23 =
    vs1_adjust[49] ? data_update_22[1] : rnd_high_update_22;
  wire [15:0] data_update_24 =
    vs1_adjust[50]
      ? {{4{data_update_23[15] & signed_shift}}, data_update_23[15:4]}
      : data_update_23;
  wire        rnd_high_update_24 =
    vs1_adjust[50] ? data_update_23[3] : rnd_high_update_23;
  wire [7:0]  data_update_25 =
    vs1_adjust[0] ? {vs2_adjust[7] & signed_shift, vs2_adjust[7:1]} : vs2_adjust[7:0];
  wire        rnd_high_update_25 = vs1_adjust[0] & vs2_adjust[0];
  wire [7:0]  data_update_26 =
    vs1_adjust[1]
      ? {{2{data_update_25[7] & signed_shift}}, data_update_25[7:2]}
      : data_update_25;
  wire        rnd_high_update_26 = vs1_adjust[1] ? data_update_25[1] : rnd_high_update_25;
  wire [7:0]  data_update_27 =
    vs1_adjust[8] ? {vs2_adjust[15] & signed_shift, vs2_adjust[15:9]} : vs2_adjust[15:8];
  wire        rnd_high_update_27 = vs1_adjust[8] & vs2_adjust[8];
  wire [7:0]  data_update_28 =
    vs1_adjust[9]
      ? {{2{data_update_27[7] & signed_shift}}, data_update_27[7:2]}
      : data_update_27;
  wire        rnd_high_update_28 = vs1_adjust[9] ? data_update_27[1] : rnd_high_update_27;
  wire [7:0]  data_update_29 =
    vs1_adjust[16]
      ? {vs2_adjust[23] & signed_shift, vs2_adjust[23:17]}
      : vs2_adjust[23:16];
  wire        rnd_high_update_29 = vs1_adjust[16] & vs2_adjust[16];
  wire [7:0]  data_update_30 =
    vs1_adjust[17]
      ? {{2{data_update_29[7] & signed_shift}}, data_update_29[7:2]}
      : data_update_29;
  wire        rnd_high_update_30 =
    vs1_adjust[17] ? data_update_29[1] : rnd_high_update_29;
  wire [7:0]  data_update_31 =
    vs1_adjust[24]
      ? {vs2_adjust[31] & signed_shift, vs2_adjust[31:25]}
      : vs2_adjust[31:24];
  wire        rnd_high_update_31 = vs1_adjust[24] & vs2_adjust[24];
  wire [7:0]  data_update_32 =
    vs1_adjust[25]
      ? {{2{data_update_31[7] & signed_shift}}, data_update_31[7:2]}
      : data_update_31;
  wire        rnd_high_update_32 =
    vs1_adjust[25] ? data_update_31[1] : rnd_high_update_31;
  wire [7:0]  data_update_33 =
    vs1_adjust[32]
      ? {vs2_adjust[39] & signed_shift, vs2_adjust[39:33]}
      : vs2_adjust[39:32];
  wire        rnd_high_update_33 = vs1_adjust[32] & vs2_adjust[32];
  wire [7:0]  data_update_34 =
    vs1_adjust[33]
      ? {{2{data_update_33[7] & signed_shift}}, data_update_33[7:2]}
      : data_update_33;
  wire        rnd_high_update_34 =
    vs1_adjust[33] ? data_update_33[1] : rnd_high_update_33;
  wire [7:0]  data_update_35 =
    vs1_adjust[40]
      ? {vs2_adjust[47] & signed_shift, vs2_adjust[47:41]}
      : vs2_adjust[47:40];
  wire        rnd_high_update_35 = vs1_adjust[40] & vs2_adjust[40];
  wire [7:0]  data_update_36 =
    vs1_adjust[41]
      ? {{2{data_update_35[7] & signed_shift}}, data_update_35[7:2]}
      : data_update_35;
  wire        rnd_high_update_36 =
    vs1_adjust[41] ? data_update_35[1] : rnd_high_update_35;
  wire [7:0]  data_update_37 =
    vs1_adjust[48]
      ? {vs2_adjust[55] & signed_shift, vs2_adjust[55:49]}
      : vs2_adjust[55:48];
  wire        rnd_high_update_37 = vs1_adjust[48] & vs2_adjust[48];
  wire [7:0]  data_update_38 =
    vs1_adjust[49]
      ? {{2{data_update_37[7] & signed_shift}}, data_update_37[7:2]}
      : data_update_37;
  wire        rnd_high_update_38 =
    vs1_adjust[49] ? data_update_37[1] : rnd_high_update_37;
  wire [7:0]  data_update_39 =
    vs1_adjust[56]
      ? {vs2_adjust[63] & signed_shift, vs2_adjust[63:57]}
      : vs2_adjust[63:56];
  wire        rnd_high_update_39 = vs1_adjust[56] & vs2_adjust[56];
  wire [7:0]  data_update_40 =
    vs1_adjust[57]
      ? {{2{data_update_39[7] & signed_shift}}, data_update_39[7:2]}
      : data_update_39;
  wire        rnd_high_update_40 =
    vs1_adjust[57] ? data_update_39[1] : rnd_high_update_39;
  wire        _GEN = io_narrow ? _eewVd_sew_oneHot_T_1 : _eewVd_sew_oneHot_T_2;
  wire        _GEN_0 = io_narrow ? _eewVd_sew_oneHot_T : _eewVd_sew_oneHot_T_1;
  wire        _GEN_1 = ~io_narrow & _eewVd_sew_oneHot_T;
  wire [63:0] shiftOut =
    _GEN
      ? {vs1_adjust[36]
           ? {{16{data_update_12[31] & signed_shift}}, data_update_12[31:16]}
           : data_update_12,
         vs1_adjust[4]
           ? {{16{data_update_8[31] & signed_shift}}, data_update_8[31:16]}
           : data_update_8}
      : _GEN_0
          ? {vs1_adjust[51]
               ? {{8{data_update_24[15] & signed_shift}}, data_update_24[15:8]}
               : data_update_24,
             vs1_adjust[35]
               ? {{8{data_update_21[15] & signed_shift}}, data_update_21[15:8]}
               : data_update_21,
             vs1_adjust[19]
               ? {{8{data_update_18[15] & signed_shift}}, data_update_18[15:8]}
               : data_update_18,
             vs1_adjust[3]
               ? {{8{data_update_15[15] & signed_shift}}, data_update_15[15:8]}
               : data_update_15}
          : _GEN_1
              ? {vs1_adjust[58]
                   ? {{4{data_update_40[7] & signed_shift}}, data_update_40[7:4]}
                   : data_update_40,
                 vs1_adjust[50]
                   ? {{4{data_update_38[7] & signed_shift}}, data_update_38[7:4]}
                   : data_update_38,
                 vs1_adjust[42]
                   ? {{4{data_update_36[7] & signed_shift}}, data_update_36[7:4]}
                   : data_update_36,
                 vs1_adjust[34]
                   ? {{4{data_update_34[7] & signed_shift}}, data_update_34[7:4]}
                   : data_update_34,
                 vs1_adjust[26]
                   ? {{4{data_update_32[7] & signed_shift}}, data_update_32[7:4]}
                   : data_update_32,
                 vs1_adjust[18]
                   ? {{4{data_update_30[7] & signed_shift}}, data_update_30[7:4]}
                   : data_update_30,
                 vs1_adjust[10]
                   ? {{4{data_update_28[7] & signed_shift}}, data_update_28[7:4]}
                   : data_update_28,
                 vs1_adjust[2]
                   ? {{4{data_update_26[7] & signed_shift}}, data_update_26[7:4]}
                   : data_update_26}
              : vs1_adjust[5]
                  ? {{32{data_update_4[63] & signed_shift}}, data_update_4[63:32]}
                  : data_update_4;
  wire [7:0]  vmask_adjust =
    (_eewVd_sew_oneHot_T ? io_vmask : 8'h0)
    | (_eewVd_sew_oneHot_T_1
         ? {{2{io_vmask[3]}}, {2{io_vmask[2]}}, {2{io_vmask[1]}}, {2{io_vmask[0]}}}
         : 8'h0) | (_eewVd_sew_oneHot_T_2 ? {{4{io_vmask[1]}}, {4{io_vmask[0]}}} : 8'h0)
    | {8{(&(io_vdType[1:0])) & io_vmask[0]}};
  wire        _io_vd_T_28 = io_opcode_op == 6'h2E;
  wire        _io_vd_T_30 = io_opcode_op == 6'h30;
  wire        _io_vd_T_31 = io_opcode_op == 6'h31;
  wire        _io_vd_T_33 = io_opcode_op == 6'h32;
  wire [63:0] _GEN_2 =
    (_io_vd_T_30 & _eewVd_sew_oneHot_T
       ? {io_vs2[56],
          io_vs2[57],
          io_vs2[58],
          io_vs2[59],
          io_vs2[60],
          io_vs2[61],
          io_vs2[62],
          io_vs2[63],
          io_vs2[48],
          io_vs2[49],
          io_vs2[50],
          io_vs2[51],
          io_vs2[52],
          io_vs2[53],
          io_vs2[54],
          io_vs2[55],
          io_vs2[40],
          io_vs2[41],
          io_vs2[42],
          io_vs2[43],
          io_vs2[44],
          io_vs2[45],
          io_vs2[46],
          io_vs2[47],
          io_vs2[32],
          io_vs2[33],
          io_vs2[34],
          io_vs2[35],
          io_vs2[36],
          io_vs2[37],
          io_vs2[38],
          io_vs2[39],
          io_vs2[24],
          io_vs2[25],
          io_vs2[26],
          io_vs2[27],
          io_vs2[28],
          io_vs2[29],
          io_vs2[30],
          io_vs2[31],
          io_vs2[16],
          io_vs2[17],
          io_vs2[18],
          io_vs2[19],
          io_vs2[20],
          io_vs2[21],
          io_vs2[22],
          io_vs2[23],
          io_vs2[8],
          io_vs2[9],
          io_vs2[10],
          io_vs2[11],
          io_vs2[12],
          io_vs2[13],
          io_vs2[14],
          io_vs2[15],
          io_vs2[0],
          io_vs2[1],
          io_vs2[2],
          io_vs2[3],
          io_vs2[4],
          io_vs2[5],
          io_vs2[6],
          io_vs2[7]}
       : 64'h0)
    | (_io_vd_T_30 & _eewVd_sew_oneHot_T_1
         ? {io_vs2[48],
            io_vs2[49],
            io_vs2[50],
            io_vs2[51],
            io_vs2[52],
            io_vs2[53],
            io_vs2[54],
            io_vs2[55],
            io_vs2[56],
            io_vs2[57],
            io_vs2[58],
            io_vs2[59],
            io_vs2[60],
            io_vs2[61],
            io_vs2[62],
            io_vs2[63],
            io_vs2[32],
            io_vs2[33],
            io_vs2[34],
            io_vs2[35],
            io_vs2[36],
            io_vs2[37],
            io_vs2[38],
            io_vs2[39],
            io_vs2[40],
            io_vs2[41],
            io_vs2[42],
            io_vs2[43],
            io_vs2[44],
            io_vs2[45],
            io_vs2[46],
            io_vs2[47],
            io_vs2[16],
            io_vs2[17],
            io_vs2[18],
            io_vs2[19],
            io_vs2[20],
            io_vs2[21],
            io_vs2[22],
            io_vs2[23],
            io_vs2[24],
            io_vs2[25],
            io_vs2[26],
            io_vs2[27],
            io_vs2[28],
            io_vs2[29],
            io_vs2[30],
            io_vs2[31],
            io_vs2[0],
            io_vs2[1],
            io_vs2[2],
            io_vs2[3],
            io_vs2[4],
            io_vs2[5],
            io_vs2[6],
            io_vs2[7],
            io_vs2[8],
            io_vs2[9],
            io_vs2[10],
            io_vs2[11],
            io_vs2[12],
            io_vs2[13],
            io_vs2[14],
            io_vs2[15]}
         : 64'h0)
    | (_io_vd_T_30 & _eewVd_sew_oneHot_T_2
         ? {io_vs2[32],
            io_vs2[33],
            io_vs2[34],
            io_vs2[35],
            io_vs2[36],
            io_vs2[37],
            io_vs2[38],
            io_vs2[39],
            io_vs2[40],
            io_vs2[41],
            io_vs2[42],
            io_vs2[43],
            io_vs2[44],
            io_vs2[45],
            io_vs2[46],
            io_vs2[47],
            io_vs2[48],
            io_vs2[49],
            io_vs2[50],
            io_vs2[51],
            io_vs2[52],
            io_vs2[53],
            io_vs2[54],
            io_vs2[55],
            io_vs2[56],
            io_vs2[57],
            io_vs2[58],
            io_vs2[59],
            io_vs2[60],
            io_vs2[61],
            io_vs2[62],
            io_vs2[63],
            io_vs2[0],
            io_vs2[1],
            io_vs2[2],
            io_vs2[3],
            io_vs2[4],
            io_vs2[5],
            io_vs2[6],
            io_vs2[7],
            io_vs2[8],
            io_vs2[9],
            io_vs2[10],
            io_vs2[11],
            io_vs2[12],
            io_vs2[13],
            io_vs2[14],
            io_vs2[15],
            io_vs2[16],
            io_vs2[17],
            io_vs2[18],
            io_vs2[19],
            io_vs2[20],
            io_vs2[21],
            io_vs2[22],
            io_vs2[23],
            io_vs2[24],
            io_vs2[25],
            io_vs2[26],
            io_vs2[27],
            io_vs2[28],
            io_vs2[29],
            io_vs2[30],
            io_vs2[31]}
         : 64'h0)
    | (_io_vd_T_30 & (&(io_vdType[1:0]))
         ? {io_vs2[0],
            io_vs2[1],
            io_vs2[2],
            io_vs2[3],
            io_vs2[4],
            io_vs2[5],
            io_vs2[6],
            io_vs2[7],
            io_vs2[8],
            io_vs2[9],
            io_vs2[10],
            io_vs2[11],
            io_vs2[12],
            io_vs2[13],
            io_vs2[14],
            io_vs2[15],
            io_vs2[16],
            io_vs2[17],
            io_vs2[18],
            io_vs2[19],
            io_vs2[20],
            io_vs2[21],
            io_vs2[22],
            io_vs2[23],
            io_vs2[24],
            io_vs2[25],
            io_vs2[26],
            io_vs2[27],
            io_vs2[28],
            io_vs2[29],
            io_vs2[30],
            io_vs2[31],
            io_vs2[32],
            io_vs2[33],
            io_vs2[34],
            io_vs2[35],
            io_vs2[36],
            io_vs2[37],
            io_vs2[38],
            io_vs2[39],
            io_vs2[40],
            io_vs2[41],
            io_vs2[42],
            io_vs2[43],
            io_vs2[44],
            io_vs2[45],
            io_vs2[46],
            io_vs2[47],
            io_vs2[48],
            io_vs2[49],
            io_vs2[50],
            io_vs2[51],
            io_vs2[52],
            io_vs2[53],
            io_vs2[54],
            io_vs2[55],
            io_vs2[56],
            io_vs2[57],
            io_vs2[58],
            io_vs2[59],
            io_vs2[60],
            io_vs2[61],
            io_vs2[62],
            io_vs2[63]}
         : 64'h0);
  wire        _io_vd_T_35 = io_opcode_op == 6'h33;
  wire        _io_vd_T_38 = io_opcode_op == 6'h27;
  wire [3:0]  _cnt8_0_T_23 =
    _io_vd_T_38
      ? 4'({1'h0,
            3'({1'h0, 2'({1'h0, io_vs2[0]} + {1'h0, io_vs2[1]})}
               + {1'h0, 2'({1'h0, io_vs2[2]} + {1'h0, io_vs2[3]})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, io_vs2[4]} + {1'h0, io_vs2[5]})}
                 + {1'h0, 2'({1'h0, io_vs2[6]} + {1'h0, io_vs2[7]})})})
      : _cnt8_0_clz_io_out;
  wire [3:0]  _cnt8_1_T_23 =
    _io_vd_T_38
      ? 4'({1'h0,
            3'({1'h0, 2'({1'h0, io_vs2[8]} + {1'h0, io_vs2[9]})}
               + {1'h0, 2'({1'h0, io_vs2[10]} + {1'h0, io_vs2[11]})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, io_vs2[12]} + {1'h0, io_vs2[13]})}
                 + {1'h0, 2'({1'h0, io_vs2[14]} + {1'h0, io_vs2[15]})})})
      : _cnt8_1_clz_io_out;
  wire [3:0]  _cnt8_2_T_23 =
    _io_vd_T_38
      ? 4'({1'h0,
            3'({1'h0, 2'({1'h0, io_vs2[16]} + {1'h0, io_vs2[17]})}
               + {1'h0, 2'({1'h0, io_vs2[18]} + {1'h0, io_vs2[19]})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, io_vs2[20]} + {1'h0, io_vs2[21]})}
                 + {1'h0, 2'({1'h0, io_vs2[22]} + {1'h0, io_vs2[23]})})})
      : _cnt8_2_clz_io_out;
  wire [3:0]  _cnt8_3_T_23 =
    _io_vd_T_38
      ? 4'({1'h0,
            3'({1'h0, 2'({1'h0, io_vs2[24]} + {1'h0, io_vs2[25]})}
               + {1'h0, 2'({1'h0, io_vs2[26]} + {1'h0, io_vs2[27]})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, io_vs2[28]} + {1'h0, io_vs2[29]})}
                 + {1'h0, 2'({1'h0, io_vs2[30]} + {1'h0, io_vs2[31]})})})
      : _cnt8_3_clz_io_out;
  wire [4:0]  _cnt8_4_T_23 =
    _io_vd_T_38
      ? {1'h0,
         4'({1'h0,
             3'({1'h0, 2'({1'h0, io_vs2[32]} + {1'h0, io_vs2[33]})}
                + {1'h0, 2'({1'h0, io_vs2[34]} + {1'h0, io_vs2[35]})})}
            + {1'h0,
               3'({1'h0, 2'({1'h0, io_vs2[36]} + {1'h0, io_vs2[37]})}
                  + {1'h0, 2'({1'h0, io_vs2[38]} + {1'h0, io_vs2[39]})})})}
      : _cnt16_0_tmp_clz_io_out;
  wire [4:0]  _cnt8_5_T_23 =
    _io_vd_T_38
      ? {1'h0,
         4'({1'h0,
             3'({1'h0, 2'({1'h0, io_vs2[40]} + {1'h0, io_vs2[41]})}
                + {1'h0, 2'({1'h0, io_vs2[42]} + {1'h0, io_vs2[43]})})}
            + {1'h0,
               3'({1'h0, 2'({1'h0, io_vs2[44]} + {1'h0, io_vs2[45]})}
                  + {1'h0, 2'({1'h0, io_vs2[46]} + {1'h0, io_vs2[47]})})})}
      : _cnt16_1_tmp_clz_io_out;
  wire [5:0]  _cnt8_6_T_23 =
    _io_vd_T_38
      ? {2'h0,
         4'({1'h0,
             3'({1'h0, 2'({1'h0, io_vs2[48]} + {1'h0, io_vs2[49]})}
                + {1'h0, 2'({1'h0, io_vs2[50]} + {1'h0, io_vs2[51]})})}
            + {1'h0,
               3'({1'h0, 2'({1'h0, io_vs2[52]} + {1'h0, io_vs2[53]})}
                  + {1'h0, 2'({1'h0, io_vs2[54]} + {1'h0, io_vs2[55]})})})}
      : _cnt32_tmp_clz_io_out;
  wire [6:0]  _cnt8_7_T_23 =
    _io_vd_T_38
      ? {3'h0,
         4'({1'h0,
             3'({1'h0, 2'({1'h0, io_vs2[56]} + {1'h0, io_vs2[57]})}
                + {1'h0, 2'({1'h0, io_vs2[58]} + {1'h0, io_vs2[59]})})}
            + {1'h0,
               3'({1'h0, 2'({1'h0, io_vs2[60]} + {1'h0, io_vs2[61]})}
                  + {1'h0, 2'({1'h0, io_vs2[62]} + {1'h0, io_vs2[63]})})})}
      : _cnt64_tmp_clz_io_out;
  wire [4:0]  _pop_16_0_T = 5'({1'h0, _cnt8_0_T_23} + {1'h0, _cnt8_1_T_23});
  wire [4:0]  _pop_16_1_T = 5'({1'h0, _cnt8_2_T_23} + {1'h0, _cnt8_3_T_23});
  wire [4:0]  _pop_16_3_T = 5'(_cnt8_6_T_23[4:0] + _cnt8_7_T_23[4:0]);
  wire [5:0]  pop_32_0 = 6'({1'h0, _pop_16_0_T} + {1'h0, _pop_16_1_T});
  wire [5:0]  _GEN_3 = {1'h0, 5'(_cnt8_4_T_23 + _cnt8_5_T_23)};
  wire [6:0]  _GEN_4 = {1'h0, 6'(_GEN_3 + {1'h0, _pop_16_3_T})};
  wire        _io_vd_T_36 = io_opcode_op == 6'h34;
  wire [2:0]  _vroShift8_neg_0_T_2 = 3'(~(io_vs1[2:0]) + 3'h1);
  wire [2:0]  _vroShift8_neg_1_T_2 = 3'(~(io_vs1[10:8]) + 3'h1);
  wire [2:0]  _vroShift8_neg_2_T_2 = 3'(~(io_vs1[18:16]) + 3'h1);
  wire [2:0]  _vroShift8_neg_3_T_2 = 3'(~(io_vs1[26:24]) + 3'h1);
  wire [2:0]  _vroShift8_neg_4_T_2 = 3'(~(io_vs1[34:32]) + 3'h1);
  wire [2:0]  _vroShift8_neg_5_T_2 = 3'(~(io_vs1[42:40]) + 3'h1);
  wire [2:0]  _vroShift8_neg_6_T_2 = 3'(~(io_vs1[50:48]) + 3'h1);
  wire [2:0]  _vroShift8_neg_7_T_2 = 3'(~(io_vs1[58:56]) + 3'h1);
  wire [3:0]  _vroShift16_neg_0_T_2 = 4'(~(io_vs1[3:0]) + 4'h1);
  wire [3:0]  _vroShift16_neg_1_T_2 = 4'(~(io_vs1[19:16]) + 4'h1);
  wire [3:0]  _vroShift16_neg_2_T_2 = 4'(~(io_vs1[35:32]) + 4'h1);
  wire [3:0]  _vroShift16_neg_3_T_2 = 4'(~(io_vs1[51:48]) + 4'h1);
  wire [4:0]  _vroShift32_neg_0_T_2 = 5'(~(io_vs1[4:0]) + 5'h1);
  wire [4:0]  _vroShift32_neg_1_T_2 = 5'(~(io_vs1[36:32]) + 5'h1);
  wire [5:0]  _vroShift64_neg_0_T_2 = 6'(~(io_vs1[5:0]) + 6'h1);
  wire        _io_vd_T_40 = io_opcode_op == 6'h35;
  wire        _io_vd_T_41 = io_opcode_op == 6'h36;
  wire [7:0]  vroResult_8_tmp_0_data_update =
    io_vs1[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7]};
  wire [7:0]  vroResult_8_tmp_0_data_update_1 =
    io_vs1[1]
      ? {{2{vroResult_8_tmp_0_data_update[7] & signed_shift}},
         vroResult_8_tmp_0_data_update[7:2]}
      : vroResult_8_tmp_0_data_update;
  wire [7:0]  vroResult_8_tmp_0_data_update_2 =
    io_vs1[2]
      ? {{4{vroResult_8_tmp_0_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_0_data_update_1[7:4]}
      : vroResult_8_tmp_0_data_update_1;
  wire [7:0]  vroResult_8_tmp_0_data_update_3 =
    _vroShift8_neg_0_T_2[0] ? {io_vs2[7] & signed_shift, io_vs2[7:1]} : io_vs2[7:0];
  wire [7:0]  vroResult_8_tmp_0_data_update_4 =
    _vroShift8_neg_0_T_2[1]
      ? {{2{vroResult_8_tmp_0_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_0_data_update_3[7:2]}
      : vroResult_8_tmp_0_data_update_3;
  wire [7:0]  vroResult_8_tmp_0_data_update_6 =
    _vroShift8_neg_0_T_2[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7]};
  wire [7:0]  vroResult_8_tmp_0_data_update_7 =
    _vroShift8_neg_0_T_2[1]
      ? {{2{vroResult_8_tmp_0_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_0_data_update_6[7:2]}
      : vroResult_8_tmp_0_data_update_6;
  wire [7:0]  vroResult_8_tmp_0_data_update_8 =
    _vroShift8_neg_0_T_2[2]
      ? {{4{vroResult_8_tmp_0_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_0_data_update_7[7:4]}
      : vroResult_8_tmp_0_data_update_7;
  wire [7:0]  vroResult_8_tmp_0_data_update_9 =
    io_vs1[0] ? {io_vs2[7] & signed_shift, io_vs2[7:1]} : io_vs2[7:0];
  wire [7:0]  vroResult_8_tmp_0_data_update_10 =
    io_vs1[1]
      ? {{2{vroResult_8_tmp_0_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_0_data_update_9[7:2]}
      : vroResult_8_tmp_0_data_update_9;
  wire [7:0]  vroResult_8_tmp_1_data_update =
    io_vs1[8]
      ? {io_vs2[8] & signed_shift,
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14]}
      : {io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15]};
  wire [7:0]  vroResult_8_tmp_1_data_update_1 =
    io_vs1[9]
      ? {{2{vroResult_8_tmp_1_data_update[7] & signed_shift}},
         vroResult_8_tmp_1_data_update[7:2]}
      : vroResult_8_tmp_1_data_update;
  wire [7:0]  vroResult_8_tmp_1_data_update_2 =
    io_vs1[10]
      ? {{4{vroResult_8_tmp_1_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_1_data_update_1[7:4]}
      : vroResult_8_tmp_1_data_update_1;
  wire [7:0]  vroResult_8_tmp_1_data_update_3 =
    _vroShift8_neg_1_T_2[0] ? {io_vs2[15] & signed_shift, io_vs2[15:9]} : io_vs2[15:8];
  wire [7:0]  vroResult_8_tmp_1_data_update_4 =
    _vroShift8_neg_1_T_2[1]
      ? {{2{vroResult_8_tmp_1_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_1_data_update_3[7:2]}
      : vroResult_8_tmp_1_data_update_3;
  wire [7:0]  vroResult_8_tmp_1_data_update_6 =
    _vroShift8_neg_1_T_2[0]
      ? {io_vs2[8] & signed_shift,
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14]}
      : {io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15]};
  wire [7:0]  vroResult_8_tmp_1_data_update_7 =
    _vroShift8_neg_1_T_2[1]
      ? {{2{vroResult_8_tmp_1_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_1_data_update_6[7:2]}
      : vroResult_8_tmp_1_data_update_6;
  wire [7:0]  vroResult_8_tmp_1_data_update_8 =
    _vroShift8_neg_1_T_2[2]
      ? {{4{vroResult_8_tmp_1_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_1_data_update_7[7:4]}
      : vroResult_8_tmp_1_data_update_7;
  wire [7:0]  vroResult_8_tmp_1_data_update_9 =
    io_vs1[8] ? {io_vs2[15] & signed_shift, io_vs2[15:9]} : io_vs2[15:8];
  wire [7:0]  vroResult_8_tmp_1_data_update_10 =
    io_vs1[9]
      ? {{2{vroResult_8_tmp_1_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_1_data_update_9[7:2]}
      : vroResult_8_tmp_1_data_update_9;
  wire [7:0]  vroResult_8_tmp_2_data_update =
    io_vs1[16]
      ? {io_vs2[16] & signed_shift,
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22]}
      : {io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23]};
  wire [7:0]  vroResult_8_tmp_2_data_update_1 =
    io_vs1[17]
      ? {{2{vroResult_8_tmp_2_data_update[7] & signed_shift}},
         vroResult_8_tmp_2_data_update[7:2]}
      : vroResult_8_tmp_2_data_update;
  wire [7:0]  vroResult_8_tmp_2_data_update_2 =
    io_vs1[18]
      ? {{4{vroResult_8_tmp_2_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_2_data_update_1[7:4]}
      : vroResult_8_tmp_2_data_update_1;
  wire [7:0]  vroResult_8_tmp_2_data_update_3 =
    _vroShift8_neg_2_T_2[0] ? {io_vs2[23] & signed_shift, io_vs2[23:17]} : io_vs2[23:16];
  wire [7:0]  vroResult_8_tmp_2_data_update_4 =
    _vroShift8_neg_2_T_2[1]
      ? {{2{vroResult_8_tmp_2_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_2_data_update_3[7:2]}
      : vroResult_8_tmp_2_data_update_3;
  wire [7:0]  vroResult_8_tmp_2_data_update_6 =
    _vroShift8_neg_2_T_2[0]
      ? {io_vs2[16] & signed_shift,
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22]}
      : {io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23]};
  wire [7:0]  vroResult_8_tmp_2_data_update_7 =
    _vroShift8_neg_2_T_2[1]
      ? {{2{vroResult_8_tmp_2_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_2_data_update_6[7:2]}
      : vroResult_8_tmp_2_data_update_6;
  wire [7:0]  vroResult_8_tmp_2_data_update_8 =
    _vroShift8_neg_2_T_2[2]
      ? {{4{vroResult_8_tmp_2_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_2_data_update_7[7:4]}
      : vroResult_8_tmp_2_data_update_7;
  wire [7:0]  vroResult_8_tmp_2_data_update_9 =
    io_vs1[16] ? {io_vs2[23] & signed_shift, io_vs2[23:17]} : io_vs2[23:16];
  wire [7:0]  vroResult_8_tmp_2_data_update_10 =
    io_vs1[17]
      ? {{2{vroResult_8_tmp_2_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_2_data_update_9[7:2]}
      : vroResult_8_tmp_2_data_update_9;
  wire [7:0]  vroResult_8_tmp_3_data_update =
    io_vs1[24]
      ? {io_vs2[24] & signed_shift,
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [7:0]  vroResult_8_tmp_3_data_update_1 =
    io_vs1[25]
      ? {{2{vroResult_8_tmp_3_data_update[7] & signed_shift}},
         vroResult_8_tmp_3_data_update[7:2]}
      : vroResult_8_tmp_3_data_update;
  wire [7:0]  vroResult_8_tmp_3_data_update_2 =
    io_vs1[26]
      ? {{4{vroResult_8_tmp_3_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_3_data_update_1[7:4]}
      : vroResult_8_tmp_3_data_update_1;
  wire [7:0]  vroResult_8_tmp_3_data_update_3 =
    _vroShift8_neg_3_T_2[0] ? {io_vs2[31] & signed_shift, io_vs2[31:25]} : io_vs2[31:24];
  wire [7:0]  vroResult_8_tmp_3_data_update_4 =
    _vroShift8_neg_3_T_2[1]
      ? {{2{vroResult_8_tmp_3_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_3_data_update_3[7:2]}
      : vroResult_8_tmp_3_data_update_3;
  wire [7:0]  vroResult_8_tmp_3_data_update_6 =
    _vroShift8_neg_3_T_2[0]
      ? {io_vs2[24] & signed_shift,
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [7:0]  vroResult_8_tmp_3_data_update_7 =
    _vroShift8_neg_3_T_2[1]
      ? {{2{vroResult_8_tmp_3_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_3_data_update_6[7:2]}
      : vroResult_8_tmp_3_data_update_6;
  wire [7:0]  vroResult_8_tmp_3_data_update_8 =
    _vroShift8_neg_3_T_2[2]
      ? {{4{vroResult_8_tmp_3_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_3_data_update_7[7:4]}
      : vroResult_8_tmp_3_data_update_7;
  wire [7:0]  vroResult_8_tmp_3_data_update_9 =
    io_vs1[24] ? {io_vs2[31] & signed_shift, io_vs2[31:25]} : io_vs2[31:24];
  wire [7:0]  vroResult_8_tmp_3_data_update_10 =
    io_vs1[25]
      ? {{2{vroResult_8_tmp_3_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_3_data_update_9[7:2]}
      : vroResult_8_tmp_3_data_update_9;
  wire [7:0]  vroResult_8_tmp_4_data_update =
    io_vs1[32]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39]};
  wire [7:0]  vroResult_8_tmp_4_data_update_1 =
    io_vs1[33]
      ? {{2{vroResult_8_tmp_4_data_update[7] & signed_shift}},
         vroResult_8_tmp_4_data_update[7:2]}
      : vroResult_8_tmp_4_data_update;
  wire [7:0]  vroResult_8_tmp_4_data_update_2 =
    io_vs1[34]
      ? {{4{vroResult_8_tmp_4_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_4_data_update_1[7:4]}
      : vroResult_8_tmp_4_data_update_1;
  wire [7:0]  vroResult_8_tmp_4_data_update_3 =
    _vroShift8_neg_4_T_2[0] ? {io_vs2[39] & signed_shift, io_vs2[39:33]} : io_vs2[39:32];
  wire [7:0]  vroResult_8_tmp_4_data_update_4 =
    _vroShift8_neg_4_T_2[1]
      ? {{2{vroResult_8_tmp_4_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_4_data_update_3[7:2]}
      : vroResult_8_tmp_4_data_update_3;
  wire [7:0]  vroResult_8_tmp_4_data_update_6 =
    _vroShift8_neg_4_T_2[0]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39]};
  wire [7:0]  vroResult_8_tmp_4_data_update_7 =
    _vroShift8_neg_4_T_2[1]
      ? {{2{vroResult_8_tmp_4_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_4_data_update_6[7:2]}
      : vroResult_8_tmp_4_data_update_6;
  wire [7:0]  vroResult_8_tmp_4_data_update_8 =
    _vroShift8_neg_4_T_2[2]
      ? {{4{vroResult_8_tmp_4_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_4_data_update_7[7:4]}
      : vroResult_8_tmp_4_data_update_7;
  wire [7:0]  vroResult_8_tmp_4_data_update_9 =
    io_vs1[32] ? {io_vs2[39] & signed_shift, io_vs2[39:33]} : io_vs2[39:32];
  wire [7:0]  vroResult_8_tmp_4_data_update_10 =
    io_vs1[33]
      ? {{2{vroResult_8_tmp_4_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_4_data_update_9[7:2]}
      : vroResult_8_tmp_4_data_update_9;
  wire [7:0]  vroResult_8_tmp_5_data_update =
    io_vs1[40]
      ? {io_vs2[40] & signed_shift,
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46]}
      : {io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47]};
  wire [7:0]  vroResult_8_tmp_5_data_update_1 =
    io_vs1[41]
      ? {{2{vroResult_8_tmp_5_data_update[7] & signed_shift}},
         vroResult_8_tmp_5_data_update[7:2]}
      : vroResult_8_tmp_5_data_update;
  wire [7:0]  vroResult_8_tmp_5_data_update_2 =
    io_vs1[42]
      ? {{4{vroResult_8_tmp_5_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_5_data_update_1[7:4]}
      : vroResult_8_tmp_5_data_update_1;
  wire [7:0]  vroResult_8_tmp_5_data_update_3 =
    _vroShift8_neg_5_T_2[0] ? {io_vs2[47] & signed_shift, io_vs2[47:41]} : io_vs2[47:40];
  wire [7:0]  vroResult_8_tmp_5_data_update_4 =
    _vroShift8_neg_5_T_2[1]
      ? {{2{vroResult_8_tmp_5_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_5_data_update_3[7:2]}
      : vroResult_8_tmp_5_data_update_3;
  wire [7:0]  vroResult_8_tmp_5_data_update_6 =
    _vroShift8_neg_5_T_2[0]
      ? {io_vs2[40] & signed_shift,
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46]}
      : {io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47]};
  wire [7:0]  vroResult_8_tmp_5_data_update_7 =
    _vroShift8_neg_5_T_2[1]
      ? {{2{vroResult_8_tmp_5_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_5_data_update_6[7:2]}
      : vroResult_8_tmp_5_data_update_6;
  wire [7:0]  vroResult_8_tmp_5_data_update_8 =
    _vroShift8_neg_5_T_2[2]
      ? {{4{vroResult_8_tmp_5_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_5_data_update_7[7:4]}
      : vroResult_8_tmp_5_data_update_7;
  wire [7:0]  vroResult_8_tmp_5_data_update_9 =
    io_vs1[40] ? {io_vs2[47] & signed_shift, io_vs2[47:41]} : io_vs2[47:40];
  wire [7:0]  vroResult_8_tmp_5_data_update_10 =
    io_vs1[41]
      ? {{2{vroResult_8_tmp_5_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_5_data_update_9[7:2]}
      : vroResult_8_tmp_5_data_update_9;
  wire [7:0]  vroResult_8_tmp_6_data_update =
    io_vs1[48]
      ? {io_vs2[48] & signed_shift,
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54]}
      : {io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55]};
  wire [7:0]  vroResult_8_tmp_6_data_update_1 =
    io_vs1[49]
      ? {{2{vroResult_8_tmp_6_data_update[7] & signed_shift}},
         vroResult_8_tmp_6_data_update[7:2]}
      : vroResult_8_tmp_6_data_update;
  wire [7:0]  vroResult_8_tmp_6_data_update_2 =
    io_vs1[50]
      ? {{4{vroResult_8_tmp_6_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_6_data_update_1[7:4]}
      : vroResult_8_tmp_6_data_update_1;
  wire [7:0]  vroResult_8_tmp_6_data_update_3 =
    _vroShift8_neg_6_T_2[0] ? {io_vs2[55] & signed_shift, io_vs2[55:49]} : io_vs2[55:48];
  wire [7:0]  vroResult_8_tmp_6_data_update_4 =
    _vroShift8_neg_6_T_2[1]
      ? {{2{vroResult_8_tmp_6_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_6_data_update_3[7:2]}
      : vroResult_8_tmp_6_data_update_3;
  wire [7:0]  vroResult_8_tmp_6_data_update_6 =
    _vroShift8_neg_6_T_2[0]
      ? {io_vs2[48] & signed_shift,
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54]}
      : {io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55]};
  wire [7:0]  vroResult_8_tmp_6_data_update_7 =
    _vroShift8_neg_6_T_2[1]
      ? {{2{vroResult_8_tmp_6_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_6_data_update_6[7:2]}
      : vroResult_8_tmp_6_data_update_6;
  wire [7:0]  vroResult_8_tmp_6_data_update_8 =
    _vroShift8_neg_6_T_2[2]
      ? {{4{vroResult_8_tmp_6_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_6_data_update_7[7:4]}
      : vroResult_8_tmp_6_data_update_7;
  wire [7:0]  vroResult_8_tmp_6_data_update_9 =
    io_vs1[48] ? {io_vs2[55] & signed_shift, io_vs2[55:49]} : io_vs2[55:48];
  wire [7:0]  vroResult_8_tmp_6_data_update_10 =
    io_vs1[49]
      ? {{2{vroResult_8_tmp_6_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_6_data_update_9[7:2]}
      : vroResult_8_tmp_6_data_update_9;
  wire [7:0]  vroResult_8_tmp_7_data_update =
    io_vs1[56]
      ? {io_vs2[56] & signed_shift,
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [7:0]  vroResult_8_tmp_7_data_update_1 =
    io_vs1[57]
      ? {{2{vroResult_8_tmp_7_data_update[7] & signed_shift}},
         vroResult_8_tmp_7_data_update[7:2]}
      : vroResult_8_tmp_7_data_update;
  wire [7:0]  vroResult_8_tmp_7_data_update_2 =
    io_vs1[58]
      ? {{4{vroResult_8_tmp_7_data_update_1[7] & signed_shift}},
         vroResult_8_tmp_7_data_update_1[7:4]}
      : vroResult_8_tmp_7_data_update_1;
  wire [7:0]  vroResult_8_tmp_7_data_update_3 =
    _vroShift8_neg_7_T_2[0] ? {io_vs2[63] & signed_shift, io_vs2[63:57]} : io_vs2[63:56];
  wire [7:0]  vroResult_8_tmp_7_data_update_4 =
    _vroShift8_neg_7_T_2[1]
      ? {{2{vroResult_8_tmp_7_data_update_3[7] & signed_shift}},
         vroResult_8_tmp_7_data_update_3[7:2]}
      : vroResult_8_tmp_7_data_update_3;
  wire [7:0]  vroResult_8_tmp_7_data_update_6 =
    _vroShift8_neg_7_T_2[0]
      ? {io_vs2[56] & signed_shift,
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [7:0]  vroResult_8_tmp_7_data_update_7 =
    _vroShift8_neg_7_T_2[1]
      ? {{2{vroResult_8_tmp_7_data_update_6[7] & signed_shift}},
         vroResult_8_tmp_7_data_update_6[7:2]}
      : vroResult_8_tmp_7_data_update_6;
  wire [7:0]  vroResult_8_tmp_7_data_update_8 =
    _vroShift8_neg_7_T_2[2]
      ? {{4{vroResult_8_tmp_7_data_update_7[7] & signed_shift}},
         vroResult_8_tmp_7_data_update_7[7:4]}
      : vroResult_8_tmp_7_data_update_7;
  wire [7:0]  vroResult_8_tmp_7_data_update_9 =
    io_vs1[56] ? {io_vs2[63] & signed_shift, io_vs2[63:57]} : io_vs2[63:56];
  wire [7:0]  vroResult_8_tmp_7_data_update_10 =
    io_vs1[57]
      ? {{2{vroResult_8_tmp_7_data_update_9[7] & signed_shift}},
         vroResult_8_tmp_7_data_update_9[7:2]}
      : vroResult_8_tmp_7_data_update_9;
  wire [15:0] vroResult_16_tmp_0_data_update =
    io_vs1[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15]};
  wire [15:0] vroResult_16_tmp_0_data_update_1 =
    io_vs1[1]
      ? {{2{vroResult_16_tmp_0_data_update[15] & signed_shift}},
         vroResult_16_tmp_0_data_update[15:2]}
      : vroResult_16_tmp_0_data_update;
  wire [15:0] vroResult_16_tmp_0_data_update_2 =
    io_vs1[2]
      ? {{4{vroResult_16_tmp_0_data_update_1[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_1[15:4]}
      : vroResult_16_tmp_0_data_update_1;
  wire [15:0] vroResult_16_tmp_0_data_update_3 =
    io_vs1[3]
      ? {{8{vroResult_16_tmp_0_data_update_2[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_2[15:8]}
      : vroResult_16_tmp_0_data_update_2;
  wire [15:0] vroResult_16_tmp_0_data_update_4 =
    _vroShift16_neg_0_T_2[0] ? {io_vs2[15] & signed_shift, io_vs2[15:1]} : io_vs2[15:0];
  wire [15:0] vroResult_16_tmp_0_data_update_5 =
    _vroShift16_neg_0_T_2[1]
      ? {{2{vroResult_16_tmp_0_data_update_4[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_4[15:2]}
      : vroResult_16_tmp_0_data_update_4;
  wire [15:0] vroResult_16_tmp_0_data_update_6 =
    _vroShift16_neg_0_T_2[2]
      ? {{4{vroResult_16_tmp_0_data_update_5[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_5[15:4]}
      : vroResult_16_tmp_0_data_update_5;
  wire [15:0] vroResult_16_tmp_0_data_update_8 =
    _vroShift16_neg_0_T_2[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15]};
  wire [15:0] vroResult_16_tmp_0_data_update_9 =
    _vroShift16_neg_0_T_2[1]
      ? {{2{vroResult_16_tmp_0_data_update_8[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_8[15:2]}
      : vroResult_16_tmp_0_data_update_8;
  wire [15:0] vroResult_16_tmp_0_data_update_10 =
    _vroShift16_neg_0_T_2[2]
      ? {{4{vroResult_16_tmp_0_data_update_9[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_9[15:4]}
      : vroResult_16_tmp_0_data_update_9;
  wire [15:0] vroResult_16_tmp_0_data_update_11 =
    _vroShift16_neg_0_T_2[3]
      ? {{8{vroResult_16_tmp_0_data_update_10[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_10[15:8]}
      : vroResult_16_tmp_0_data_update_10;
  wire [15:0] vroResult_16_tmp_0_data_update_12 =
    io_vs1[0] ? {io_vs2[15] & signed_shift, io_vs2[15:1]} : io_vs2[15:0];
  wire [15:0] vroResult_16_tmp_0_data_update_13 =
    io_vs1[1]
      ? {{2{vroResult_16_tmp_0_data_update_12[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_12[15:2]}
      : vroResult_16_tmp_0_data_update_12;
  wire [15:0] vroResult_16_tmp_0_data_update_14 =
    io_vs1[2]
      ? {{4{vroResult_16_tmp_0_data_update_13[15] & signed_shift}},
         vroResult_16_tmp_0_data_update_13[15:4]}
      : vroResult_16_tmp_0_data_update_13;
  wire [15:0] vroResult_16_tmp_1_data_update =
    io_vs1[16]
      ? {io_vs2[16] & signed_shift,
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [15:0] vroResult_16_tmp_1_data_update_1 =
    io_vs1[17]
      ? {{2{vroResult_16_tmp_1_data_update[15] & signed_shift}},
         vroResult_16_tmp_1_data_update[15:2]}
      : vroResult_16_tmp_1_data_update;
  wire [15:0] vroResult_16_tmp_1_data_update_2 =
    io_vs1[18]
      ? {{4{vroResult_16_tmp_1_data_update_1[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_1[15:4]}
      : vroResult_16_tmp_1_data_update_1;
  wire [15:0] vroResult_16_tmp_1_data_update_3 =
    io_vs1[19]
      ? {{8{vroResult_16_tmp_1_data_update_2[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_2[15:8]}
      : vroResult_16_tmp_1_data_update_2;
  wire [15:0] vroResult_16_tmp_1_data_update_4 =
    _vroShift16_neg_1_T_2[0] ? {io_vs2[31] & signed_shift, io_vs2[31:17]} : io_vs2[31:16];
  wire [15:0] vroResult_16_tmp_1_data_update_5 =
    _vroShift16_neg_1_T_2[1]
      ? {{2{vroResult_16_tmp_1_data_update_4[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_4[15:2]}
      : vroResult_16_tmp_1_data_update_4;
  wire [15:0] vroResult_16_tmp_1_data_update_6 =
    _vroShift16_neg_1_T_2[2]
      ? {{4{vroResult_16_tmp_1_data_update_5[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_5[15:4]}
      : vroResult_16_tmp_1_data_update_5;
  wire [15:0] vroResult_16_tmp_1_data_update_8 =
    _vroShift16_neg_1_T_2[0]
      ? {io_vs2[16] & signed_shift,
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [15:0] vroResult_16_tmp_1_data_update_9 =
    _vroShift16_neg_1_T_2[1]
      ? {{2{vroResult_16_tmp_1_data_update_8[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_8[15:2]}
      : vroResult_16_tmp_1_data_update_8;
  wire [15:0] vroResult_16_tmp_1_data_update_10 =
    _vroShift16_neg_1_T_2[2]
      ? {{4{vroResult_16_tmp_1_data_update_9[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_9[15:4]}
      : vroResult_16_tmp_1_data_update_9;
  wire [15:0] vroResult_16_tmp_1_data_update_11 =
    _vroShift16_neg_1_T_2[3]
      ? {{8{vroResult_16_tmp_1_data_update_10[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_10[15:8]}
      : vroResult_16_tmp_1_data_update_10;
  wire [15:0] vroResult_16_tmp_1_data_update_12 =
    io_vs1[16] ? {io_vs2[31] & signed_shift, io_vs2[31:17]} : io_vs2[31:16];
  wire [15:0] vroResult_16_tmp_1_data_update_13 =
    io_vs1[17]
      ? {{2{vroResult_16_tmp_1_data_update_12[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_12[15:2]}
      : vroResult_16_tmp_1_data_update_12;
  wire [15:0] vroResult_16_tmp_1_data_update_14 =
    io_vs1[18]
      ? {{4{vroResult_16_tmp_1_data_update_13[15] & signed_shift}},
         vroResult_16_tmp_1_data_update_13[15:4]}
      : vroResult_16_tmp_1_data_update_13;
  wire [15:0] vroResult_16_tmp_2_data_update =
    io_vs1[32]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47]};
  wire [15:0] vroResult_16_tmp_2_data_update_1 =
    io_vs1[33]
      ? {{2{vroResult_16_tmp_2_data_update[15] & signed_shift}},
         vroResult_16_tmp_2_data_update[15:2]}
      : vroResult_16_tmp_2_data_update;
  wire [15:0] vroResult_16_tmp_2_data_update_2 =
    io_vs1[34]
      ? {{4{vroResult_16_tmp_2_data_update_1[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_1[15:4]}
      : vroResult_16_tmp_2_data_update_1;
  wire [15:0] vroResult_16_tmp_2_data_update_3 =
    io_vs1[35]
      ? {{8{vroResult_16_tmp_2_data_update_2[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_2[15:8]}
      : vroResult_16_tmp_2_data_update_2;
  wire [15:0] vroResult_16_tmp_2_data_update_4 =
    _vroShift16_neg_2_T_2[0] ? {io_vs2[47] & signed_shift, io_vs2[47:33]} : io_vs2[47:32];
  wire [15:0] vroResult_16_tmp_2_data_update_5 =
    _vroShift16_neg_2_T_2[1]
      ? {{2{vroResult_16_tmp_2_data_update_4[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_4[15:2]}
      : vroResult_16_tmp_2_data_update_4;
  wire [15:0] vroResult_16_tmp_2_data_update_6 =
    _vroShift16_neg_2_T_2[2]
      ? {{4{vroResult_16_tmp_2_data_update_5[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_5[15:4]}
      : vroResult_16_tmp_2_data_update_5;
  wire [15:0] vroResult_16_tmp_2_data_update_8 =
    _vroShift16_neg_2_T_2[0]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47]};
  wire [15:0] vroResult_16_tmp_2_data_update_9 =
    _vroShift16_neg_2_T_2[1]
      ? {{2{vroResult_16_tmp_2_data_update_8[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_8[15:2]}
      : vroResult_16_tmp_2_data_update_8;
  wire [15:0] vroResult_16_tmp_2_data_update_10 =
    _vroShift16_neg_2_T_2[2]
      ? {{4{vroResult_16_tmp_2_data_update_9[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_9[15:4]}
      : vroResult_16_tmp_2_data_update_9;
  wire [15:0] vroResult_16_tmp_2_data_update_11 =
    _vroShift16_neg_2_T_2[3]
      ? {{8{vroResult_16_tmp_2_data_update_10[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_10[15:8]}
      : vroResult_16_tmp_2_data_update_10;
  wire [15:0] vroResult_16_tmp_2_data_update_12 =
    io_vs1[32] ? {io_vs2[47] & signed_shift, io_vs2[47:33]} : io_vs2[47:32];
  wire [15:0] vroResult_16_tmp_2_data_update_13 =
    io_vs1[33]
      ? {{2{vroResult_16_tmp_2_data_update_12[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_12[15:2]}
      : vroResult_16_tmp_2_data_update_12;
  wire [15:0] vroResult_16_tmp_2_data_update_14 =
    io_vs1[34]
      ? {{4{vroResult_16_tmp_2_data_update_13[15] & signed_shift}},
         vroResult_16_tmp_2_data_update_13[15:4]}
      : vroResult_16_tmp_2_data_update_13;
  wire [15:0] vroResult_16_tmp_3_data_update =
    io_vs1[48]
      ? {io_vs2[48] & signed_shift,
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [15:0] vroResult_16_tmp_3_data_update_1 =
    io_vs1[49]
      ? {{2{vroResult_16_tmp_3_data_update[15] & signed_shift}},
         vroResult_16_tmp_3_data_update[15:2]}
      : vroResult_16_tmp_3_data_update;
  wire [15:0] vroResult_16_tmp_3_data_update_2 =
    io_vs1[50]
      ? {{4{vroResult_16_tmp_3_data_update_1[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_1[15:4]}
      : vroResult_16_tmp_3_data_update_1;
  wire [15:0] vroResult_16_tmp_3_data_update_3 =
    io_vs1[51]
      ? {{8{vroResult_16_tmp_3_data_update_2[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_2[15:8]}
      : vroResult_16_tmp_3_data_update_2;
  wire [15:0] vroResult_16_tmp_3_data_update_4 =
    _vroShift16_neg_3_T_2[0] ? {io_vs2[63] & signed_shift, io_vs2[63:49]} : io_vs2[63:48];
  wire [15:0] vroResult_16_tmp_3_data_update_5 =
    _vroShift16_neg_3_T_2[1]
      ? {{2{vroResult_16_tmp_3_data_update_4[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_4[15:2]}
      : vroResult_16_tmp_3_data_update_4;
  wire [15:0] vroResult_16_tmp_3_data_update_6 =
    _vroShift16_neg_3_T_2[2]
      ? {{4{vroResult_16_tmp_3_data_update_5[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_5[15:4]}
      : vroResult_16_tmp_3_data_update_5;
  wire [15:0] vroResult_16_tmp_3_data_update_8 =
    _vroShift16_neg_3_T_2[0]
      ? {io_vs2[48] & signed_shift,
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [15:0] vroResult_16_tmp_3_data_update_9 =
    _vroShift16_neg_3_T_2[1]
      ? {{2{vroResult_16_tmp_3_data_update_8[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_8[15:2]}
      : vroResult_16_tmp_3_data_update_8;
  wire [15:0] vroResult_16_tmp_3_data_update_10 =
    _vroShift16_neg_3_T_2[2]
      ? {{4{vroResult_16_tmp_3_data_update_9[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_9[15:4]}
      : vroResult_16_tmp_3_data_update_9;
  wire [15:0] vroResult_16_tmp_3_data_update_11 =
    _vroShift16_neg_3_T_2[3]
      ? {{8{vroResult_16_tmp_3_data_update_10[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_10[15:8]}
      : vroResult_16_tmp_3_data_update_10;
  wire [15:0] vroResult_16_tmp_3_data_update_12 =
    io_vs1[48] ? {io_vs2[63] & signed_shift, io_vs2[63:49]} : io_vs2[63:48];
  wire [15:0] vroResult_16_tmp_3_data_update_13 =
    io_vs1[49]
      ? {{2{vroResult_16_tmp_3_data_update_12[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_12[15:2]}
      : vroResult_16_tmp_3_data_update_12;
  wire [15:0] vroResult_16_tmp_3_data_update_14 =
    io_vs1[50]
      ? {{4{vroResult_16_tmp_3_data_update_13[15] & signed_shift}},
         vroResult_16_tmp_3_data_update_13[15:4]}
      : vroResult_16_tmp_3_data_update_13;
  wire [31:0] vroResult_32_tmp_0_data_update =
    io_vs1[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [31:0] vroResult_32_tmp_0_data_update_1 =
    io_vs1[1]
      ? {{2{vroResult_32_tmp_0_data_update[31] & signed_shift}},
         vroResult_32_tmp_0_data_update[31:2]}
      : vroResult_32_tmp_0_data_update;
  wire [31:0] vroResult_32_tmp_0_data_update_2 =
    io_vs1[2]
      ? {{4{vroResult_32_tmp_0_data_update_1[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_1[31:4]}
      : vroResult_32_tmp_0_data_update_1;
  wire [31:0] vroResult_32_tmp_0_data_update_3 =
    io_vs1[3]
      ? {{8{vroResult_32_tmp_0_data_update_2[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_2[31:8]}
      : vroResult_32_tmp_0_data_update_2;
  wire [31:0] vroResult_32_tmp_0_data_update_4 =
    io_vs1[4]
      ? {{16{vroResult_32_tmp_0_data_update_3[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_3[31:16]}
      : vroResult_32_tmp_0_data_update_3;
  wire [31:0] vroResult_32_tmp_0_data_update_5 =
    _vroShift32_neg_0_T_2[0] ? {io_vs2[31] & signed_shift, io_vs2[31:1]} : io_vs2[31:0];
  wire [31:0] vroResult_32_tmp_0_data_update_6 =
    _vroShift32_neg_0_T_2[1]
      ? {{2{vroResult_32_tmp_0_data_update_5[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_5[31:2]}
      : vroResult_32_tmp_0_data_update_5;
  wire [31:0] vroResult_32_tmp_0_data_update_7 =
    _vroShift32_neg_0_T_2[2]
      ? {{4{vroResult_32_tmp_0_data_update_6[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_6[31:4]}
      : vroResult_32_tmp_0_data_update_6;
  wire [31:0] vroResult_32_tmp_0_data_update_8 =
    _vroShift32_neg_0_T_2[3]
      ? {{8{vroResult_32_tmp_0_data_update_7[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_7[31:8]}
      : vroResult_32_tmp_0_data_update_7;
  wire [31:0] vroResult_32_tmp_0_data_update_10 =
    _vroShift32_neg_0_T_2[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31]};
  wire [31:0] vroResult_32_tmp_0_data_update_11 =
    _vroShift32_neg_0_T_2[1]
      ? {{2{vroResult_32_tmp_0_data_update_10[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_10[31:2]}
      : vroResult_32_tmp_0_data_update_10;
  wire [31:0] vroResult_32_tmp_0_data_update_12 =
    _vroShift32_neg_0_T_2[2]
      ? {{4{vroResult_32_tmp_0_data_update_11[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_11[31:4]}
      : vroResult_32_tmp_0_data_update_11;
  wire [31:0] vroResult_32_tmp_0_data_update_13 =
    _vroShift32_neg_0_T_2[3]
      ? {{8{vroResult_32_tmp_0_data_update_12[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_12[31:8]}
      : vroResult_32_tmp_0_data_update_12;
  wire [31:0] vroResult_32_tmp_0_data_update_14 =
    _vroShift32_neg_0_T_2[4]
      ? {{16{vroResult_32_tmp_0_data_update_13[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_13[31:16]}
      : vroResult_32_tmp_0_data_update_13;
  wire [31:0] vroResult_32_tmp_0_data_update_15 =
    io_vs1[0] ? {io_vs2[31] & signed_shift, io_vs2[31:1]} : io_vs2[31:0];
  wire [31:0] vroResult_32_tmp_0_data_update_16 =
    io_vs1[1]
      ? {{2{vroResult_32_tmp_0_data_update_15[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_15[31:2]}
      : vroResult_32_tmp_0_data_update_15;
  wire [31:0] vroResult_32_tmp_0_data_update_17 =
    io_vs1[2]
      ? {{4{vroResult_32_tmp_0_data_update_16[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_16[31:4]}
      : vroResult_32_tmp_0_data_update_16;
  wire [31:0] vroResult_32_tmp_0_data_update_18 =
    io_vs1[3]
      ? {{8{vroResult_32_tmp_0_data_update_17[31] & signed_shift}},
         vroResult_32_tmp_0_data_update_17[31:8]}
      : vroResult_32_tmp_0_data_update_17;
  wire [31:0] vroResult_32_tmp_1_data_update =
    io_vs1[32]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [31:0] vroResult_32_tmp_1_data_update_1 =
    io_vs1[33]
      ? {{2{vroResult_32_tmp_1_data_update[31] & signed_shift}},
         vroResult_32_tmp_1_data_update[31:2]}
      : vroResult_32_tmp_1_data_update;
  wire [31:0] vroResult_32_tmp_1_data_update_2 =
    io_vs1[34]
      ? {{4{vroResult_32_tmp_1_data_update_1[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_1[31:4]}
      : vroResult_32_tmp_1_data_update_1;
  wire [31:0] vroResult_32_tmp_1_data_update_3 =
    io_vs1[35]
      ? {{8{vroResult_32_tmp_1_data_update_2[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_2[31:8]}
      : vroResult_32_tmp_1_data_update_2;
  wire [31:0] vroResult_32_tmp_1_data_update_4 =
    io_vs1[36]
      ? {{16{vroResult_32_tmp_1_data_update_3[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_3[31:16]}
      : vroResult_32_tmp_1_data_update_3;
  wire [31:0] vroResult_32_tmp_1_data_update_5 =
    _vroShift32_neg_1_T_2[0] ? {io_vs2[63] & signed_shift, io_vs2[63:33]} : io_vs2[63:32];
  wire [31:0] vroResult_32_tmp_1_data_update_6 =
    _vroShift32_neg_1_T_2[1]
      ? {{2{vroResult_32_tmp_1_data_update_5[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_5[31:2]}
      : vroResult_32_tmp_1_data_update_5;
  wire [31:0] vroResult_32_tmp_1_data_update_7 =
    _vroShift32_neg_1_T_2[2]
      ? {{4{vroResult_32_tmp_1_data_update_6[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_6[31:4]}
      : vroResult_32_tmp_1_data_update_6;
  wire [31:0] vroResult_32_tmp_1_data_update_8 =
    _vroShift32_neg_1_T_2[3]
      ? {{8{vroResult_32_tmp_1_data_update_7[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_7[31:8]}
      : vroResult_32_tmp_1_data_update_7;
  wire [31:0] vroResult_32_tmp_1_data_update_10 =
    _vroShift32_neg_1_T_2[0]
      ? {io_vs2[32] & signed_shift,
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [31:0] vroResult_32_tmp_1_data_update_11 =
    _vroShift32_neg_1_T_2[1]
      ? {{2{vroResult_32_tmp_1_data_update_10[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_10[31:2]}
      : vroResult_32_tmp_1_data_update_10;
  wire [31:0] vroResult_32_tmp_1_data_update_12 =
    _vroShift32_neg_1_T_2[2]
      ? {{4{vroResult_32_tmp_1_data_update_11[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_11[31:4]}
      : vroResult_32_tmp_1_data_update_11;
  wire [31:0] vroResult_32_tmp_1_data_update_13 =
    _vroShift32_neg_1_T_2[3]
      ? {{8{vroResult_32_tmp_1_data_update_12[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_12[31:8]}
      : vroResult_32_tmp_1_data_update_12;
  wire [31:0] vroResult_32_tmp_1_data_update_14 =
    _vroShift32_neg_1_T_2[4]
      ? {{16{vroResult_32_tmp_1_data_update_13[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_13[31:16]}
      : vroResult_32_tmp_1_data_update_13;
  wire [31:0] vroResult_32_tmp_1_data_update_15 =
    io_vs1[32] ? {io_vs2[63] & signed_shift, io_vs2[63:33]} : io_vs2[63:32];
  wire [31:0] vroResult_32_tmp_1_data_update_16 =
    io_vs1[33]
      ? {{2{vroResult_32_tmp_1_data_update_15[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_15[31:2]}
      : vroResult_32_tmp_1_data_update_15;
  wire [31:0] vroResult_32_tmp_1_data_update_17 =
    io_vs1[34]
      ? {{4{vroResult_32_tmp_1_data_update_16[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_16[31:4]}
      : vroResult_32_tmp_1_data_update_16;
  wire [31:0] vroResult_32_tmp_1_data_update_18 =
    io_vs1[35]
      ? {{8{vroResult_32_tmp_1_data_update_17[31] & signed_shift}},
         vroResult_32_tmp_1_data_update_17[31:8]}
      : vroResult_32_tmp_1_data_update_17;
  wire [63:0] vroResult_64_tmp_0_data_update =
    io_vs1[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31],
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31],
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [63:0] vroResult_64_tmp_0_data_update_1 =
    io_vs1[1]
      ? {{2{vroResult_64_tmp_0_data_update[63] & signed_shift}},
         vroResult_64_tmp_0_data_update[63:2]}
      : vroResult_64_tmp_0_data_update;
  wire [63:0] vroResult_64_tmp_0_data_update_2 =
    io_vs1[2]
      ? {{4{vroResult_64_tmp_0_data_update_1[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_1[63:4]}
      : vroResult_64_tmp_0_data_update_1;
  wire [63:0] vroResult_64_tmp_0_data_update_3 =
    io_vs1[3]
      ? {{8{vroResult_64_tmp_0_data_update_2[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_2[63:8]}
      : vroResult_64_tmp_0_data_update_2;
  wire [63:0] vroResult_64_tmp_0_data_update_4 =
    io_vs1[4]
      ? {{16{vroResult_64_tmp_0_data_update_3[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_3[63:16]}
      : vroResult_64_tmp_0_data_update_3;
  wire [63:0] vroResult_64_tmp_0_data_update_5 =
    io_vs1[5]
      ? {{32{vroResult_64_tmp_0_data_update_4[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_4[63:32]}
      : vroResult_64_tmp_0_data_update_4;
  wire [63:0] vroResult_64_tmp_0_data_update_6 =
    _vroShift64_neg_0_T_2[0] ? {io_vs2[63] & signed_shift, io_vs2[63:1]} : io_vs2;
  wire [63:0] vroResult_64_tmp_0_data_update_7 =
    _vroShift64_neg_0_T_2[1]
      ? {{2{vroResult_64_tmp_0_data_update_6[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_6[63:2]}
      : vroResult_64_tmp_0_data_update_6;
  wire [63:0] vroResult_64_tmp_0_data_update_8 =
    _vroShift64_neg_0_T_2[2]
      ? {{4{vroResult_64_tmp_0_data_update_7[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_7[63:4]}
      : vroResult_64_tmp_0_data_update_7;
  wire [63:0] vroResult_64_tmp_0_data_update_9 =
    _vroShift64_neg_0_T_2[3]
      ? {{8{vroResult_64_tmp_0_data_update_8[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_8[63:8]}
      : vroResult_64_tmp_0_data_update_8;
  wire [63:0] vroResult_64_tmp_0_data_update_10 =
    _vroShift64_neg_0_T_2[4]
      ? {{16{vroResult_64_tmp_0_data_update_9[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_9[63:16]}
      : vroResult_64_tmp_0_data_update_9;
  wire [63:0] vroResult_64_tmp_0_data_update_12 =
    _vroShift64_neg_0_T_2[0]
      ? {io_vs2[0] & signed_shift,
         io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31],
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62]}
      : {io_vs2[0],
         io_vs2[1],
         io_vs2[2],
         io_vs2[3],
         io_vs2[4],
         io_vs2[5],
         io_vs2[6],
         io_vs2[7],
         io_vs2[8],
         io_vs2[9],
         io_vs2[10],
         io_vs2[11],
         io_vs2[12],
         io_vs2[13],
         io_vs2[14],
         io_vs2[15],
         io_vs2[16],
         io_vs2[17],
         io_vs2[18],
         io_vs2[19],
         io_vs2[20],
         io_vs2[21],
         io_vs2[22],
         io_vs2[23],
         io_vs2[24],
         io_vs2[25],
         io_vs2[26],
         io_vs2[27],
         io_vs2[28],
         io_vs2[29],
         io_vs2[30],
         io_vs2[31],
         io_vs2[32],
         io_vs2[33],
         io_vs2[34],
         io_vs2[35],
         io_vs2[36],
         io_vs2[37],
         io_vs2[38],
         io_vs2[39],
         io_vs2[40],
         io_vs2[41],
         io_vs2[42],
         io_vs2[43],
         io_vs2[44],
         io_vs2[45],
         io_vs2[46],
         io_vs2[47],
         io_vs2[48],
         io_vs2[49],
         io_vs2[50],
         io_vs2[51],
         io_vs2[52],
         io_vs2[53],
         io_vs2[54],
         io_vs2[55],
         io_vs2[56],
         io_vs2[57],
         io_vs2[58],
         io_vs2[59],
         io_vs2[60],
         io_vs2[61],
         io_vs2[62],
         io_vs2[63]};
  wire [63:0] vroResult_64_tmp_0_data_update_13 =
    _vroShift64_neg_0_T_2[1]
      ? {{2{vroResult_64_tmp_0_data_update_12[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_12[63:2]}
      : vroResult_64_tmp_0_data_update_12;
  wire [63:0] vroResult_64_tmp_0_data_update_14 =
    _vroShift64_neg_0_T_2[2]
      ? {{4{vroResult_64_tmp_0_data_update_13[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_13[63:4]}
      : vroResult_64_tmp_0_data_update_13;
  wire [63:0] vroResult_64_tmp_0_data_update_15 =
    _vroShift64_neg_0_T_2[3]
      ? {{8{vroResult_64_tmp_0_data_update_14[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_14[63:8]}
      : vroResult_64_tmp_0_data_update_14;
  wire [63:0] vroResult_64_tmp_0_data_update_16 =
    _vroShift64_neg_0_T_2[4]
      ? {{16{vroResult_64_tmp_0_data_update_15[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_15[63:16]}
      : vroResult_64_tmp_0_data_update_15;
  wire [63:0] vroResult_64_tmp_0_data_update_17 =
    _vroShift64_neg_0_T_2[5]
      ? {{32{vroResult_64_tmp_0_data_update_16[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_16[63:32]}
      : vroResult_64_tmp_0_data_update_16;
  wire [63:0] vroResult_64_tmp_0_data_update_18 =
    io_vs1[0] ? {io_vs2[63] & signed_shift, io_vs2[63:1]} : io_vs2;
  wire [63:0] vroResult_64_tmp_0_data_update_19 =
    io_vs1[1]
      ? {{2{vroResult_64_tmp_0_data_update_18[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_18[63:2]}
      : vroResult_64_tmp_0_data_update_18;
  wire [63:0] vroResult_64_tmp_0_data_update_20 =
    io_vs1[2]
      ? {{4{vroResult_64_tmp_0_data_update_19[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_19[63:4]}
      : vroResult_64_tmp_0_data_update_19;
  wire [63:0] vroResult_64_tmp_0_data_update_21 =
    io_vs1[3]
      ? {{8{vroResult_64_tmp_0_data_update_20[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_20[63:8]}
      : vroResult_64_tmp_0_data_update_20;
  wire [63:0] vroResult_64_tmp_0_data_update_22 =
    io_vs1[4]
      ? {{16{vroResult_64_tmp_0_data_update_21[63] & signed_shift}},
         vroResult_64_tmp_0_data_update_21[63:16]}
      : vroResult_64_tmp_0_data_update_21;
  wire [63:0] _GEN_5 =
    (_eewVd_sew_oneHot_T
       ? {(_io_vd_T_40
             ? {vroResult_8_tmp_7_data_update_2[0],
                vroResult_8_tmp_7_data_update_2[1],
                vroResult_8_tmp_7_data_update_2[2],
                vroResult_8_tmp_7_data_update_2[3],
                vroResult_8_tmp_7_data_update_2[4],
                vroResult_8_tmp_7_data_update_2[5],
                vroResult_8_tmp_7_data_update_2[6],
                vroResult_8_tmp_7_data_update_2[7]}
               | (_vroShift8_neg_7_T_2[2]
                    ? {{4{vroResult_8_tmp_7_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_7_data_update_4[7:4]}
                    : vroResult_8_tmp_7_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_7_data_update_8[0],
                    vroResult_8_tmp_7_data_update_8[1],
                    vroResult_8_tmp_7_data_update_8[2],
                    vroResult_8_tmp_7_data_update_8[3],
                    vroResult_8_tmp_7_data_update_8[4],
                    vroResult_8_tmp_7_data_update_8[5],
                    vroResult_8_tmp_7_data_update_8[6],
                    vroResult_8_tmp_7_data_update_8[7]}
                   | (io_vs1[58]
                        ? {{4{vroResult_8_tmp_7_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_7_data_update_10[7:4]}
                        : vroResult_8_tmp_7_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_6_data_update_2[0],
                vroResult_8_tmp_6_data_update_2[1],
                vroResult_8_tmp_6_data_update_2[2],
                vroResult_8_tmp_6_data_update_2[3],
                vroResult_8_tmp_6_data_update_2[4],
                vroResult_8_tmp_6_data_update_2[5],
                vroResult_8_tmp_6_data_update_2[6],
                vroResult_8_tmp_6_data_update_2[7]}
               | (_vroShift8_neg_6_T_2[2]
                    ? {{4{vroResult_8_tmp_6_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_6_data_update_4[7:4]}
                    : vroResult_8_tmp_6_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_6_data_update_8[0],
                    vroResult_8_tmp_6_data_update_8[1],
                    vroResult_8_tmp_6_data_update_8[2],
                    vroResult_8_tmp_6_data_update_8[3],
                    vroResult_8_tmp_6_data_update_8[4],
                    vroResult_8_tmp_6_data_update_8[5],
                    vroResult_8_tmp_6_data_update_8[6],
                    vroResult_8_tmp_6_data_update_8[7]}
                   | (io_vs1[50]
                        ? {{4{vroResult_8_tmp_6_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_6_data_update_10[7:4]}
                        : vroResult_8_tmp_6_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_5_data_update_2[0],
                vroResult_8_tmp_5_data_update_2[1],
                vroResult_8_tmp_5_data_update_2[2],
                vroResult_8_tmp_5_data_update_2[3],
                vroResult_8_tmp_5_data_update_2[4],
                vroResult_8_tmp_5_data_update_2[5],
                vroResult_8_tmp_5_data_update_2[6],
                vroResult_8_tmp_5_data_update_2[7]}
               | (_vroShift8_neg_5_T_2[2]
                    ? {{4{vroResult_8_tmp_5_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_5_data_update_4[7:4]}
                    : vroResult_8_tmp_5_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_5_data_update_8[0],
                    vroResult_8_tmp_5_data_update_8[1],
                    vroResult_8_tmp_5_data_update_8[2],
                    vroResult_8_tmp_5_data_update_8[3],
                    vroResult_8_tmp_5_data_update_8[4],
                    vroResult_8_tmp_5_data_update_8[5],
                    vroResult_8_tmp_5_data_update_8[6],
                    vroResult_8_tmp_5_data_update_8[7]}
                   | (io_vs1[42]
                        ? {{4{vroResult_8_tmp_5_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_5_data_update_10[7:4]}
                        : vroResult_8_tmp_5_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_4_data_update_2[0],
                vroResult_8_tmp_4_data_update_2[1],
                vroResult_8_tmp_4_data_update_2[2],
                vroResult_8_tmp_4_data_update_2[3],
                vroResult_8_tmp_4_data_update_2[4],
                vroResult_8_tmp_4_data_update_2[5],
                vroResult_8_tmp_4_data_update_2[6],
                vroResult_8_tmp_4_data_update_2[7]}
               | (_vroShift8_neg_4_T_2[2]
                    ? {{4{vroResult_8_tmp_4_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_4_data_update_4[7:4]}
                    : vroResult_8_tmp_4_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_4_data_update_8[0],
                    vroResult_8_tmp_4_data_update_8[1],
                    vroResult_8_tmp_4_data_update_8[2],
                    vroResult_8_tmp_4_data_update_8[3],
                    vroResult_8_tmp_4_data_update_8[4],
                    vroResult_8_tmp_4_data_update_8[5],
                    vroResult_8_tmp_4_data_update_8[6],
                    vroResult_8_tmp_4_data_update_8[7]}
                   | (io_vs1[34]
                        ? {{4{vroResult_8_tmp_4_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_4_data_update_10[7:4]}
                        : vroResult_8_tmp_4_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_3_data_update_2[0],
                vroResult_8_tmp_3_data_update_2[1],
                vroResult_8_tmp_3_data_update_2[2],
                vroResult_8_tmp_3_data_update_2[3],
                vroResult_8_tmp_3_data_update_2[4],
                vroResult_8_tmp_3_data_update_2[5],
                vroResult_8_tmp_3_data_update_2[6],
                vroResult_8_tmp_3_data_update_2[7]}
               | (_vroShift8_neg_3_T_2[2]
                    ? {{4{vroResult_8_tmp_3_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_3_data_update_4[7:4]}
                    : vroResult_8_tmp_3_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_3_data_update_8[0],
                    vroResult_8_tmp_3_data_update_8[1],
                    vroResult_8_tmp_3_data_update_8[2],
                    vroResult_8_tmp_3_data_update_8[3],
                    vroResult_8_tmp_3_data_update_8[4],
                    vroResult_8_tmp_3_data_update_8[5],
                    vroResult_8_tmp_3_data_update_8[6],
                    vroResult_8_tmp_3_data_update_8[7]}
                   | (io_vs1[26]
                        ? {{4{vroResult_8_tmp_3_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_3_data_update_10[7:4]}
                        : vroResult_8_tmp_3_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_2_data_update_2[0],
                vroResult_8_tmp_2_data_update_2[1],
                vroResult_8_tmp_2_data_update_2[2],
                vroResult_8_tmp_2_data_update_2[3],
                vroResult_8_tmp_2_data_update_2[4],
                vroResult_8_tmp_2_data_update_2[5],
                vroResult_8_tmp_2_data_update_2[6],
                vroResult_8_tmp_2_data_update_2[7]}
               | (_vroShift8_neg_2_T_2[2]
                    ? {{4{vroResult_8_tmp_2_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_2_data_update_4[7:4]}
                    : vroResult_8_tmp_2_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_2_data_update_8[0],
                    vroResult_8_tmp_2_data_update_8[1],
                    vroResult_8_tmp_2_data_update_8[2],
                    vroResult_8_tmp_2_data_update_8[3],
                    vroResult_8_tmp_2_data_update_8[4],
                    vroResult_8_tmp_2_data_update_8[5],
                    vroResult_8_tmp_2_data_update_8[6],
                    vroResult_8_tmp_2_data_update_8[7]}
                   | (io_vs1[18]
                        ? {{4{vroResult_8_tmp_2_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_2_data_update_10[7:4]}
                        : vroResult_8_tmp_2_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_1_data_update_2[0],
                vroResult_8_tmp_1_data_update_2[1],
                vroResult_8_tmp_1_data_update_2[2],
                vroResult_8_tmp_1_data_update_2[3],
                vroResult_8_tmp_1_data_update_2[4],
                vroResult_8_tmp_1_data_update_2[5],
                vroResult_8_tmp_1_data_update_2[6],
                vroResult_8_tmp_1_data_update_2[7]}
               | (_vroShift8_neg_1_T_2[2]
                    ? {{4{vroResult_8_tmp_1_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_1_data_update_4[7:4]}
                    : vroResult_8_tmp_1_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_1_data_update_8[0],
                    vroResult_8_tmp_1_data_update_8[1],
                    vroResult_8_tmp_1_data_update_8[2],
                    vroResult_8_tmp_1_data_update_8[3],
                    vroResult_8_tmp_1_data_update_8[4],
                    vroResult_8_tmp_1_data_update_8[5],
                    vroResult_8_tmp_1_data_update_8[6],
                    vroResult_8_tmp_1_data_update_8[7]}
                   | (io_vs1[10]
                        ? {{4{vroResult_8_tmp_1_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_1_data_update_10[7:4]}
                        : vroResult_8_tmp_1_data_update_10)
                 : 8'h0),
          (_io_vd_T_40
             ? {vroResult_8_tmp_0_data_update_2[0],
                vroResult_8_tmp_0_data_update_2[1],
                vroResult_8_tmp_0_data_update_2[2],
                vroResult_8_tmp_0_data_update_2[3],
                vroResult_8_tmp_0_data_update_2[4],
                vroResult_8_tmp_0_data_update_2[5],
                vroResult_8_tmp_0_data_update_2[6],
                vroResult_8_tmp_0_data_update_2[7]}
               | (_vroShift8_neg_0_T_2[2]
                    ? {{4{vroResult_8_tmp_0_data_update_4[7] & signed_shift}},
                       vroResult_8_tmp_0_data_update_4[7:4]}
                    : vroResult_8_tmp_0_data_update_4)
             : 8'h0)
            | (_io_vd_T_41
                 ? {vroResult_8_tmp_0_data_update_8[0],
                    vroResult_8_tmp_0_data_update_8[1],
                    vroResult_8_tmp_0_data_update_8[2],
                    vroResult_8_tmp_0_data_update_8[3],
                    vroResult_8_tmp_0_data_update_8[4],
                    vroResult_8_tmp_0_data_update_8[5],
                    vroResult_8_tmp_0_data_update_8[6],
                    vroResult_8_tmp_0_data_update_8[7]}
                   | (io_vs1[2]
                        ? {{4{vroResult_8_tmp_0_data_update_10[7] & signed_shift}},
                           vroResult_8_tmp_0_data_update_10[7:4]}
                        : vroResult_8_tmp_0_data_update_10)
                 : 8'h0)}
       : 64'h0)
    | (_eewVd_sew_oneHot_T_1
         ? {(_io_vd_T_40
               ? {vroResult_16_tmp_3_data_update_3[0],
                  vroResult_16_tmp_3_data_update_3[1],
                  vroResult_16_tmp_3_data_update_3[2],
                  vroResult_16_tmp_3_data_update_3[3],
                  vroResult_16_tmp_3_data_update_3[4],
                  vroResult_16_tmp_3_data_update_3[5],
                  vroResult_16_tmp_3_data_update_3[6],
                  vroResult_16_tmp_3_data_update_3[7],
                  vroResult_16_tmp_3_data_update_3[8],
                  vroResult_16_tmp_3_data_update_3[9],
                  vroResult_16_tmp_3_data_update_3[10],
                  vroResult_16_tmp_3_data_update_3[11],
                  vroResult_16_tmp_3_data_update_3[12],
                  vroResult_16_tmp_3_data_update_3[13],
                  vroResult_16_tmp_3_data_update_3[14],
                  vroResult_16_tmp_3_data_update_3[15]}
                 | (_vroShift16_neg_3_T_2[3]
                      ? {{8{vroResult_16_tmp_3_data_update_6[15] & signed_shift}},
                         vroResult_16_tmp_3_data_update_6[15:8]}
                      : vroResult_16_tmp_3_data_update_6)
               : 16'h0)
              | (_io_vd_T_41
                   ? {vroResult_16_tmp_3_data_update_11[0],
                      vroResult_16_tmp_3_data_update_11[1],
                      vroResult_16_tmp_3_data_update_11[2],
                      vroResult_16_tmp_3_data_update_11[3],
                      vroResult_16_tmp_3_data_update_11[4],
                      vroResult_16_tmp_3_data_update_11[5],
                      vroResult_16_tmp_3_data_update_11[6],
                      vroResult_16_tmp_3_data_update_11[7],
                      vroResult_16_tmp_3_data_update_11[8],
                      vroResult_16_tmp_3_data_update_11[9],
                      vroResult_16_tmp_3_data_update_11[10],
                      vroResult_16_tmp_3_data_update_11[11],
                      vroResult_16_tmp_3_data_update_11[12],
                      vroResult_16_tmp_3_data_update_11[13],
                      vroResult_16_tmp_3_data_update_11[14],
                      vroResult_16_tmp_3_data_update_11[15]}
                     | (io_vs1[51]
                          ? {{8{vroResult_16_tmp_3_data_update_14[15] & signed_shift}},
                             vroResult_16_tmp_3_data_update_14[15:8]}
                          : vroResult_16_tmp_3_data_update_14)
                   : 16'h0),
            (_io_vd_T_40
               ? {vroResult_16_tmp_2_data_update_3[0],
                  vroResult_16_tmp_2_data_update_3[1],
                  vroResult_16_tmp_2_data_update_3[2],
                  vroResult_16_tmp_2_data_update_3[3],
                  vroResult_16_tmp_2_data_update_3[4],
                  vroResult_16_tmp_2_data_update_3[5],
                  vroResult_16_tmp_2_data_update_3[6],
                  vroResult_16_tmp_2_data_update_3[7],
                  vroResult_16_tmp_2_data_update_3[8],
                  vroResult_16_tmp_2_data_update_3[9],
                  vroResult_16_tmp_2_data_update_3[10],
                  vroResult_16_tmp_2_data_update_3[11],
                  vroResult_16_tmp_2_data_update_3[12],
                  vroResult_16_tmp_2_data_update_3[13],
                  vroResult_16_tmp_2_data_update_3[14],
                  vroResult_16_tmp_2_data_update_3[15]}
                 | (_vroShift16_neg_2_T_2[3]
                      ? {{8{vroResult_16_tmp_2_data_update_6[15] & signed_shift}},
                         vroResult_16_tmp_2_data_update_6[15:8]}
                      : vroResult_16_tmp_2_data_update_6)
               : 16'h0)
              | (_io_vd_T_41
                   ? {vroResult_16_tmp_2_data_update_11[0],
                      vroResult_16_tmp_2_data_update_11[1],
                      vroResult_16_tmp_2_data_update_11[2],
                      vroResult_16_tmp_2_data_update_11[3],
                      vroResult_16_tmp_2_data_update_11[4],
                      vroResult_16_tmp_2_data_update_11[5],
                      vroResult_16_tmp_2_data_update_11[6],
                      vroResult_16_tmp_2_data_update_11[7],
                      vroResult_16_tmp_2_data_update_11[8],
                      vroResult_16_tmp_2_data_update_11[9],
                      vroResult_16_tmp_2_data_update_11[10],
                      vroResult_16_tmp_2_data_update_11[11],
                      vroResult_16_tmp_2_data_update_11[12],
                      vroResult_16_tmp_2_data_update_11[13],
                      vroResult_16_tmp_2_data_update_11[14],
                      vroResult_16_tmp_2_data_update_11[15]}
                     | (io_vs1[35]
                          ? {{8{vroResult_16_tmp_2_data_update_14[15] & signed_shift}},
                             vroResult_16_tmp_2_data_update_14[15:8]}
                          : vroResult_16_tmp_2_data_update_14)
                   : 16'h0),
            (_io_vd_T_40
               ? {vroResult_16_tmp_1_data_update_3[0],
                  vroResult_16_tmp_1_data_update_3[1],
                  vroResult_16_tmp_1_data_update_3[2],
                  vroResult_16_tmp_1_data_update_3[3],
                  vroResult_16_tmp_1_data_update_3[4],
                  vroResult_16_tmp_1_data_update_3[5],
                  vroResult_16_tmp_1_data_update_3[6],
                  vroResult_16_tmp_1_data_update_3[7],
                  vroResult_16_tmp_1_data_update_3[8],
                  vroResult_16_tmp_1_data_update_3[9],
                  vroResult_16_tmp_1_data_update_3[10],
                  vroResult_16_tmp_1_data_update_3[11],
                  vroResult_16_tmp_1_data_update_3[12],
                  vroResult_16_tmp_1_data_update_3[13],
                  vroResult_16_tmp_1_data_update_3[14],
                  vroResult_16_tmp_1_data_update_3[15]}
                 | (_vroShift16_neg_1_T_2[3]
                      ? {{8{vroResult_16_tmp_1_data_update_6[15] & signed_shift}},
                         vroResult_16_tmp_1_data_update_6[15:8]}
                      : vroResult_16_tmp_1_data_update_6)
               : 16'h0)
              | (_io_vd_T_41
                   ? {vroResult_16_tmp_1_data_update_11[0],
                      vroResult_16_tmp_1_data_update_11[1],
                      vroResult_16_tmp_1_data_update_11[2],
                      vroResult_16_tmp_1_data_update_11[3],
                      vroResult_16_tmp_1_data_update_11[4],
                      vroResult_16_tmp_1_data_update_11[5],
                      vroResult_16_tmp_1_data_update_11[6],
                      vroResult_16_tmp_1_data_update_11[7],
                      vroResult_16_tmp_1_data_update_11[8],
                      vroResult_16_tmp_1_data_update_11[9],
                      vroResult_16_tmp_1_data_update_11[10],
                      vroResult_16_tmp_1_data_update_11[11],
                      vroResult_16_tmp_1_data_update_11[12],
                      vroResult_16_tmp_1_data_update_11[13],
                      vroResult_16_tmp_1_data_update_11[14],
                      vroResult_16_tmp_1_data_update_11[15]}
                     | (io_vs1[19]
                          ? {{8{vroResult_16_tmp_1_data_update_14[15] & signed_shift}},
                             vroResult_16_tmp_1_data_update_14[15:8]}
                          : vroResult_16_tmp_1_data_update_14)
                   : 16'h0),
            (_io_vd_T_40
               ? {vroResult_16_tmp_0_data_update_3[0],
                  vroResult_16_tmp_0_data_update_3[1],
                  vroResult_16_tmp_0_data_update_3[2],
                  vroResult_16_tmp_0_data_update_3[3],
                  vroResult_16_tmp_0_data_update_3[4],
                  vroResult_16_tmp_0_data_update_3[5],
                  vroResult_16_tmp_0_data_update_3[6],
                  vroResult_16_tmp_0_data_update_3[7],
                  vroResult_16_tmp_0_data_update_3[8],
                  vroResult_16_tmp_0_data_update_3[9],
                  vroResult_16_tmp_0_data_update_3[10],
                  vroResult_16_tmp_0_data_update_3[11],
                  vroResult_16_tmp_0_data_update_3[12],
                  vroResult_16_tmp_0_data_update_3[13],
                  vroResult_16_tmp_0_data_update_3[14],
                  vroResult_16_tmp_0_data_update_3[15]}
                 | (_vroShift16_neg_0_T_2[3]
                      ? {{8{vroResult_16_tmp_0_data_update_6[15] & signed_shift}},
                         vroResult_16_tmp_0_data_update_6[15:8]}
                      : vroResult_16_tmp_0_data_update_6)
               : 16'h0)
              | (_io_vd_T_41
                   ? {vroResult_16_tmp_0_data_update_11[0],
                      vroResult_16_tmp_0_data_update_11[1],
                      vroResult_16_tmp_0_data_update_11[2],
                      vroResult_16_tmp_0_data_update_11[3],
                      vroResult_16_tmp_0_data_update_11[4],
                      vroResult_16_tmp_0_data_update_11[5],
                      vroResult_16_tmp_0_data_update_11[6],
                      vroResult_16_tmp_0_data_update_11[7],
                      vroResult_16_tmp_0_data_update_11[8],
                      vroResult_16_tmp_0_data_update_11[9],
                      vroResult_16_tmp_0_data_update_11[10],
                      vroResult_16_tmp_0_data_update_11[11],
                      vroResult_16_tmp_0_data_update_11[12],
                      vroResult_16_tmp_0_data_update_11[13],
                      vroResult_16_tmp_0_data_update_11[14],
                      vroResult_16_tmp_0_data_update_11[15]}
                     | (io_vs1[3]
                          ? {{8{vroResult_16_tmp_0_data_update_14[15] & signed_shift}},
                             vroResult_16_tmp_0_data_update_14[15:8]}
                          : vroResult_16_tmp_0_data_update_14)
                   : 16'h0)}
         : 64'h0);
  wire [63:0] _GEN_6 =
    (_eewVd_sew_oneHot_T_2
       ? {(_io_vd_T_40
             ? {vroResult_32_tmp_1_data_update_4[0],
                vroResult_32_tmp_1_data_update_4[1],
                vroResult_32_tmp_1_data_update_4[2],
                vroResult_32_tmp_1_data_update_4[3],
                vroResult_32_tmp_1_data_update_4[4],
                vroResult_32_tmp_1_data_update_4[5],
                vroResult_32_tmp_1_data_update_4[6],
                vroResult_32_tmp_1_data_update_4[7],
                vroResult_32_tmp_1_data_update_4[8],
                vroResult_32_tmp_1_data_update_4[9],
                vroResult_32_tmp_1_data_update_4[10],
                vroResult_32_tmp_1_data_update_4[11],
                vroResult_32_tmp_1_data_update_4[12],
                vroResult_32_tmp_1_data_update_4[13],
                vroResult_32_tmp_1_data_update_4[14],
                vroResult_32_tmp_1_data_update_4[15],
                vroResult_32_tmp_1_data_update_4[16],
                vroResult_32_tmp_1_data_update_4[17],
                vroResult_32_tmp_1_data_update_4[18],
                vroResult_32_tmp_1_data_update_4[19],
                vroResult_32_tmp_1_data_update_4[20],
                vroResult_32_tmp_1_data_update_4[21],
                vroResult_32_tmp_1_data_update_4[22],
                vroResult_32_tmp_1_data_update_4[23],
                vroResult_32_tmp_1_data_update_4[24],
                vroResult_32_tmp_1_data_update_4[25],
                vroResult_32_tmp_1_data_update_4[26],
                vroResult_32_tmp_1_data_update_4[27],
                vroResult_32_tmp_1_data_update_4[28],
                vroResult_32_tmp_1_data_update_4[29],
                vroResult_32_tmp_1_data_update_4[30],
                vroResult_32_tmp_1_data_update_4[31]}
               | (_vroShift32_neg_1_T_2[4]
                    ? {{16{vroResult_32_tmp_1_data_update_8[31] & signed_shift}},
                       vroResult_32_tmp_1_data_update_8[31:16]}
                    : vroResult_32_tmp_1_data_update_8)
             : 32'h0)
            | (_io_vd_T_41
                 ? {vroResult_32_tmp_1_data_update_14[0],
                    vroResult_32_tmp_1_data_update_14[1],
                    vroResult_32_tmp_1_data_update_14[2],
                    vroResult_32_tmp_1_data_update_14[3],
                    vroResult_32_tmp_1_data_update_14[4],
                    vroResult_32_tmp_1_data_update_14[5],
                    vroResult_32_tmp_1_data_update_14[6],
                    vroResult_32_tmp_1_data_update_14[7],
                    vroResult_32_tmp_1_data_update_14[8],
                    vroResult_32_tmp_1_data_update_14[9],
                    vroResult_32_tmp_1_data_update_14[10],
                    vroResult_32_tmp_1_data_update_14[11],
                    vroResult_32_tmp_1_data_update_14[12],
                    vroResult_32_tmp_1_data_update_14[13],
                    vroResult_32_tmp_1_data_update_14[14],
                    vroResult_32_tmp_1_data_update_14[15],
                    vroResult_32_tmp_1_data_update_14[16],
                    vroResult_32_tmp_1_data_update_14[17],
                    vroResult_32_tmp_1_data_update_14[18],
                    vroResult_32_tmp_1_data_update_14[19],
                    vroResult_32_tmp_1_data_update_14[20],
                    vroResult_32_tmp_1_data_update_14[21],
                    vroResult_32_tmp_1_data_update_14[22],
                    vroResult_32_tmp_1_data_update_14[23],
                    vroResult_32_tmp_1_data_update_14[24],
                    vroResult_32_tmp_1_data_update_14[25],
                    vroResult_32_tmp_1_data_update_14[26],
                    vroResult_32_tmp_1_data_update_14[27],
                    vroResult_32_tmp_1_data_update_14[28],
                    vroResult_32_tmp_1_data_update_14[29],
                    vroResult_32_tmp_1_data_update_14[30],
                    vroResult_32_tmp_1_data_update_14[31]}
                   | (io_vs1[36]
                        ? {{16{vroResult_32_tmp_1_data_update_18[31] & signed_shift}},
                           vroResult_32_tmp_1_data_update_18[31:16]}
                        : vroResult_32_tmp_1_data_update_18)
                 : 32'h0),
          (_io_vd_T_40
             ? {vroResult_32_tmp_0_data_update_4[0],
                vroResult_32_tmp_0_data_update_4[1],
                vroResult_32_tmp_0_data_update_4[2],
                vroResult_32_tmp_0_data_update_4[3],
                vroResult_32_tmp_0_data_update_4[4],
                vroResult_32_tmp_0_data_update_4[5],
                vroResult_32_tmp_0_data_update_4[6],
                vroResult_32_tmp_0_data_update_4[7],
                vroResult_32_tmp_0_data_update_4[8],
                vroResult_32_tmp_0_data_update_4[9],
                vroResult_32_tmp_0_data_update_4[10],
                vroResult_32_tmp_0_data_update_4[11],
                vroResult_32_tmp_0_data_update_4[12],
                vroResult_32_tmp_0_data_update_4[13],
                vroResult_32_tmp_0_data_update_4[14],
                vroResult_32_tmp_0_data_update_4[15],
                vroResult_32_tmp_0_data_update_4[16],
                vroResult_32_tmp_0_data_update_4[17],
                vroResult_32_tmp_0_data_update_4[18],
                vroResult_32_tmp_0_data_update_4[19],
                vroResult_32_tmp_0_data_update_4[20],
                vroResult_32_tmp_0_data_update_4[21],
                vroResult_32_tmp_0_data_update_4[22],
                vroResult_32_tmp_0_data_update_4[23],
                vroResult_32_tmp_0_data_update_4[24],
                vroResult_32_tmp_0_data_update_4[25],
                vroResult_32_tmp_0_data_update_4[26],
                vroResult_32_tmp_0_data_update_4[27],
                vroResult_32_tmp_0_data_update_4[28],
                vroResult_32_tmp_0_data_update_4[29],
                vroResult_32_tmp_0_data_update_4[30],
                vroResult_32_tmp_0_data_update_4[31]}
               | (_vroShift32_neg_0_T_2[4]
                    ? {{16{vroResult_32_tmp_0_data_update_8[31] & signed_shift}},
                       vroResult_32_tmp_0_data_update_8[31:16]}
                    : vroResult_32_tmp_0_data_update_8)
             : 32'h0)
            | (_io_vd_T_41
                 ? {vroResult_32_tmp_0_data_update_14[0],
                    vroResult_32_tmp_0_data_update_14[1],
                    vroResult_32_tmp_0_data_update_14[2],
                    vroResult_32_tmp_0_data_update_14[3],
                    vroResult_32_tmp_0_data_update_14[4],
                    vroResult_32_tmp_0_data_update_14[5],
                    vroResult_32_tmp_0_data_update_14[6],
                    vroResult_32_tmp_0_data_update_14[7],
                    vroResult_32_tmp_0_data_update_14[8],
                    vroResult_32_tmp_0_data_update_14[9],
                    vroResult_32_tmp_0_data_update_14[10],
                    vroResult_32_tmp_0_data_update_14[11],
                    vroResult_32_tmp_0_data_update_14[12],
                    vroResult_32_tmp_0_data_update_14[13],
                    vroResult_32_tmp_0_data_update_14[14],
                    vroResult_32_tmp_0_data_update_14[15],
                    vroResult_32_tmp_0_data_update_14[16],
                    vroResult_32_tmp_0_data_update_14[17],
                    vroResult_32_tmp_0_data_update_14[18],
                    vroResult_32_tmp_0_data_update_14[19],
                    vroResult_32_tmp_0_data_update_14[20],
                    vroResult_32_tmp_0_data_update_14[21],
                    vroResult_32_tmp_0_data_update_14[22],
                    vroResult_32_tmp_0_data_update_14[23],
                    vroResult_32_tmp_0_data_update_14[24],
                    vroResult_32_tmp_0_data_update_14[25],
                    vroResult_32_tmp_0_data_update_14[26],
                    vroResult_32_tmp_0_data_update_14[27],
                    vroResult_32_tmp_0_data_update_14[28],
                    vroResult_32_tmp_0_data_update_14[29],
                    vroResult_32_tmp_0_data_update_14[30],
                    vroResult_32_tmp_0_data_update_14[31]}
                   | (io_vs1[4]
                        ? {{16{vroResult_32_tmp_0_data_update_18[31] & signed_shift}},
                           vroResult_32_tmp_0_data_update_18[31:16]}
                        : vroResult_32_tmp_0_data_update_18)
                 : 32'h0)}
       : 64'h0)
    | ((&(io_vdType[1:0]))
         ? (_io_vd_T_40
              ? {vroResult_64_tmp_0_data_update_5[0],
                 vroResult_64_tmp_0_data_update_5[1],
                 vroResult_64_tmp_0_data_update_5[2],
                 vroResult_64_tmp_0_data_update_5[3],
                 vroResult_64_tmp_0_data_update_5[4],
                 vroResult_64_tmp_0_data_update_5[5],
                 vroResult_64_tmp_0_data_update_5[6],
                 vroResult_64_tmp_0_data_update_5[7],
                 vroResult_64_tmp_0_data_update_5[8],
                 vroResult_64_tmp_0_data_update_5[9],
                 vroResult_64_tmp_0_data_update_5[10],
                 vroResult_64_tmp_0_data_update_5[11],
                 vroResult_64_tmp_0_data_update_5[12],
                 vroResult_64_tmp_0_data_update_5[13],
                 vroResult_64_tmp_0_data_update_5[14],
                 vroResult_64_tmp_0_data_update_5[15],
                 vroResult_64_tmp_0_data_update_5[16],
                 vroResult_64_tmp_0_data_update_5[17],
                 vroResult_64_tmp_0_data_update_5[18],
                 vroResult_64_tmp_0_data_update_5[19],
                 vroResult_64_tmp_0_data_update_5[20],
                 vroResult_64_tmp_0_data_update_5[21],
                 vroResult_64_tmp_0_data_update_5[22],
                 vroResult_64_tmp_0_data_update_5[23],
                 vroResult_64_tmp_0_data_update_5[24],
                 vroResult_64_tmp_0_data_update_5[25],
                 vroResult_64_tmp_0_data_update_5[26],
                 vroResult_64_tmp_0_data_update_5[27],
                 vroResult_64_tmp_0_data_update_5[28],
                 vroResult_64_tmp_0_data_update_5[29],
                 vroResult_64_tmp_0_data_update_5[30],
                 vroResult_64_tmp_0_data_update_5[31],
                 vroResult_64_tmp_0_data_update_5[32],
                 vroResult_64_tmp_0_data_update_5[33],
                 vroResult_64_tmp_0_data_update_5[34],
                 vroResult_64_tmp_0_data_update_5[35],
                 vroResult_64_tmp_0_data_update_5[36],
                 vroResult_64_tmp_0_data_update_5[37],
                 vroResult_64_tmp_0_data_update_5[38],
                 vroResult_64_tmp_0_data_update_5[39],
                 vroResult_64_tmp_0_data_update_5[40],
                 vroResult_64_tmp_0_data_update_5[41],
                 vroResult_64_tmp_0_data_update_5[42],
                 vroResult_64_tmp_0_data_update_5[43],
                 vroResult_64_tmp_0_data_update_5[44],
                 vroResult_64_tmp_0_data_update_5[45],
                 vroResult_64_tmp_0_data_update_5[46],
                 vroResult_64_tmp_0_data_update_5[47],
                 vroResult_64_tmp_0_data_update_5[48],
                 vroResult_64_tmp_0_data_update_5[49],
                 vroResult_64_tmp_0_data_update_5[50],
                 vroResult_64_tmp_0_data_update_5[51],
                 vroResult_64_tmp_0_data_update_5[52],
                 vroResult_64_tmp_0_data_update_5[53],
                 vroResult_64_tmp_0_data_update_5[54],
                 vroResult_64_tmp_0_data_update_5[55],
                 vroResult_64_tmp_0_data_update_5[56],
                 vroResult_64_tmp_0_data_update_5[57],
                 vroResult_64_tmp_0_data_update_5[58],
                 vroResult_64_tmp_0_data_update_5[59],
                 vroResult_64_tmp_0_data_update_5[60],
                 vroResult_64_tmp_0_data_update_5[61],
                 vroResult_64_tmp_0_data_update_5[62],
                 vroResult_64_tmp_0_data_update_5[63]}
                | (_vroShift64_neg_0_T_2[5]
                     ? {{32{vroResult_64_tmp_0_data_update_10[63] & signed_shift}},
                        vroResult_64_tmp_0_data_update_10[63:32]}
                     : vroResult_64_tmp_0_data_update_10)
              : 64'h0)
           | (_io_vd_T_41
                ? {vroResult_64_tmp_0_data_update_17[0],
                   vroResult_64_tmp_0_data_update_17[1],
                   vroResult_64_tmp_0_data_update_17[2],
                   vroResult_64_tmp_0_data_update_17[3],
                   vroResult_64_tmp_0_data_update_17[4],
                   vroResult_64_tmp_0_data_update_17[5],
                   vroResult_64_tmp_0_data_update_17[6],
                   vroResult_64_tmp_0_data_update_17[7],
                   vroResult_64_tmp_0_data_update_17[8],
                   vroResult_64_tmp_0_data_update_17[9],
                   vroResult_64_tmp_0_data_update_17[10],
                   vroResult_64_tmp_0_data_update_17[11],
                   vroResult_64_tmp_0_data_update_17[12],
                   vroResult_64_tmp_0_data_update_17[13],
                   vroResult_64_tmp_0_data_update_17[14],
                   vroResult_64_tmp_0_data_update_17[15],
                   vroResult_64_tmp_0_data_update_17[16],
                   vroResult_64_tmp_0_data_update_17[17],
                   vroResult_64_tmp_0_data_update_17[18],
                   vroResult_64_tmp_0_data_update_17[19],
                   vroResult_64_tmp_0_data_update_17[20],
                   vroResult_64_tmp_0_data_update_17[21],
                   vroResult_64_tmp_0_data_update_17[22],
                   vroResult_64_tmp_0_data_update_17[23],
                   vroResult_64_tmp_0_data_update_17[24],
                   vroResult_64_tmp_0_data_update_17[25],
                   vroResult_64_tmp_0_data_update_17[26],
                   vroResult_64_tmp_0_data_update_17[27],
                   vroResult_64_tmp_0_data_update_17[28],
                   vroResult_64_tmp_0_data_update_17[29],
                   vroResult_64_tmp_0_data_update_17[30],
                   vroResult_64_tmp_0_data_update_17[31],
                   vroResult_64_tmp_0_data_update_17[32],
                   vroResult_64_tmp_0_data_update_17[33],
                   vroResult_64_tmp_0_data_update_17[34],
                   vroResult_64_tmp_0_data_update_17[35],
                   vroResult_64_tmp_0_data_update_17[36],
                   vroResult_64_tmp_0_data_update_17[37],
                   vroResult_64_tmp_0_data_update_17[38],
                   vroResult_64_tmp_0_data_update_17[39],
                   vroResult_64_tmp_0_data_update_17[40],
                   vroResult_64_tmp_0_data_update_17[41],
                   vroResult_64_tmp_0_data_update_17[42],
                   vroResult_64_tmp_0_data_update_17[43],
                   vroResult_64_tmp_0_data_update_17[44],
                   vroResult_64_tmp_0_data_update_17[45],
                   vroResult_64_tmp_0_data_update_17[46],
                   vroResult_64_tmp_0_data_update_17[47],
                   vroResult_64_tmp_0_data_update_17[48],
                   vroResult_64_tmp_0_data_update_17[49],
                   vroResult_64_tmp_0_data_update_17[50],
                   vroResult_64_tmp_0_data_update_17[51],
                   vroResult_64_tmp_0_data_update_17[52],
                   vroResult_64_tmp_0_data_update_17[53],
                   vroResult_64_tmp_0_data_update_17[54],
                   vroResult_64_tmp_0_data_update_17[55],
                   vroResult_64_tmp_0_data_update_17[56],
                   vroResult_64_tmp_0_data_update_17[57],
                   vroResult_64_tmp_0_data_update_17[58],
                   vroResult_64_tmp_0_data_update_17[59],
                   vroResult_64_tmp_0_data_update_17[60],
                   vroResult_64_tmp_0_data_update_17[61],
                   vroResult_64_tmp_0_data_update_17[62],
                   vroResult_64_tmp_0_data_update_17[63]}
                  | (io_vs1[5]
                       ? {{32{vroResult_64_tmp_0_data_update_22[63] & signed_shift}},
                          vroResult_64_tmp_0_data_update_22[63:32]}
                       : vroResult_64_tmp_0_data_update_22)
                : 64'h0)
         : 64'h0);
  wire [27:0] vs1_tmp = io_info_uopIdx[0] ? io_vs1[59:32] : io_vs1[27:0];
  wire [31:0] vs2_tmp = io_info_uopIdx[0] ? io_vs2[63:32] : io_vs2[31:0];
  wire [15:0] wsllResult_8_tmp_0_data_update =
    vs1_tmp[0]
      ? {vs2_tmp[0] & signed_shift,
         vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         7'h0}
      : {vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         8'h0};
  wire [15:0] wsllResult_8_tmp_0_data_update_1 =
    vs1_tmp[1]
      ? {{2{wsllResult_8_tmp_0_data_update[15] & signed_shift}},
         wsllResult_8_tmp_0_data_update[15:2]}
      : wsllResult_8_tmp_0_data_update;
  wire [15:0] wsllResult_8_tmp_0_data_update_2 =
    vs1_tmp[2]
      ? {{4{wsllResult_8_tmp_0_data_update_1[15] & signed_shift}},
         wsllResult_8_tmp_0_data_update_1[15:4]}
      : wsllResult_8_tmp_0_data_update_1;
  wire [15:0] wsllResult_8_tmp_0_data_update_3 =
    vs1_tmp[3]
      ? {{8{wsllResult_8_tmp_0_data_update_2[15] & signed_shift}},
         wsllResult_8_tmp_0_data_update_2[15:8]}
      : wsllResult_8_tmp_0_data_update_2;
  wire [15:0] wsllResult_8_tmp_1_data_update =
    vs1_tmp[8]
      ? {vs2_tmp[8] & signed_shift,
         vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         7'h0}
      : {vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         8'h0};
  wire [15:0] wsllResult_8_tmp_1_data_update_1 =
    vs1_tmp[9]
      ? {{2{wsllResult_8_tmp_1_data_update[15] & signed_shift}},
         wsllResult_8_tmp_1_data_update[15:2]}
      : wsllResult_8_tmp_1_data_update;
  wire [15:0] wsllResult_8_tmp_1_data_update_2 =
    vs1_tmp[10]
      ? {{4{wsllResult_8_tmp_1_data_update_1[15] & signed_shift}},
         wsllResult_8_tmp_1_data_update_1[15:4]}
      : wsllResult_8_tmp_1_data_update_1;
  wire [15:0] wsllResult_8_tmp_1_data_update_3 =
    vs1_tmp[11]
      ? {{8{wsllResult_8_tmp_1_data_update_2[15] & signed_shift}},
         wsllResult_8_tmp_1_data_update_2[15:8]}
      : wsllResult_8_tmp_1_data_update_2;
  wire [15:0] wsllResult_8_tmp_2_data_update =
    vs1_tmp[16]
      ? {vs2_tmp[16] & signed_shift,
         vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         7'h0}
      : {vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         8'h0};
  wire [15:0] wsllResult_8_tmp_2_data_update_1 =
    vs1_tmp[17]
      ? {{2{wsllResult_8_tmp_2_data_update[15] & signed_shift}},
         wsllResult_8_tmp_2_data_update[15:2]}
      : wsllResult_8_tmp_2_data_update;
  wire [15:0] wsllResult_8_tmp_2_data_update_2 =
    vs1_tmp[18]
      ? {{4{wsllResult_8_tmp_2_data_update_1[15] & signed_shift}},
         wsllResult_8_tmp_2_data_update_1[15:4]}
      : wsllResult_8_tmp_2_data_update_1;
  wire [15:0] wsllResult_8_tmp_2_data_update_3 =
    vs1_tmp[19]
      ? {{8{wsllResult_8_tmp_2_data_update_2[15] & signed_shift}},
         wsllResult_8_tmp_2_data_update_2[15:8]}
      : wsllResult_8_tmp_2_data_update_2;
  wire [15:0] wsllResult_8_tmp_3_data_update =
    vs1_tmp[24]
      ? {vs2_tmp[24] & signed_shift,
         vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         7'h0}
      : {vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         8'h0};
  wire [15:0] wsllResult_8_tmp_3_data_update_1 =
    vs1_tmp[25]
      ? {{2{wsllResult_8_tmp_3_data_update[15] & signed_shift}},
         wsllResult_8_tmp_3_data_update[15:2]}
      : wsllResult_8_tmp_3_data_update;
  wire [15:0] wsllResult_8_tmp_3_data_update_2 =
    vs1_tmp[26]
      ? {{4{wsllResult_8_tmp_3_data_update_1[15] & signed_shift}},
         wsllResult_8_tmp_3_data_update_1[15:4]}
      : wsllResult_8_tmp_3_data_update_1;
  wire [15:0] wsllResult_8_tmp_3_data_update_3 =
    vs1_tmp[27]
      ? {{8{wsllResult_8_tmp_3_data_update_2[15] & signed_shift}},
         wsllResult_8_tmp_3_data_update_2[15:8]}
      : wsllResult_8_tmp_3_data_update_2;
  wire [31:0] wsllResult_16_tmp_0_data_update =
    vs1_tmp[0]
      ? {vs2_tmp[0] & signed_shift,
         vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         15'h0}
      : {vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         16'h0};
  wire [31:0] wsllResult_16_tmp_0_data_update_1 =
    vs1_tmp[1]
      ? {{2{wsllResult_16_tmp_0_data_update[31] & signed_shift}},
         wsllResult_16_tmp_0_data_update[31:2]}
      : wsllResult_16_tmp_0_data_update;
  wire [31:0] wsllResult_16_tmp_0_data_update_2 =
    vs1_tmp[2]
      ? {{4{wsllResult_16_tmp_0_data_update_1[31] & signed_shift}},
         wsllResult_16_tmp_0_data_update_1[31:4]}
      : wsllResult_16_tmp_0_data_update_1;
  wire [31:0] wsllResult_16_tmp_0_data_update_3 =
    vs1_tmp[3]
      ? {{8{wsllResult_16_tmp_0_data_update_2[31] & signed_shift}},
         wsllResult_16_tmp_0_data_update_2[31:8]}
      : wsllResult_16_tmp_0_data_update_2;
  wire [31:0] wsllResult_16_tmp_0_data_update_4 =
    vs1_tmp[4]
      ? {{16{wsllResult_16_tmp_0_data_update_3[31] & signed_shift}},
         wsllResult_16_tmp_0_data_update_3[31:16]}
      : wsllResult_16_tmp_0_data_update_3;
  wire [31:0] wsllResult_16_tmp_1_data_update =
    vs1_tmp[16]
      ? {vs2_tmp[16] & signed_shift,
         vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         15'h0}
      : {vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         16'h0};
  wire [31:0] wsllResult_16_tmp_1_data_update_1 =
    vs1_tmp[17]
      ? {{2{wsllResult_16_tmp_1_data_update[31] & signed_shift}},
         wsllResult_16_tmp_1_data_update[31:2]}
      : wsllResult_16_tmp_1_data_update;
  wire [31:0] wsllResult_16_tmp_1_data_update_2 =
    vs1_tmp[18]
      ? {{4{wsllResult_16_tmp_1_data_update_1[31] & signed_shift}},
         wsllResult_16_tmp_1_data_update_1[31:4]}
      : wsllResult_16_tmp_1_data_update_1;
  wire [31:0] wsllResult_16_tmp_1_data_update_3 =
    vs1_tmp[19]
      ? {{8{wsllResult_16_tmp_1_data_update_2[31] & signed_shift}},
         wsllResult_16_tmp_1_data_update_2[31:8]}
      : wsllResult_16_tmp_1_data_update_2;
  wire [31:0] wsllResult_16_tmp_1_data_update_4 =
    vs1_tmp[20]
      ? {{16{wsllResult_16_tmp_1_data_update_3[31] & signed_shift}},
         wsllResult_16_tmp_1_data_update_3[31:16]}
      : wsllResult_16_tmp_1_data_update_3;
  wire [63:0] wsllResult_32_tmp_0_data_update =
    vs1_tmp[0]
      ? {vs2_tmp[0] & signed_shift,
         vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         31'h0}
      : {vs2_tmp[0],
         vs2_tmp[1],
         vs2_tmp[2],
         vs2_tmp[3],
         vs2_tmp[4],
         vs2_tmp[5],
         vs2_tmp[6],
         vs2_tmp[7],
         vs2_tmp[8],
         vs2_tmp[9],
         vs2_tmp[10],
         vs2_tmp[11],
         vs2_tmp[12],
         vs2_tmp[13],
         vs2_tmp[14],
         vs2_tmp[15],
         vs2_tmp[16],
         vs2_tmp[17],
         vs2_tmp[18],
         vs2_tmp[19],
         vs2_tmp[20],
         vs2_tmp[21],
         vs2_tmp[22],
         vs2_tmp[23],
         vs2_tmp[24],
         vs2_tmp[25],
         vs2_tmp[26],
         vs2_tmp[27],
         vs2_tmp[28],
         vs2_tmp[29],
         vs2_tmp[30],
         vs2_tmp[31],
         32'h0};
  wire [63:0] wsllResult_32_tmp_0_data_update_1 =
    vs1_tmp[1]
      ? {{2{wsllResult_32_tmp_0_data_update[63] & signed_shift}},
         wsllResult_32_tmp_0_data_update[63:2]}
      : wsllResult_32_tmp_0_data_update;
  wire [63:0] wsllResult_32_tmp_0_data_update_2 =
    vs1_tmp[2]
      ? {{4{wsllResult_32_tmp_0_data_update_1[63] & signed_shift}},
         wsllResult_32_tmp_0_data_update_1[63:4]}
      : wsllResult_32_tmp_0_data_update_1;
  wire [63:0] wsllResult_32_tmp_0_data_update_3 =
    vs1_tmp[3]
      ? {{8{wsllResult_32_tmp_0_data_update_2[63] & signed_shift}},
         wsllResult_32_tmp_0_data_update_2[63:8]}
      : wsllResult_32_tmp_0_data_update_2;
  wire [63:0] wsllResult_32_tmp_0_data_update_4 =
    vs1_tmp[4]
      ? {{16{wsllResult_32_tmp_0_data_update_3[63] & signed_shift}},
         wsllResult_32_tmp_0_data_update_3[63:16]}
      : wsllResult_32_tmp_0_data_update_3;
  wire [63:0] wsllResult_32_tmp_0_data_update_5 =
    vs1_tmp[5]
      ? {{32{wsllResult_32_tmp_0_data_update_4[63] & signed_shift}},
         wsllResult_32_tmp_0_data_update_4[63:32]}
      : wsllResult_32_tmp_0_data_update_4;
  wire        _io_vd_T_43 = io_opcode_op == 6'h37;
  wire [63:0] _GEN_7 =
    (_io_vd_T_30 | _io_vd_T_31 | _io_vd_T_33
       ? _GEN_2
         | (_io_vd_T_31
              ? {io_vs2[56],
                 io_vs2[57],
                 io_vs2[58],
                 io_vs2[59],
                 io_vs2[60],
                 io_vs2[61],
                 io_vs2[62],
                 io_vs2[63],
                 io_vs2[48],
                 io_vs2[49],
                 io_vs2[50],
                 io_vs2[51],
                 io_vs2[52],
                 io_vs2[53],
                 io_vs2[54],
                 io_vs2[55],
                 io_vs2[40],
                 io_vs2[41],
                 io_vs2[42],
                 io_vs2[43],
                 io_vs2[44],
                 io_vs2[45],
                 io_vs2[46],
                 io_vs2[47],
                 io_vs2[32],
                 io_vs2[33],
                 io_vs2[34],
                 io_vs2[35],
                 io_vs2[36],
                 io_vs2[37],
                 io_vs2[38],
                 io_vs2[39],
                 io_vs2[24],
                 io_vs2[25],
                 io_vs2[26],
                 io_vs2[27],
                 io_vs2[28],
                 io_vs2[29],
                 io_vs2[30],
                 io_vs2[31],
                 io_vs2[16],
                 io_vs2[17],
                 io_vs2[18],
                 io_vs2[19],
                 io_vs2[20],
                 io_vs2[21],
                 io_vs2[22],
                 io_vs2[23],
                 io_vs2[8],
                 io_vs2[9],
                 io_vs2[10],
                 io_vs2[11],
                 io_vs2[12],
                 io_vs2[13],
                 io_vs2[14],
                 io_vs2[15],
                 io_vs2[0],
                 io_vs2[1],
                 io_vs2[2],
                 io_vs2[3],
                 io_vs2[4],
                 io_vs2[5],
                 io_vs2[6],
                 io_vs2[7]}
              : 64'h0) | (_io_vd_T_33 & _eewVd_sew_oneHot_T ? io_vs2 : 64'h0)
         | (_io_vd_T_33 & _eewVd_sew_oneHot_T_1
              ? {io_vs2[55:48],
                 io_vs2[63:56],
                 io_vs2[39:32],
                 io_vs2[47:40],
                 io_vs2[23:16],
                 io_vs2[31:24],
                 io_vs2[7:0],
                 io_vs2[15:8]}
              : 64'h0)
         | (_io_vd_T_33 & _eewVd_sew_oneHot_T_2
              ? {io_vs2[39:32],
                 io_vs2[47:40],
                 io_vs2[55:48],
                 io_vs2[63:56],
                 io_vs2[7:0],
                 io_vs2[15:8],
                 io_vs2[23:16],
                 io_vs2[31:24]}
              : 64'h0)
         | (_io_vd_T_33 & (&(io_vdType[1:0]))
              ? {io_vs2[7:0],
                 io_vs2[15:8],
                 io_vs2[23:16],
                 io_vs2[31:24],
                 io_vs2[39:32],
                 io_vs2[47:40],
                 io_vs2[55:48],
                 io_vs2[63:56]}
              : 64'h0)
       : 64'h0)
    | (_io_vd_T_35 | _io_vd_T_36 | _io_vd_T_38
         ? ((_io_vd_T_35 | _io_vd_T_36 | _io_vd_T_38) & _eewVd_sew_oneHot_T
              ? {1'h0,
                 _cnt8_7_T_23,
                 2'h0,
                 _cnt8_6_T_23,
                 3'h0,
                 _cnt8_5_T_23,
                 3'h0,
                 _cnt8_4_T_23,
                 4'h0,
                 _cnt8_3_T_23,
                 4'h0,
                 _cnt8_2_T_23,
                 4'h0,
                 _cnt8_1_T_23,
                 4'h0,
                 _cnt8_0_T_23}
              : 64'h0)
           | ((_io_vd_T_35 | _io_vd_T_36 | _io_vd_T_38) & _eewVd_sew_oneHot_T_1
                ? {9'h0,
                   _io_vd_T_38 ? {2'h0, _pop_16_3_T} : _cnt64_tmp_clz_io_out,
                   10'h0,
                   _io_vd_T_38 ? _GEN_3 : _cnt32_tmp_clz_io_out,
                   11'h0,
                   _io_vd_T_38 ? _pop_16_1_T : _cnt16_1_tmp_clz_io_out,
                   11'h0,
                   _io_vd_T_38 ? _pop_16_0_T : _cnt16_0_tmp_clz_io_out}
                : 64'h0)
           | ((_io_vd_T_35 | _io_vd_T_36 | _io_vd_T_38) & _eewVd_sew_oneHot_T_2
                ? {25'h0,
                   _io_vd_T_38 ? _GEN_4 : _cnt64_tmp_clz_io_out,
                   26'h0,
                   _io_vd_T_38 ? pop_32_0 : _cnt32_tmp_clz_io_out}
                : 64'h0)
           | ((_io_vd_T_35 | _io_vd_T_36 | _io_vd_T_38) & (&(io_vdType[1:0]))
                ? {57'h0,
                   _io_vd_T_38 ? 7'({1'h0, pop_32_0} + _GEN_4) : _cnt64_tmp_clz_io_out}
                : 64'h0)
         : 64'h0) | (_io_vd_T_40 | _io_vd_T_41 ? _GEN_5 | _GEN_6 : 64'h0)
    | (_io_vd_T_43
         ? (_io_vd_T_43 & _eewVd_sew_oneHot_T_1
              ? {wsllResult_8_tmp_3_data_update_3[0],
                 wsllResult_8_tmp_3_data_update_3[1],
                 wsllResult_8_tmp_3_data_update_3[2],
                 wsllResult_8_tmp_3_data_update_3[3],
                 wsllResult_8_tmp_3_data_update_3[4],
                 wsllResult_8_tmp_3_data_update_3[5],
                 wsllResult_8_tmp_3_data_update_3[6],
                 wsllResult_8_tmp_3_data_update_3[7],
                 wsllResult_8_tmp_3_data_update_3[8],
                 wsllResult_8_tmp_3_data_update_3[9],
                 wsllResult_8_tmp_3_data_update_3[10],
                 wsllResult_8_tmp_3_data_update_3[11],
                 wsllResult_8_tmp_3_data_update_3[12],
                 wsllResult_8_tmp_3_data_update_3[13],
                 wsllResult_8_tmp_3_data_update_3[14],
                 wsllResult_8_tmp_3_data_update_3[15],
                 wsllResult_8_tmp_2_data_update_3[0],
                 wsllResult_8_tmp_2_data_update_3[1],
                 wsllResult_8_tmp_2_data_update_3[2],
                 wsllResult_8_tmp_2_data_update_3[3],
                 wsllResult_8_tmp_2_data_update_3[4],
                 wsllResult_8_tmp_2_data_update_3[5],
                 wsllResult_8_tmp_2_data_update_3[6],
                 wsllResult_8_tmp_2_data_update_3[7],
                 wsllResult_8_tmp_2_data_update_3[8],
                 wsllResult_8_tmp_2_data_update_3[9],
                 wsllResult_8_tmp_2_data_update_3[10],
                 wsllResult_8_tmp_2_data_update_3[11],
                 wsllResult_8_tmp_2_data_update_3[12],
                 wsllResult_8_tmp_2_data_update_3[13],
                 wsllResult_8_tmp_2_data_update_3[14],
                 wsllResult_8_tmp_2_data_update_3[15],
                 wsllResult_8_tmp_1_data_update_3[0],
                 wsllResult_8_tmp_1_data_update_3[1],
                 wsllResult_8_tmp_1_data_update_3[2],
                 wsllResult_8_tmp_1_data_update_3[3],
                 wsllResult_8_tmp_1_data_update_3[4],
                 wsllResult_8_tmp_1_data_update_3[5],
                 wsllResult_8_tmp_1_data_update_3[6],
                 wsllResult_8_tmp_1_data_update_3[7],
                 wsllResult_8_tmp_1_data_update_3[8],
                 wsllResult_8_tmp_1_data_update_3[9],
                 wsllResult_8_tmp_1_data_update_3[10],
                 wsllResult_8_tmp_1_data_update_3[11],
                 wsllResult_8_tmp_1_data_update_3[12],
                 wsllResult_8_tmp_1_data_update_3[13],
                 wsllResult_8_tmp_1_data_update_3[14],
                 wsllResult_8_tmp_1_data_update_3[15],
                 wsllResult_8_tmp_0_data_update_3[0],
                 wsllResult_8_tmp_0_data_update_3[1],
                 wsllResult_8_tmp_0_data_update_3[2],
                 wsllResult_8_tmp_0_data_update_3[3],
                 wsllResult_8_tmp_0_data_update_3[4],
                 wsllResult_8_tmp_0_data_update_3[5],
                 wsllResult_8_tmp_0_data_update_3[6],
                 wsllResult_8_tmp_0_data_update_3[7],
                 wsllResult_8_tmp_0_data_update_3[8],
                 wsllResult_8_tmp_0_data_update_3[9],
                 wsllResult_8_tmp_0_data_update_3[10],
                 wsllResult_8_tmp_0_data_update_3[11],
                 wsllResult_8_tmp_0_data_update_3[12],
                 wsllResult_8_tmp_0_data_update_3[13],
                 wsllResult_8_tmp_0_data_update_3[14],
                 wsllResult_8_tmp_0_data_update_3[15]}
              : 64'h0)
           | (_io_vd_T_43 & _eewVd_sew_oneHot_T_2
                ? {wsllResult_16_tmp_1_data_update_4[0],
                   wsllResult_16_tmp_1_data_update_4[1],
                   wsllResult_16_tmp_1_data_update_4[2],
                   wsllResult_16_tmp_1_data_update_4[3],
                   wsllResult_16_tmp_1_data_update_4[4],
                   wsllResult_16_tmp_1_data_update_4[5],
                   wsllResult_16_tmp_1_data_update_4[6],
                   wsllResult_16_tmp_1_data_update_4[7],
                   wsllResult_16_tmp_1_data_update_4[8],
                   wsllResult_16_tmp_1_data_update_4[9],
                   wsllResult_16_tmp_1_data_update_4[10],
                   wsllResult_16_tmp_1_data_update_4[11],
                   wsllResult_16_tmp_1_data_update_4[12],
                   wsllResult_16_tmp_1_data_update_4[13],
                   wsllResult_16_tmp_1_data_update_4[14],
                   wsllResult_16_tmp_1_data_update_4[15],
                   wsllResult_16_tmp_1_data_update_4[16],
                   wsllResult_16_tmp_1_data_update_4[17],
                   wsllResult_16_tmp_1_data_update_4[18],
                   wsllResult_16_tmp_1_data_update_4[19],
                   wsllResult_16_tmp_1_data_update_4[20],
                   wsllResult_16_tmp_1_data_update_4[21],
                   wsllResult_16_tmp_1_data_update_4[22],
                   wsllResult_16_tmp_1_data_update_4[23],
                   wsllResult_16_tmp_1_data_update_4[24],
                   wsllResult_16_tmp_1_data_update_4[25],
                   wsllResult_16_tmp_1_data_update_4[26],
                   wsllResult_16_tmp_1_data_update_4[27],
                   wsllResult_16_tmp_1_data_update_4[28],
                   wsllResult_16_tmp_1_data_update_4[29],
                   wsllResult_16_tmp_1_data_update_4[30],
                   wsllResult_16_tmp_1_data_update_4[31],
                   wsllResult_16_tmp_0_data_update_4[0],
                   wsllResult_16_tmp_0_data_update_4[1],
                   wsllResult_16_tmp_0_data_update_4[2],
                   wsllResult_16_tmp_0_data_update_4[3],
                   wsllResult_16_tmp_0_data_update_4[4],
                   wsllResult_16_tmp_0_data_update_4[5],
                   wsllResult_16_tmp_0_data_update_4[6],
                   wsllResult_16_tmp_0_data_update_4[7],
                   wsllResult_16_tmp_0_data_update_4[8],
                   wsllResult_16_tmp_0_data_update_4[9],
                   wsllResult_16_tmp_0_data_update_4[10],
                   wsllResult_16_tmp_0_data_update_4[11],
                   wsllResult_16_tmp_0_data_update_4[12],
                   wsllResult_16_tmp_0_data_update_4[13],
                   wsllResult_16_tmp_0_data_update_4[14],
                   wsllResult_16_tmp_0_data_update_4[15],
                   wsllResult_16_tmp_0_data_update_4[16],
                   wsllResult_16_tmp_0_data_update_4[17],
                   wsllResult_16_tmp_0_data_update_4[18],
                   wsllResult_16_tmp_0_data_update_4[19],
                   wsllResult_16_tmp_0_data_update_4[20],
                   wsllResult_16_tmp_0_data_update_4[21],
                   wsllResult_16_tmp_0_data_update_4[22],
                   wsllResult_16_tmp_0_data_update_4[23],
                   wsllResult_16_tmp_0_data_update_4[24],
                   wsllResult_16_tmp_0_data_update_4[25],
                   wsllResult_16_tmp_0_data_update_4[26],
                   wsllResult_16_tmp_0_data_update_4[27],
                   wsllResult_16_tmp_0_data_update_4[28],
                   wsllResult_16_tmp_0_data_update_4[29],
                   wsllResult_16_tmp_0_data_update_4[30],
                   wsllResult_16_tmp_0_data_update_4[31]}
                : 64'h0)
           | (_io_vd_T_43 & (&(io_vdType[1:0]))
                ? {wsllResult_32_tmp_0_data_update_5[0],
                   wsllResult_32_tmp_0_data_update_5[1],
                   wsllResult_32_tmp_0_data_update_5[2],
                   wsllResult_32_tmp_0_data_update_5[3],
                   wsllResult_32_tmp_0_data_update_5[4],
                   wsllResult_32_tmp_0_data_update_5[5],
                   wsllResult_32_tmp_0_data_update_5[6],
                   wsllResult_32_tmp_0_data_update_5[7],
                   wsllResult_32_tmp_0_data_update_5[8],
                   wsllResult_32_tmp_0_data_update_5[9],
                   wsllResult_32_tmp_0_data_update_5[10],
                   wsllResult_32_tmp_0_data_update_5[11],
                   wsllResult_32_tmp_0_data_update_5[12],
                   wsllResult_32_tmp_0_data_update_5[13],
                   wsllResult_32_tmp_0_data_update_5[14],
                   wsllResult_32_tmp_0_data_update_5[15],
                   wsllResult_32_tmp_0_data_update_5[16],
                   wsllResult_32_tmp_0_data_update_5[17],
                   wsllResult_32_tmp_0_data_update_5[18],
                   wsllResult_32_tmp_0_data_update_5[19],
                   wsllResult_32_tmp_0_data_update_5[20],
                   wsllResult_32_tmp_0_data_update_5[21],
                   wsllResult_32_tmp_0_data_update_5[22],
                   wsllResult_32_tmp_0_data_update_5[23],
                   wsllResult_32_tmp_0_data_update_5[24],
                   wsllResult_32_tmp_0_data_update_5[25],
                   wsllResult_32_tmp_0_data_update_5[26],
                   wsllResult_32_tmp_0_data_update_5[27],
                   wsllResult_32_tmp_0_data_update_5[28],
                   wsllResult_32_tmp_0_data_update_5[29],
                   wsllResult_32_tmp_0_data_update_5[30],
                   wsllResult_32_tmp_0_data_update_5[31],
                   wsllResult_32_tmp_0_data_update_5[32],
                   wsllResult_32_tmp_0_data_update_5[33],
                   wsllResult_32_tmp_0_data_update_5[34],
                   wsllResult_32_tmp_0_data_update_5[35],
                   wsllResult_32_tmp_0_data_update_5[36],
                   wsllResult_32_tmp_0_data_update_5[37],
                   wsllResult_32_tmp_0_data_update_5[38],
                   wsllResult_32_tmp_0_data_update_5[39],
                   wsllResult_32_tmp_0_data_update_5[40],
                   wsllResult_32_tmp_0_data_update_5[41],
                   wsllResult_32_tmp_0_data_update_5[42],
                   wsllResult_32_tmp_0_data_update_5[43],
                   wsllResult_32_tmp_0_data_update_5[44],
                   wsllResult_32_tmp_0_data_update_5[45],
                   wsllResult_32_tmp_0_data_update_5[46],
                   wsllResult_32_tmp_0_data_update_5[47],
                   wsllResult_32_tmp_0_data_update_5[48],
                   wsllResult_32_tmp_0_data_update_5[49],
                   wsllResult_32_tmp_0_data_update_5[50],
                   wsllResult_32_tmp_0_data_update_5[51],
                   wsllResult_32_tmp_0_data_update_5[52],
                   wsllResult_32_tmp_0_data_update_5[53],
                   wsllResult_32_tmp_0_data_update_5[54],
                   wsllResult_32_tmp_0_data_update_5[55],
                   wsllResult_32_tmp_0_data_update_5[56],
                   wsllResult_32_tmp_0_data_update_5[57],
                   wsllResult_32_tmp_0_data_update_5[58],
                   wsllResult_32_tmp_0_data_update_5[59],
                   wsllResult_32_tmp_0_data_update_5[60],
                   wsllResult_32_tmp_0_data_update_5[61],
                   wsllResult_32_tmp_0_data_update_5[62],
                   wsllResult_32_tmp_0_data_update_5[63]}
                : 64'h0)
         : 64'h0);
  CLZ_7 cnt16_0_tmp_clz (
    .io_in
      ((_eewVd_sew_oneHot_T
          ? {_io_vd_T_35
               ? io_vs2[39:32]
               : {io_vs2[32],
                  io_vs2[33],
                  io_vs2[34],
                  io_vs2[35],
                  io_vs2[36],
                  io_vs2[37],
                  io_vs2[38],
                  io_vs2[39]},
             8'h80}
          : 16'h0)
       | (_eewVd_sew_oneHot_T_1
            ? (_io_vd_T_35
                 ? io_vs2[15:0]
                 : {io_vs2[0],
                    io_vs2[1],
                    io_vs2[2],
                    io_vs2[3],
                    io_vs2[4],
                    io_vs2[5],
                    io_vs2[6],
                    io_vs2[7],
                    io_vs2[8],
                    io_vs2[9],
                    io_vs2[10],
                    io_vs2[11],
                    io_vs2[12],
                    io_vs2[13],
                    io_vs2[14],
                    io_vs2[15]})
            : 16'h0)),
    .io_out (_cnt16_0_tmp_clz_io_out)
  );
  CLZ_7 cnt16_1_tmp_clz (
    .io_in
      ((_eewVd_sew_oneHot_T
          ? {_io_vd_T_35
               ? io_vs2[47:40]
               : {io_vs2[40],
                  io_vs2[41],
                  io_vs2[42],
                  io_vs2[43],
                  io_vs2[44],
                  io_vs2[45],
                  io_vs2[46],
                  io_vs2[47]},
             8'h80}
          : 16'h0)
       | (_eewVd_sew_oneHot_T_1
            ? (_io_vd_T_35
                 ? io_vs2[31:16]
                 : {io_vs2[16],
                    io_vs2[17],
                    io_vs2[18],
                    io_vs2[19],
                    io_vs2[20],
                    io_vs2[21],
                    io_vs2[22],
                    io_vs2[23],
                    io_vs2[24],
                    io_vs2[25],
                    io_vs2[26],
                    io_vs2[27],
                    io_vs2[28],
                    io_vs2[29],
                    io_vs2[30],
                    io_vs2[31]})
            : 16'h0)),
    .io_out (_cnt16_1_tmp_clz_io_out)
  );
  CLZ_9 cnt32_tmp_clz (
    .io_in
      ((_eewVd_sew_oneHot_T
          ? {_io_vd_T_35
               ? io_vs2[55:48]
               : {io_vs2[48],
                  io_vs2[49],
                  io_vs2[50],
                  io_vs2[51],
                  io_vs2[52],
                  io_vs2[53],
                  io_vs2[54],
                  io_vs2[55]},
             24'h800000}
          : 32'h0)
       | (_eewVd_sew_oneHot_T_1
            ? {_io_vd_T_35
                 ? io_vs2[47:32]
                 : {io_vs2[32],
                    io_vs2[33],
                    io_vs2[34],
                    io_vs2[35],
                    io_vs2[36],
                    io_vs2[37],
                    io_vs2[38],
                    io_vs2[39],
                    io_vs2[40],
                    io_vs2[41],
                    io_vs2[42],
                    io_vs2[43],
                    io_vs2[44],
                    io_vs2[45],
                    io_vs2[46],
                    io_vs2[47]},
               16'h8000}
            : 32'h0)
       | (_eewVd_sew_oneHot_T_2
            ? (_io_vd_T_35
                 ? io_vs2[31:0]
                 : {io_vs2[0],
                    io_vs2[1],
                    io_vs2[2],
                    io_vs2[3],
                    io_vs2[4],
                    io_vs2[5],
                    io_vs2[6],
                    io_vs2[7],
                    io_vs2[8],
                    io_vs2[9],
                    io_vs2[10],
                    io_vs2[11],
                    io_vs2[12],
                    io_vs2[13],
                    io_vs2[14],
                    io_vs2[15],
                    io_vs2[16],
                    io_vs2[17],
                    io_vs2[18],
                    io_vs2[19],
                    io_vs2[20],
                    io_vs2[21],
                    io_vs2[22],
                    io_vs2[23],
                    io_vs2[24],
                    io_vs2[25],
                    io_vs2[26],
                    io_vs2[27],
                    io_vs2[28],
                    io_vs2[29],
                    io_vs2[30],
                    io_vs2[31]})
            : 32'h0)),
    .io_out (_cnt32_tmp_clz_io_out)
  );
  CLZ_6 cnt64_tmp_clz (
    .io_in
      ((_eewVd_sew_oneHot_T
          ? {_io_vd_T_35
               ? io_vs2[63:56]
               : {io_vs2[56],
                  io_vs2[57],
                  io_vs2[58],
                  io_vs2[59],
                  io_vs2[60],
                  io_vs2[61],
                  io_vs2[62],
                  io_vs2[63]},
             56'h80000000000000}
          : 64'h0)
       | (_eewVd_sew_oneHot_T_1
            ? {_io_vd_T_35
                 ? io_vs2[63:48]
                 : {io_vs2[48],
                    io_vs2[49],
                    io_vs2[50],
                    io_vs2[51],
                    io_vs2[52],
                    io_vs2[53],
                    io_vs2[54],
                    io_vs2[55],
                    io_vs2[56],
                    io_vs2[57],
                    io_vs2[58],
                    io_vs2[59],
                    io_vs2[60],
                    io_vs2[61],
                    io_vs2[62],
                    io_vs2[63]},
               48'h800000000000}
            : 64'h0)
       | (_eewVd_sew_oneHot_T_2
            ? {_io_vd_T_35
                 ? io_vs2[63:32]
                 : {io_vs2[32],
                    io_vs2[33],
                    io_vs2[34],
                    io_vs2[35],
                    io_vs2[36],
                    io_vs2[37],
                    io_vs2[38],
                    io_vs2[39],
                    io_vs2[40],
                    io_vs2[41],
                    io_vs2[42],
                    io_vs2[43],
                    io_vs2[44],
                    io_vs2[45],
                    io_vs2[46],
                    io_vs2[47],
                    io_vs2[48],
                    io_vs2[49],
                    io_vs2[50],
                    io_vs2[51],
                    io_vs2[52],
                    io_vs2[53],
                    io_vs2[54],
                    io_vs2[55],
                    io_vs2[56],
                    io_vs2[57],
                    io_vs2[58],
                    io_vs2[59],
                    io_vs2[60],
                    io_vs2[61],
                    io_vs2[62],
                    io_vs2[63]},
               32'h80000000}
            : 64'h0)
       | ((&(io_vdType[1:0]))
            ? (_io_vd_T_35
                 ? io_vs2
                 : {io_vs2[0],
                    io_vs2[1],
                    io_vs2[2],
                    io_vs2[3],
                    io_vs2[4],
                    io_vs2[5],
                    io_vs2[6],
                    io_vs2[7],
                    io_vs2[8],
                    io_vs2[9],
                    io_vs2[10],
                    io_vs2[11],
                    io_vs2[12],
                    io_vs2[13],
                    io_vs2[14],
                    io_vs2[15],
                    io_vs2[16],
                    io_vs2[17],
                    io_vs2[18],
                    io_vs2[19],
                    io_vs2[20],
                    io_vs2[21],
                    io_vs2[22],
                    io_vs2[23],
                    io_vs2[24],
                    io_vs2[25],
                    io_vs2[26],
                    io_vs2[27],
                    io_vs2[28],
                    io_vs2[29],
                    io_vs2[30],
                    io_vs2[31],
                    io_vs2[32],
                    io_vs2[33],
                    io_vs2[34],
                    io_vs2[35],
                    io_vs2[36],
                    io_vs2[37],
                    io_vs2[38],
                    io_vs2[39],
                    io_vs2[40],
                    io_vs2[41],
                    io_vs2[42],
                    io_vs2[43],
                    io_vs2[44],
                    io_vs2[45],
                    io_vs2[46],
                    io_vs2[47],
                    io_vs2[48],
                    io_vs2[49],
                    io_vs2[50],
                    io_vs2[51],
                    io_vs2[52],
                    io_vs2[53],
                    io_vs2[54],
                    io_vs2[55],
                    io_vs2[56],
                    io_vs2[57],
                    io_vs2[58],
                    io_vs2[59],
                    io_vs2[60],
                    io_vs2[61],
                    io_vs2[62],
                    io_vs2[63]})
            : 64'h0)),
    .io_out (_cnt64_tmp_clz_io_out)
  );
  CLZ_11 cnt8_0_clz (
    .io_in
      (_io_vd_T_35
         ? io_vs2[7:0]
         : {io_vs2[0],
            io_vs2[1],
            io_vs2[2],
            io_vs2[3],
            io_vs2[4],
            io_vs2[5],
            io_vs2[6],
            io_vs2[7]}),
    .io_out (_cnt8_0_clz_io_out)
  );
  CLZ_11 cnt8_1_clz (
    .io_in
      (_io_vd_T_35
         ? io_vs2[15:8]
         : {io_vs2[8],
            io_vs2[9],
            io_vs2[10],
            io_vs2[11],
            io_vs2[12],
            io_vs2[13],
            io_vs2[14],
            io_vs2[15]}),
    .io_out (_cnt8_1_clz_io_out)
  );
  CLZ_11 cnt8_2_clz (
    .io_in
      (_io_vd_T_35
         ? io_vs2[23:16]
         : {io_vs2[16],
            io_vs2[17],
            io_vs2[18],
            io_vs2[19],
            io_vs2[20],
            io_vs2[21],
            io_vs2[22],
            io_vs2[23]}),
    .io_out (_cnt8_2_clz_io_out)
  );
  CLZ_11 cnt8_3_clz (
    .io_in
      (_io_vd_T_35
         ? io_vs2[31:24]
         : {io_vs2[24],
            io_vs2[25],
            io_vs2[26],
            io_vs2[27],
            io_vs2[28],
            io_vs2[29],
            io_vs2[30],
            io_vs2[31]}),
    .io_out (_cnt8_3_clz_io_out)
  );
  assign io_vd =
    (leftShift | io_opcode_op == 6'h10 | io_opcode_op == 6'h1F | _io_vd_T_5 | _io_vd_T_6
       ? (leftShift
            ? {shiftOut[0],
               shiftOut[1],
               shiftOut[2],
               shiftOut[3],
               shiftOut[4],
               shiftOut[5],
               shiftOut[6],
               shiftOut[7],
               shiftOut[8],
               shiftOut[9],
               shiftOut[10],
               shiftOut[11],
               shiftOut[12],
               shiftOut[13],
               shiftOut[14],
               shiftOut[15],
               shiftOut[16],
               shiftOut[17],
               shiftOut[18],
               shiftOut[19],
               shiftOut[20],
               shiftOut[21],
               shiftOut[22],
               shiftOut[23],
               shiftOut[24],
               shiftOut[25],
               shiftOut[26],
               shiftOut[27],
               shiftOut[28],
               shiftOut[29],
               shiftOut[30],
               shiftOut[31],
               shiftOut[32],
               shiftOut[33],
               shiftOut[34],
               shiftOut[35],
               shiftOut[36],
               shiftOut[37],
               shiftOut[38],
               shiftOut[39],
               shiftOut[40],
               shiftOut[41],
               shiftOut[42],
               shiftOut[43],
               shiftOut[44],
               shiftOut[45],
               shiftOut[46],
               shiftOut[47],
               shiftOut[48],
               shiftOut[49],
               shiftOut[50],
               shiftOut[51],
               shiftOut[52],
               shiftOut[53],
               shiftOut[54],
               shiftOut[55],
               shiftOut[56],
               shiftOut[57],
               shiftOut[58],
               shiftOut[59],
               shiftOut[60],
               shiftOut[61],
               shiftOut[62],
               shiftOut[63]}
            : shiftOut)
       : 64'h0)
    | (io_opcode_op == 6'h2
         ? (_vd_sub_srcType_T_2 == 2'h1
              ? (_eewVd_sew_oneHot_T_1
                   ? {{8{_extResult_T_5[31] & signed_0}},
                      _extResult_T_5[31:24],
                      {8{_extResult_T_5[23] & signed_0}},
                      _extResult_T_5[23:16],
                      {8{_extResult_T_5[15] & signed_0}},
                      _extResult_T_5[15:8],
                      {8{_extResult_T_5[7] & signed_0}},
                      _extResult_T_5[7:0]}
                   : _eewVd_sew_oneHot_T_2
                       ? {{16{_extResult_T_32[31] & signed_0}},
                          _extResult_T_32[31:16],
                          {16{_extResult_T_32[15] & signed_0}},
                          _extResult_T_32[15:0]}
                       : {{32{_extResult_T_48[31] & signed_0}}, _extResult_T_48})
              : _vd_sub_srcType_T_2 == 2'h2
                  ? (_eewVd_sew_oneHot_T_2
                       ? {{24{_extResult_T_67[15] & signed_0}},
                          _extResult_T_67[15:8],
                          {24{_extResult_T_67[7] & signed_0}},
                          _extResult_T_67[7:0]}
                       : {{48{_extResult_T_89[15] & signed_0}}, _extResult_T_89})
                  : {{56{_extResult_T_118[7] & signed_0}}, _extResult_T_118})
         : 64'h0)
    | (_io_vd_T_10 | _io_vd_T_11 | _io_vd_T_13 | _io_vd_T_15 | _io_vd_T_17 | _io_vd_T_19
       | _io_vd_T_21 | _io_vd_T_23
         ? (_io_vd_T_10 ? _bitLogical_T_3 : 64'h0)
           | (_io_vd_T_11 ? ~_bitLogical_T_3 : 64'h0)
           | (_io_vd_T_13 ? io_vs2 & ~io_vs1 : 64'h0)
           | (_io_vd_T_15 ? _bitLogical_T_19 : 64'h0)
           | (_io_vd_T_17 ? _bitLogical_T_13 : 64'h0)
           | (_io_vd_T_19 ? ~_bitLogical_T_13 : 64'h0)
           | (_io_vd_T_21 ? io_vs2 | ~io_vs1 : 64'h0)
           | (_io_vd_T_23 ? ~_bitLogical_T_19 : 64'h0)
         : 64'h0)
    | (io_opcode_op == 6'h19 | io_opcode_op == 6'h1A | _io_vd_T_28
         ? (io_info_vm | _io_vd_T_28
              ? io_vs1
              : {vmask_adjust[7] ? io_vs1[63:56] : io_vs2[63:56],
                 vmask_adjust[6] ? io_vs1[55:48] : io_vs2[55:48],
                 vmask_adjust[5] ? io_vs1[47:40] : io_vs2[47:40],
                 vmask_adjust[4] ? io_vs1[39:32] : io_vs2[39:32],
                 vmask_adjust[3] ? io_vs1[31:24] : io_vs2[31:24],
                 vmask_adjust[2] ? io_vs1[23:16] : io_vs2[23:16],
                 vmask_adjust[1] ? io_vs1[15:8] : io_vs2[15:8],
                 vmask_adjust[0] ? io_vs1[7:0] : io_vs2[7:0]})
         : 64'h0) | _GEN_7;
  assign io_narrowVd =
    (_eewVd_sew_oneHot_T_2 ? shiftOut[31:0] : 32'h0)
    | (_eewVd_sew_oneHot_T_1 ? {shiftOut[47:32], shiftOut[15:0]} : 32'h0)
    | (_eewVd_sew_oneHot_T
         ? {shiftOut[55:48], shiftOut[39:32], shiftOut[23:16], shiftOut[7:0]}
         : 32'h0);
  assign io_toFixP_shiftOut = shiftOut;
  assign io_toFixP_rnd_high =
    _GEN
      ? {{4{vs1_adjust[36] ? data_update_12[15] : rnd_high_update_12}},
         {4{vs1_adjust[4] ? data_update_8[15] : rnd_high_update_8}}}
      : _GEN_0
          ? {{2{vs1_adjust[51] ? data_update_24[7] : rnd_high_update_24}},
             {2{vs1_adjust[35] ? data_update_21[7] : rnd_high_update_21}},
             {2{vs1_adjust[19] ? data_update_18[7] : rnd_high_update_18}},
             {2{vs1_adjust[3] ? data_update_15[7] : rnd_high_update_15}}}
          : _GEN_1
              ? {vs1_adjust[58] ? data_update_40[3] : rnd_high_update_40,
                 vs1_adjust[50] ? data_update_38[3] : rnd_high_update_38,
                 vs1_adjust[42] ? data_update_36[3] : rnd_high_update_36,
                 vs1_adjust[34] ? data_update_34[3] : rnd_high_update_34,
                 vs1_adjust[26] ? data_update_32[3] : rnd_high_update_32,
                 vs1_adjust[18] ? data_update_30[3] : rnd_high_update_30,
                 vs1_adjust[10] ? data_update_28[3] : rnd_high_update_28,
                 vs1_adjust[2] ? data_update_26[3] : rnd_high_update_26}
              : {8{vs1_adjust[5] ? data_update_4[31] : rnd_high_update_4}};
  assign io_toFixP_rnd_tail =
    _GEN
      ? {{4{(~(vs1_adjust[36]) | data_update_12[14:0] == 15'h0 & ~rnd_high_update_12)
              & (~(vs1_adjust[35]) | data_update_11[6:0] == 7'h0 & ~rnd_high_update_11)
              & (~(vs1_adjust[34]) | data_update_10[2:0] == 3'h0 & ~rnd_high_update_10)
              & (~(vs1_adjust[33]) | ~(data_update_9[0]) & ~rnd_high_update_9)}},
         {4{(~(vs1_adjust[4]) | data_update_8[14:0] == 15'h0 & ~rnd_high_update_8)
              & (~(vs1_adjust[3]) | data_update_7[6:0] == 7'h0 & ~rnd_high_update_7)
              & (~(vs1_adjust[2]) | data_update_6[2:0] == 3'h0 & ~rnd_high_update_6)
              & (~(vs1_adjust[1]) | ~(data_update_5[0]) & ~rnd_high_update_5)}}}
      : _GEN_0
          ? {{2{(~(vs1_adjust[51]) | data_update_24[6:0] == 7'h0 & ~rnd_high_update_24)
                  & (~(vs1_adjust[50]) | data_update_23[2:0] == 3'h0
                     & ~rnd_high_update_23)
                  & (~(vs1_adjust[49]) | ~(data_update_22[0]) & ~rnd_high_update_22)}},
             {2{(~(vs1_adjust[35]) | data_update_21[6:0] == 7'h0 & ~rnd_high_update_21)
                  & (~(vs1_adjust[34]) | data_update_20[2:0] == 3'h0
                     & ~rnd_high_update_20)
                  & (~(vs1_adjust[33]) | ~(data_update_19[0]) & ~rnd_high_update_19)}},
             {2{(~(vs1_adjust[19]) | data_update_18[6:0] == 7'h0 & ~rnd_high_update_18)
                  & (~(vs1_adjust[18]) | data_update_17[2:0] == 3'h0
                     & ~rnd_high_update_17)
                  & (~(vs1_adjust[17]) | ~(data_update_16[0]) & ~rnd_high_update_16)}},
             {2{(~(vs1_adjust[3]) | data_update_15[6:0] == 7'h0 & ~rnd_high_update_15)
                  & (~(vs1_adjust[2]) | data_update_14[2:0] == 3'h0 & ~rnd_high_update_14)
                  & (~(vs1_adjust[1]) | ~(data_update_13[0]) & ~rnd_high_update_13)}}}
          : _GEN_1
              ? {(~(vs1_adjust[58]) | data_update_40[2:0] == 3'h0 & ~rnd_high_update_40)
                   & (~(vs1_adjust[57]) | ~(data_update_39[0]) & ~rnd_high_update_39),
                 (~(vs1_adjust[50]) | data_update_38[2:0] == 3'h0 & ~rnd_high_update_38)
                   & (~(vs1_adjust[49]) | ~(data_update_37[0]) & ~rnd_high_update_37),
                 (~(vs1_adjust[42]) | data_update_36[2:0] == 3'h0 & ~rnd_high_update_36)
                   & (~(vs1_adjust[41]) | ~(data_update_35[0]) & ~rnd_high_update_35),
                 (~(vs1_adjust[34]) | data_update_34[2:0] == 3'h0 & ~rnd_high_update_34)
                   & (~(vs1_adjust[33]) | ~(data_update_33[0]) & ~rnd_high_update_33),
                 (~(vs1_adjust[26]) | data_update_32[2:0] == 3'h0 & ~rnd_high_update_32)
                   & (~(vs1_adjust[25]) | ~(data_update_31[0]) & ~rnd_high_update_31),
                 (~(vs1_adjust[18]) | data_update_30[2:0] == 3'h0 & ~rnd_high_update_30)
                   & (~(vs1_adjust[17]) | ~(data_update_29[0]) & ~rnd_high_update_29),
                 (~(vs1_adjust[10]) | data_update_28[2:0] == 3'h0 & ~rnd_high_update_28)
                   & (~(vs1_adjust[9]) | ~(data_update_27[0]) & ~rnd_high_update_27),
                 (~(vs1_adjust[2]) | data_update_26[2:0] == 3'h0 & ~rnd_high_update_26)
                   & (~(vs1_adjust[1]) | ~(data_update_25[0]) & ~rnd_high_update_25)}
              : {8{(~(vs1_adjust[5]) | data_update_4[30:0] == 31'h0 & ~rnd_high_update_4)
                     & (~(vs1_adjust[4]) | data_update_3[14:0] == 15'h0
                        & ~rnd_high_update_3)
                     & (~(vs1_adjust[3]) | data_update_2[6:0] == 7'h0
                        & ~rnd_high_update_2)
                     & (~(vs1_adjust[2]) | data_update_1[2:0] == 3'h0
                        & ~rnd_high_update_1)
                     & (~(vs1_adjust[1]) | ~(data_update[0]) & ~rnd_high_update)}};
endmodule

