library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity IF_ID_REG is
    port(clk             : in std_logic;
         instruction_in  : in std_logic_vector(31 downto 0);
         pc_in           : in unsigned(31 downto 0);
         instruction_out : out std_logic_vector(31 downto 0);
         pc_out          : out unsigned(31 downto 0)
    );
end entity;

architecture Behavioral of IF_ID_REG is
    signal instruction_reg : std_logic_vector(31 downto 0);
    signal pc_reg          : unsigned(31 downto 0);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            instruction_reg <= instruction_in;
            pc_reg          <= pc_in;
        end if;
    end process;

    instruction_out <= instruction_reg;
    pc_out          <= pc_reg;
end architecture;


