
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003659                       # Number of seconds simulated
sim_ticks                                  3658637487                       # Number of ticks simulated
final_tick                               530625000672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147784                       # Simulator instruction rate (inst/s)
host_op_rate                                   186875                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 267888                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891076                       # Number of bytes of host memory used
host_seconds                                 13657.31                       # Real time elapsed on the host
sim_insts                                  2018336410                       # Number of instructions simulated
sim_ops                                    2552205136                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       261120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       137472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               402048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       146816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            146816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2040                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1074                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3141                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       489800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     71370832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       454814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37574644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109890089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       489800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       454814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             944614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40128600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40128600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40128600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       489800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     71370832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       454814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37574644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150018689                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3125240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2540277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215486                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1308311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9217                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3134790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318700                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3125240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542554                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1150149                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        689111                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534478                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8559631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4753852     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335186      3.92%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269253      3.15%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653992      7.64%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176849      2.07%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229153      2.68%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165913      1.94%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92791      1.08%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882642     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8559631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356205                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973931                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3280647                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670486                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658409                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24784                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925303                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533369                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4698                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20692996                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10138                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925303                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3521877                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149335                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       167634                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359164                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19954979                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2778                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148722                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27942833                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93136206                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93136206                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10873523                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4124                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2361                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987769                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       340113                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18858471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14959050                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30582                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6547684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20001928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8559631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747628                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3011154     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823173     21.30%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213711     14.18%     70.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885889     10.35%     81.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757494      8.85%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395045      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338290      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63153      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71722      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8559631                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88019     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     14.37%     85.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17558     14.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12465332     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212707      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486661      9.94%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792697      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14959050                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38631604                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25410217                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14574173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15082345                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56777                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243248                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925303                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67091                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8312                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18862463                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862400                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945863                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2340                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249377                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14718483                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240563                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165921                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14583984                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14574173                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9490627                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26796541                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661118                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354174                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6581841                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7634328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.133280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3009234     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097060     27.47%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852178     11.16%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479539      6.28%     84.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393100      5.15%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159941      2.10%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191338      2.51%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94930      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357008      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7634328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357008                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26139901                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38651100                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 214081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.877371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.877371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.139768                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.139768                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66206964                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20148947                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19097736                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3174769                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2585264                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213426                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1349681                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1247159                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          325610                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9531                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3506605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17355986                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3174769                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1572769                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3644465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1095226                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        576761                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1713503                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8606026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4961561     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          196067      2.28%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          255126      2.96%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          386111      4.49%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          373779      4.34%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284623      3.31%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168016      1.95%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          253083      2.94%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1727660     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8606026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361850                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3622698                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       565927                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3511848                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27597                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877954                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536285                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20762025                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877954                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3816111                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105177                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       181785                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3341602                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283390                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20152502                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          102                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        121746                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28086085                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93856820                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93856820                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17396532                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10689522                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4272                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2418                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           810452                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1868544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       988119                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19151                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       368020                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18721641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15051291                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28234                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6124063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18648437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8606026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3006440     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1885382     21.91%     56.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1231620     14.31%     71.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825670      9.59%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772900      8.98%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       412811      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       304060      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91500      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75643      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8606026                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          73796     69.37%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15215     14.30%     83.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17370     16.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12525355     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212437      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1698      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487224      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       824577      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15051291                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.715499                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106381                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38843219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24849857                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14628125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15157672                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50952                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       719957                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       251762                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877954                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61223                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10275                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18725710                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       128610                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1868544                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       988119                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2366                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250548                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14762931                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400072                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288356                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2207071                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2066842                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            806999                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.682632                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14632302                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14628125                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9394112                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26380413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.667268                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10189749                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12523982                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6201755                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216768                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7728072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2997508     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2214671     28.66%     67.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       812632     10.52%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       466363      6.03%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389447      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       198747      2.57%     91.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187107      2.42%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81983      1.06%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379614      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7728072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10189749                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12523982                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1884940                       # Number of memory references committed
system.switch_cpus1.commit.loads              1148584                       # Number of loads committed
system.switch_cpus1.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1796145                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11288820                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255559                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379614                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26074195                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38329911                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 167686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10189749                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12523982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10189749                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861033                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861033                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161395                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161395                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66438406                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20205910                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19172982                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3396                       # number of misc regfile writes
system.l20.replacements                          2054                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          672241                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         65.610092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          206.143216                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.411116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   988.429231                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6984.016437                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025164                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001637                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.120658                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.852541                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5239                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5239                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1947                       # number of Writeback hits
system.l20.Writeback_hits::total                 1947                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5239                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5239                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5239                       # number of overall hits
system.l20.overall_hits::total                   5239                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2040                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2054                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2040                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2054                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2040                       # number of overall misses
system.l20.overall_misses::total                 2054                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    178750210                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      180093051                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    178750210                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       180093051                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    178750210                       # number of overall miss cycles
system.l20.overall_miss_latency::total      180093051                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7293                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1947                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7293                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7293                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.280258                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.281640                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.280258                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.281640                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.280258                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.281640                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87622.651961                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87679.187439                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87622.651961                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87679.187439                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87622.651961                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87679.187439                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 429                       # number of writebacks
system.l20.writebacks::total                      429                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2040                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2054                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2040                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2054                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2040                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2054                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    163565541                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    164804953                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    163565541                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    164804953                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    163565541                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    164804953                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.281640                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.281640                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.281640                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80179.186765                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 80236.101753                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80179.186765                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 80236.101753                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80179.186765                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 80236.101753                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1087                       # number of replacements
system.l21.tagsinuse                      8191.893183                       # Cycle average of tags in use
system.l21.total_refs                          495525                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9279                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.402845                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          543.509794                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.965839                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   537.508474                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7097.909076                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.066346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.065614                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.866444                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999987                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4397                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4397                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2580                       # number of Writeback hits
system.l21.Writeback_hits::total                 2580                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4397                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4397                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4397                       # number of overall hits
system.l21.overall_hits::total                   4397                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1072                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1085                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1074                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1087                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1074                       # number of overall misses
system.l21.overall_misses::total                 1087                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1131914                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     90877387                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92009301                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       153114                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       153114                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1131914                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     91030501                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92162415                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1131914                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     91030501                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92162415                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5469                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5482                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2580                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2580                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5471                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5484                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5471                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5484                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.196014                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197920                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.196308                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198213                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.196308                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198213                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84773.681903                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84801.199078                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        76557                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        76557                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84758.380819                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84786.030359                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84758.380819                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84786.030359                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 718                       # number of writebacks
system.l21.writebacks::total                      718                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1072                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1085                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1074                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1087                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1074                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1087                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     82501694                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     83535085                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       138414                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       138414                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     82640108                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     83673499                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     82640108                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     83673499                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196014                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197920                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.196308                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198213                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.196308                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198213                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76960.535448                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76990.861751                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        69207                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        69207                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76946.096834                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76976.540018                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76946.096834                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76976.540018                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952976                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001542078                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015175.207243                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534461                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534478                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534478                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534478                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534478                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721396                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21860.835567                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.458313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.541687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872884                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127116                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757007                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757007                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15996                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    720413291                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    720413291                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    720413291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    720413291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    720413291                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    720413291                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45037.089960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45037.089960                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45037.089960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45037.089960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45037.089960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45037.089960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu0.dcache.writebacks::total             1947                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    221686095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    221686095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    221686095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221686095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    221686095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221686095                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30455.570133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30455.570133                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30455.570133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30455.570133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30455.570133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30455.570133                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.965812                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999867763                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015862.425403                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.965812                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1713487                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1713487                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1713487                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1713487                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1713487                       # number of overall hits
system.cpu1.icache.overall_hits::total        1713487                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1354446                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1354446                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1354446                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1354446                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1354446                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1354446                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1713503                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1713503                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1713503                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1713503                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1713503                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1713503                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84652.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84652.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84652.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1145149                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1145149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1145149                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88088.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5471                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157488100                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5727                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27499.231709                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.118879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.881121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       732458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        732458                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1798003                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1798003                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1798003                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1798003                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13860                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13860                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14249                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14249                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14249                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14249                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    599163084                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    599163084                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     37843891                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37843891                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    637006975                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    637006975                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    637006975                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    637006975                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1079405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1079405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       732847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       732847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1812252                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1812252                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1812252                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1812252                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012840                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012840                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007863                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007863                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007863                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007863                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43229.659740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43229.659740                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 97285.066838                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97285.066838                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44705.381079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44705.381079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44705.381079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44705.381079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       143589                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 71794.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2580                       # number of writebacks
system.cpu1.dcache.writebacks::total             2580                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8391                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8391                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          387                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8778                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8778                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5469                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5469                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    127771263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    127771263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       155114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       155114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    127926377                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    127926377                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    127926377                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    127926377                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003019                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003019                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003019                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003019                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23362.820077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23362.820077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        77557                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        77557                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23382.631512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23382.631512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23382.631512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23382.631512                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
