
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.52

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    60    0.58    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.29    0.00    0.43 ^ error_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 v _1836_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _1836_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0374_ (net)
                  0.06    0.00    0.39 v mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    60    0.58    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.29    0.00    0.43 ^ error_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ error_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.39    0.39 v rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.10    0.00    0.39 v _1092_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     8    0.09    0.35    0.23    0.62 ^ _1092_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0596_ (net)
                  0.35    0.00    0.62 ^ _1093_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.48    0.38    1.00 ^ _1093_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1045_ (net)
                  0.48    0.00    1.00 ^ _2146_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.22    0.44    1.44 v _2146_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1047_ (net)
                  0.22    0.00    1.44 v _1063_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.62 v _1063_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0577_ (net)
                  0.07    0.00    1.62 v _1065_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.60    0.38    2.01 ^ _1065_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0578_ (net)
                  0.60    0.00    2.01 ^ _1082_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.02    0.10    0.26    2.27 v _1082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0591_ (net)
                  0.10    0.00    2.27 v _1083_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     6    0.05    0.15    0.26    2.53 v _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0592_ (net)
                  0.15    0.00    2.53 v _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.21    2.74 v _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0611_ (net)
                  0.14    0.00    2.74 v _2095_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.14    0.23    0.30    3.04 v _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _1012_ (net)
                  0.23    0.00    3.04 v _2096_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.04    0.24    3.28 ^ _2096_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         rd_data[18] (net)
                  0.04    0.00    3.28 ^ rd_data[18] (out)
                                  3.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    60    0.58    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.29    0.00    0.43 ^ error_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ error_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.39    0.39 v rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.10    0.00    0.39 v _1092_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     8    0.09    0.35    0.23    0.62 ^ _1092_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0596_ (net)
                  0.35    0.00    0.62 ^ _1093_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.48    0.38    1.00 ^ _1093_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1045_ (net)
                  0.48    0.00    1.00 ^ _2146_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.22    0.44    1.44 v _2146_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1047_ (net)
                  0.22    0.00    1.44 v _1063_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.62 v _1063_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0577_ (net)
                  0.07    0.00    1.62 v _1065_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.60    0.38    2.01 ^ _1065_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0578_ (net)
                  0.60    0.00    2.01 ^ _1082_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.02    0.10    0.26    2.27 v _1082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0591_ (net)
                  0.10    0.00    2.27 v _1083_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     6    0.05    0.15    0.26    2.53 v _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0592_ (net)
                  0.15    0.00    2.53 v _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.21    2.74 v _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0611_ (net)
                  0.14    0.00    2.74 v _2095_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.14    0.23    0.30    3.04 v _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _1012_ (net)
                  0.23    0.00    3.04 v _2096_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.04    0.24    3.28 ^ _2096_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         rd_data[18] (net)
                  0.04    0.00    3.28 ^ rd_data[18] (out)
                                  3.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.95e-02   1.02e-02   3.36e-07   1.10e-01  42.5%
Combinational          1.22e-01   2.60e-02   3.19e-07   1.49e-01  57.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-01   3.62e-02   6.55e-07   2.58e-01 100.0%
                          86.0%      14.0%       0.0%
