Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/student/Desktop/1/assgn5/top_isim_beh.exe" -prj "C:/Users/student/Desktop/1/assgn5/top_beh.prj" "work.top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn5/regbank.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn5/datapath.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn5/controller.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn5/top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 40: Size mismatch in connection of port <l>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 42: Size mismatch in connection of port <tisr>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 49: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 50: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 51: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 52: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 53: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 54: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/top.v" Line 32: Size mismatch in connection of port <stl>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 39: Size mismatch in connection of port <l>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/assgn5/datapath.v" Line 41: Size mismatch in connection of port <tisr>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module controller
Compiling module dec
Compiling module dff
Compiling module buffer16
Compiling module rgtr8
Compiling module regfile
Compiling module regbank
Compiling module memory
Compiling module alu
Compiling module ccgen
Compiling module zerodet
Compiling module flagff
Compiling module mux2
Compiling module specreg
Compiling module signxtenbuf
Compiling module pipreg
Compiling module datapath
Compiling module isrmemory
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/student/Desktop/1/assgn5/top_isim_beh.exe
Fuse Memory Usage: 28040 KB
Fuse CPU Usage: 421 ms
