Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 11:25:59 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file IMU_top_control_sets_placed.rpt
| Design       : IMU_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             327 |          111 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |              94 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------------------------------------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |                                   Enable Signal                                  |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------------------------------------------------------+-------------------------+------------------+----------------+
|  inVal              |                                                                                  | cs_nM0                  |                1 |              1 |
|  mmcm/inst/clk_10M  |                                                                                  |                         |                1 |              1 |
| ~mmcm/inst/clk_10M  |                                                                                  | reset_IBUF              |                1 |              2 |
|  mmcm/inst/clk_100M | degrees                                                                          | degrees[7]_i_1_n_0      |                4 |              4 |
|  mmcm/inst/clk_100M | arcTan_count                                                                     | arcTan_count[4]_i_1_n_0 |                1 |              5 |
|  mmcm/inst/clk_100M | degrees                                                                          | degrees[8]_i_1_n_0      |                2 |              5 |
| ~mmcm/inst/clk_10M  |                                                                                  |                         |                2 |              5 |
|  mmcm/inst/clk_100M | arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/CE |                         |                3 |              6 |
| ~mmcm/inst/clk_100M |                                                                                  | reset_IBUF              |                2 |              6 |
| ~mmcm/inst/clk_10M  | bitsOut[5]_i_1_n_0                                                               | inVal[31]_i_1_n_0       |                1 |              6 |
|  mmcm/inst/clk_10M  |                                                                                  | SPI_counter0            |                1 |              8 |
| ~mmcm/inst/clk_10M  | transferVal[15]_i_1_n_0                                                          |                         |                2 |              8 |
|  mmcm/inst/clk_100M | magnY_2s[15]_i_1_n_0                                                             |                         |                5 |             16 |
|  mmcm/inst/clk_10M  | inVal[31]_i_2_n_0                                                                | inVal[31]_i_1_n_0       |               10 |             32 |
|  mmcm/inst/clk_10M  | magnXoffset_2s                                                                   |                         |               10 |             32 |
|  mmcm/inst/clk_10M  | magnYdata_2s[15]_i_1_n_0                                                         |                         |               15 |             32 |
|  mmcm/inst/clk_100M |                                                                                  |                         |              110 |            324 |
+---------------------+----------------------------------------------------------------------------------+-------------------------+------------------+----------------+


