
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
š
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
§
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
°
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
–
Command: %s
53*	vivadotcl2n
Zsynth_design -top combiner_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 777.652 ; gain = 148.391
2default:default
þ
synthesizing module '%s'638*oasys2 
combiner_top2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
472default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ˆ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_0_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
4922default:default8@Z8-3491
Ë
synthesizing module '%s'638*oasys2N
:combiner_top_centre_buffer_0_wgtCent_value__parameterized02default:default2«
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
À
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
132default:default2D
0combiner_top_centre_buffer_0_wgtCent_value_ram_U2default:default2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2«
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
1072default:default8@Z8-3491
¿
synthesizing module '%s'638*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2«
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 256 - type: integer 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2
12default:default2
12default:default2«
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
312default:default8@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys2N
:combiner_top_centre_buffer_0_wgtCent_value__parameterized02default:default2
22default:default2
12default:default2«
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ˆ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_1_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5062default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ˆ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_2_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5202default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default2*
centre_buffer_sum_sq_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5342default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2©
”/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default2)
centre_buffer_count_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5482default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressRange bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 3 - type: integer 
2default:default
³
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_i_buffer2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
772default:default2

i_buffer_U2default:default2)
combiner_top_i_buffer2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5622default:default8@Z8-3491
 
synthesizing module '%s'638*oasys29
%combiner_top_i_buffer__parameterized02default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressRange bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 3 - type: integer 
2default:default
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_i_buffer_ram2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
132default:default2/
combiner_top_i_buffer_ram_U2default:default2-
combiner_top_i_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
1072default:default8@Z8-3491
”
synthesizing module '%s'638*oasys2-
combiner_top_i_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter mem_size bound to: 8 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_i_buffer_ram2default:default2
32default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
312default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_i_buffer__parameterized02default:default2
42default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_p_buffer2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1022default:default2

p_buffer_U2default:default2)
combiner_top_p_buffer2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5762default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys29
%combiner_top_p_buffer__parameterized02default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1202default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_p_buffer_ram2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
132default:default2/
combiner_top_p_buffer_ram_U2default:default2-
combiner_top_p_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1382default:default8@Z8-3491
”
synthesizing module '%s'638*oasys2-
combiner_top_p_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
342default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 12 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_p_buffer_ram2default:default2
52default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
342default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_p_buffer__parameterized02default:default2
62default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1202default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
³
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_c_buffer2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
932default:default2

c_buffer_U2default:default2)
combiner_top_c_buffer2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5932default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys29
%combiner_top_c_buffer__parameterized02default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1122default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_c_buffer_ram2default:default2“
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
132default:default2/
combiner_top_c_buffer_ram_U2default:default2-
combiner_top_c_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1312default:default8@Z8-3491
”
synthesizing module '%s'638*oasys2-
combiner_top_c_buffer_ram2default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
352default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter awidth bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 768 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_c_buffer_ram2default:default2
72default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
352default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_c_buffer__parameterized02default:default2
82default:default2
12default:default2•
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1122default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_udiv_32ns_32ns_32_352default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1192default:default28
$combiner_top_udiv_32ns_32ns_32_35_U12default:default25
!combiner_top_udiv_32ns_32ns_32_352default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6112default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized02default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
132default:default2;
'combiner_top_udiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1532default:default8@Z8-3491
­
synthesizing module '%s'638*oasys29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
242default:default8@Z8-638
è
0Net %s in module/entity %s does not have driver.3422*oasys2
quot_tmp[0]2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
292default:default8@Z8-3848
è
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2
92default:default2
12default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
242default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized02default:default2
102default:default2
12default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_udiv_32ns_32ns_32_352default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1192default:default28
$combiner_top_udiv_32ns_32ns_32_35_U22default:default25
!combiner_top_udiv_32ns_32ns_32_352default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6262default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized22default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
132default:default2;
'combiner_top_udiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1532default:default8@Z8-3491
ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized22default:default2
102default:default2
12default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_udiv_32ns_32ns_32_352default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1192default:default28
$combiner_top_udiv_32ns_32ns_32_35_U32default:default25
!combiner_top_udiv_32ns_32ns_32_352default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6412default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized42default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2 
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
132default:default2;
'combiner_top_udiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1532default:default8@Z8-3491
ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_udiv_32ns_32ns_32_35__parameterized42default:default2
102default:default2
12default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1352default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2 
combiner_top2default:default2
112default:default2
12default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
472default:default8@Z8-256
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_req_din2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_address[31]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_address[30]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[31]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[30]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[29]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[28]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[27]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[26]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[25]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[24]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[23]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[22]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[21]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[20]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[19]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[18]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[17]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[16]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[15]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[14]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[13]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[12]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[11]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[10]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[9]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[8]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[7]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[6]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[5]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[4]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[3]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[2]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[1]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[0]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[31]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[30]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[29]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[28]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[27]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[26]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[25]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[24]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[23]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[22]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[21]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[20]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[19]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[18]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[17]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[16]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[15]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[14]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[13]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[12]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[11]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portB_size[10]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[9]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[8]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[7]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[6]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[5]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[4]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[3]2default:default2
12default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[2]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[1]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_size[0]2default:default2
02default:defaultZ8-3917
‰
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2+
master_portB_req_full_n2default:defaultZ8-3331
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 820.473 ; gain = 191.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
­
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
®
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¬
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ª
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
¡
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
Á
Parsing XDC File [%s]
179*designutils2Š
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.xdc2default:defaultZ20-179
Ä
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.xdc2default:default2
12default:default8@Z12-2286
Ê
Finished Parsing XDC File [%s]
178*designutils2Š
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.730 ; gain = 528.469
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.730 ; gain = 528.469
2default:default
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[31]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[31]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[30]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[30]2default:default2
322default:default2
302default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[29]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[29]2default:default2
322default:default2
292default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[28]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[28]2default:default2
322default:default2
282default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[27]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[27]2default:default2
322default:default2
272default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[26]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[26]2default:default2
322default:default2
262default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[25]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[25]2default:default2
322default:default2
252default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[24]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[24]2default:default2
322default:default2
242default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[23]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[23]2default:default2
322default:default2
232default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[22]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[22]2default:default2
322default:default2
222default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[21]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[21]2default:default2
322default:default2
212default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[20]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[20]2default:default2
322default:default2
202default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[19]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[19]2default:default2
322default:default2
192default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[18]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[18]2default:default2
322default:default2
182default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[17]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[17]2default:default2
322default:default2
172default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[16]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[16]2default:default2
322default:default2
162default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[15]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[15]2default:default2
322default:default2
152default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[14]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[14]2default:default2
322default:default2
142default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[13]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[13]2default:default2
322default:default2
132default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[12]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[12]2default:default2
322default:default2
122default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[11]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[11]2default:default2
322default:default2
112default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[10]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[10]2default:default2
322default:default2
102default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[9]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[9]2default:default2
322default:default2
92default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[8]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[8]2default:default2
322default:default2
82default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[7]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[7]2default:default2
322default:default2
72default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[6]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[6]2default:default2
322default:default2
62default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[5]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[5]2default:default2
322default:default2
52default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[4]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[4]2default:default2
322default:default2
42default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[3]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[3]2default:default2
322default:default2
32default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[2]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[2]2default:default2
322default:default2
22default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[1]2default:default2
322default:default2
312default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
922default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[1]2default:default2
322default:default2
12default:default2¢
‹/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top_udiv_32ns_32ns_32_35.vhd2default:default2
1082default:default8@Z8-3936
ì
merging register '%s' into '%s'3619*oasys2A
-centre_buffer_sum_sq_addr_2_reg_1231_reg[7:0]2default:default2@
,centre_buffer_count_addr_2_reg_1226_reg[7:0]2default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16912default:default8@Z8-4471
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it6_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15642default:default8@Z8-3936
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it5_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15632default:default8@Z8-3936
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it4_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15622default:default8@Z8-3936
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it3_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15612default:default8@Z8-3936
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it2_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15602default:default8@Z8-3936
†
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_538_pp2_it1_reg2default:default2
42default:default2
32default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15592default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it18_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16012default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it17_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16002default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it16_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15992default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it15_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15982default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it14_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15972default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it13_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15962default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it12_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15952default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it11_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15942default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_19_reg_1263_pp4_it10_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15932default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it9_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15932default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it8_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16082default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it7_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16072default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it6_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16062default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it5_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16052default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it4_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16042default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it3_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16032default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it2_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16022default:default8@Z8-3936
ˆ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_19_reg_1263_pp4_it1_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15922default:default8@Z8-3936
ó
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2'
tmp_19_reg_1263_reg2default:default2
322default:default2
102default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15922default:default8@Z8-3936

3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2 
combiner_top2default:defaultZ8-802

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
32default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
42default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
ram_reg2default:defaultZ8-3971
Â
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2 
combiner_top2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1162.715 ; gain = 533.453
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     33 Bit       Adders := 96    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 238   
2default:default
Q
%s*synth2B
.	               31 Bit    Registers := 96    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 81    
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 5     
2default:default
Q
%s*synth2B
.	              384 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	              256 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 94    
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  18 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
8
%s*synth2)
Module combiner_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 78    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  18 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 33    
2default:default
Z
%s*synth2K
7Module combiner_top_centre_buffer_0_wgtCent_value_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 1     
2default:default
f
%s*synth2W
CModule combiner_top_centre_buffer_0_wgtCent_value__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_i_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              256 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_i_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_p_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              384 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_p_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_c_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_c_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module combiner_top_udiv_32ns_32ns_32_35_div 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     33 Bit       Adders := 32    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 69    
2default:default
Q
%s*synth2B
.	               31 Bit    Registers := 32    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 31    
2default:default
]
%s*synth2N
:Module combiner_top_udiv_32ns_32ns_32_35__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
]
%s*synth2N
:Module combiner_top_udiv_32ns_32ns_32_35__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
]
%s*synth2N
:Module combiner_top_udiv_32ns_32ns_32_35__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[1][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[2][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[2][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][9] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[11][10] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][9] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[12][11] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[12][10] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][9] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][12] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][11] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][10] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][9] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][4] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][3] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][2] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][1] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][0] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][13] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][12] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][11] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][10] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][9] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][8] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][7] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][6] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][5] 2default:default29
%combiner_top_udiv_32ns_32ns_32_35_div2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ñ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2'
tmp_27_reg_1181_reg2default:default2
52default:default2
42default:default2Œ
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
20692default:default8@Z8-3936
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portA_address[31]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portA_address[30]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portA_size[31]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portA_size[30]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2(
master_portB_req_din2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_address[31]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_address[30]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[31]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[30]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[29]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[28]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[27]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[26]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[25]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[24]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[23]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[22]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[21]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[20]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[19]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[18]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[17]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[16]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[15]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[14]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[13]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[12]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[11]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2,
master_portB_dataout[10]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[9]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[8]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[7]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2+
master_portB_dataout[6]2default:default2
02default:defaultZ8-3917
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-39172default:default2
1002default:defaultZ17-14
‰
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2+
master_portB_req_full_n2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2'
centres_out_addr[1]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2'
centres_out_addr[0]2default:defaultZ8-3331
w
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2
n[31]2default:defaultZ8-3331
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1173.730 ; gain = 544.469
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
ÿ
%s*synth2ï
Ú+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+
2default:default
€
%s*synth2ð
Û|Module Name                                    | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                     | 
2default:default
ÿ
%s*synth2ï
Ú+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+
2default:default
€
%s*synth2ð
Û|combiner_top_centre_buffer_0_wgtCent_value_ram | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_centre_buffer_0_wgtCent_value_ram/extram | 
2default:default
€
%s*synth2ð
Û|combiner_top_i_buffer_ram                      | ram_reg    | 8 X 32(WRITE_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_i_buffer_ram/extram__1                   | 
2default:default
€
%s*synth2ð
Û|combiner_top_p_buffer_ram                      | ram_reg    | 16 X 32(WRITE_FIRST)   | W | R | 16 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | combiner_top_p_buffer_ram/extram__2                   | 
2default:default
€
%s*synth2ð
Û|combiner_top_c_buffer_ram                      | ram_reg    | 1 K X 32(WRITE_FIRST)  | W |   | 1 K X 32(WRITE_FIRST)  | W | R | Port A and B | 0      | 1      | combiner_top_c_buffer_ram/extram__3                   | 
2default:default
€
%s*synth2ð
Û+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+

2default:default
Æ
%s*synth2¶
¡Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_502_reg[0] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_502_reg[1] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_502_reg[2] 2default:defaultZ8-3333
¢
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2:
&i_4_104/\FSM_onehot_ap_CS_fsm_reg[18] 2default:defaultZ8-3333
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1213.230 ; gain = 583.969
2default:default
þ
%s*synth2î
ÙWrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/combiner_top.xdc
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1213.230 ; gain = 583.969
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1213.230 ; gain = 583.969
2default:default
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
×
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2d
P\centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
×
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2d
P\centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg 2default:defaultZ8-4480
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ù
%s*synth2é
Ô+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ú
%s*synth2ê
Õ|Module Name  | RTL Name                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ù
%s*synth2é
Ô+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[2][31]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[3][31]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[4][31]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[5][31]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[6][31]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[7][31]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[8][31]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[9][31]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[10][31] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][31]     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[2][31]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[3][31]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[4][31]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[5][31]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[6][31]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[7][31]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[8][31]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[9][31]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[10][31] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][31]     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[2][31]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[3][31]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[4][31]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[5][31]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[6][31]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[7][31]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[8][31]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[9][31]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[10][31] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][31]     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/quot_tmp_reg[32][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_tmp_19_reg_1263_pp4_it17_reg[9]                                                          | 17     | 10    | NO           | NO                 | YES               | 10     | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_exitcond2_reg_1144_pp2_it5_reg[0]                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_exitcond_reg_1115_pp1_it5_reg[0]                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_indvar_reg_526_pp1_it6_reg[3]                                                            | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_indvar2_reg_538_pp2_it6_reg[2]                                                           | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
2default:default
ú
%s*synth2ê
Õ|combiner_top | ap_reg_ppstg_exitcond7_reg_1241_pp4_it17_reg[0]                                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ú
%s*synth2ê
Õ+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |   997|
2default:default
?
%s*synth20
|2     |LUT1       |   376|
2default:default
?
%s*synth20
|3     |LUT2       |  3539|
2default:default
?
%s*synth20
|4     |LUT3       |  3001|
2default:default
?
%s*synth20
|5     |LUT4       |   140|
2default:default
?
%s*synth20
|6     |LUT5       |    88|
2default:default
?
%s*synth20
|7     |LUT6       |   202|
2default:default
?
%s*synth20
|8     |RAMB18E1_1 |     5|
2default:default
?
%s*synth20
|9     |RAMB18E1_2 |     1|
2default:default
?
%s*synth20
|10    |RAMB36E1_1 |     1|
2default:default
?
%s*synth20
|11    |RAMB36E1_2 |     1|
2default:default
?
%s*synth20
|12    |SRL16E     |   110|
2default:default
?
%s*synth20
|13    |SRLC32E    |    90|
2default:default
?
%s*synth20
|14    |FDRE       |  6225|
2default:default
?
%s*synth20
|15    |FDSE       |     1|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
©
%s*synth2™
„|      |Instance                                             |Module                                                       |Cells |
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
©
%s*synth2™
„|1     |top                                                  |                                                             | 14777|
2default:default
©
%s*synth2™
„|2     |  combiner_top_udiv_32ns_32ns_32_35_U1               |combiner_top_udiv_32ns_32ns_32_35__parameterized0            |  3384|
2default:default
©
%s*synth2™
„|3     |    combiner_top_udiv_32ns_32ns_32_35_div_U          |combiner_top_udiv_32ns_32ns_32_35_div_9                      |  3384|
2default:default
©
%s*synth2™
„|4     |  combiner_top_udiv_32ns_32ns_32_35_U2               |combiner_top_udiv_32ns_32ns_32_35__parameterized2            |  4560|
2default:default
©
%s*synth2™
„|5     |    combiner_top_udiv_32ns_32ns_32_35_div_U          |combiner_top_udiv_32ns_32ns_32_35_div_8                      |  4560|
2default:default
©
%s*synth2™
„|6     |  combiner_top_udiv_32ns_32ns_32_35_U3               |combiner_top_udiv_32ns_32ns_32_35__parameterized4            |  4512|
2default:default
©
%s*synth2™
„|7     |    combiner_top_udiv_32ns_32ns_32_35_div_U          |combiner_top_udiv_32ns_32ns_32_35_div                        |  4512|
2default:default
©
%s*synth2™
„|8     |  centre_buffer_sum_sq_U                             |combiner_top_centre_buffer_0_wgtCent_value__parameterized0   |   117|
2default:default
©
%s*synth2™
„|9     |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_7             |   117|
2default:default
©
%s*synth2™
„|10    |  centre_buffer_2_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_0 |    45|
2default:default
©
%s*synth2™
„|11    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_6             |    45|
2default:default
©
%s*synth2™
„|12    |  centre_buffer_1_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_1 |    39|
2default:default
©
%s*synth2™
„|13    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_5             |    39|
2default:default
©
%s*synth2™
„|14    |  p_buffer_U                                         |combiner_top_p_buffer__parameterized0                        |   135|
2default:default
©
%s*synth2™
„|15    |    combiner_top_p_buffer_ram_U                      |combiner_top_p_buffer_ram                                    |   135|
2default:default
©
%s*synth2™
„|16    |  i_buffer_U                                         |combiner_top_i_buffer__parameterized0                        |    37|
2default:default
©
%s*synth2™
„|17    |    combiner_top_i_buffer_ram_U                      |combiner_top_i_buffer_ram                                    |    37|
2default:default
©
%s*synth2™
„|18    |  centre_buffer_0_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_2 |    36|
2default:default
©
%s*synth2™
„|19    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_4             |    36|
2default:default
©
%s*synth2™
„|20    |  c_buffer_U                                         |combiner_top_c_buffer__parameterized0                        |    41|
2default:default
©
%s*synth2™
„|21    |    combiner_top_c_buffer_ram_U                      |combiner_top_c_buffer_ram                                    |    41|
2default:default
©
%s*synth2™
„|22    |  centre_buffer_count_U                              |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_3 |   105|
2default:default
©
%s*synth2™
„|23    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram               |   105|
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 2465 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.496 ; gain = 622.234
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
82default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
742default:default2
2942default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:522default:default2
00:00:532default:default2
1584.9802default:default2
859.3282default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1587.996 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Jun  2 23:33:26 20142default:defaultZ17-206