{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/suix2/CPUTop/CPUTop.sv " "Source file: C:/suix2/CPUTop/CPUTop.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463465167276 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463465167276 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/suix2/CPUTop/CPUTop.sv " "Source file: C:/suix2/CPUTop/CPUTop.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463465167336 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463465167336 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/suix2/CPUTop/CPUTop.sv " "Source file: C:/suix2/CPUTop/CPUTop.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463465167396 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463465167396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463465168010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463465168010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 23:06:07 2016 " "Processing started: Mon May 16 23:06:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463465168010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465168010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465168010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1463465168540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463465168550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.sv 18 18 " "Found 18 design units, including 18 entities, in source file cputop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTop " "Found entity 1: CPUTop" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "3 instructionMem " "Found entity 3: instructionMem" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC " "Found entity 4: PC" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "5 Increment " "Found entity 5: Increment" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "6 instDecoder " "Found entity 6: instDecoder" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegisterFile " "Found entity 7: RegisterFile" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder5_32 " "Found entity 8: decoder5_32" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux1024_32 " "Found entity 9: mux1024_32" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg32 " "Found entity 10: reg32" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2_1 " "Found entity 11: mux2_1" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "12 DFlipFlop " "Found entity 12: DFlipFlop" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "13 SRAM " "Found entity 13: SRAM" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "15 AdderSubtractor " "Found entity 15: AdderSubtractor" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "16 func_slt " "Found entity 16: func_slt" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "17 Shifter " "Found entity 17: Shifter" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""} { "Info" "ISGN_ENTITY_NAME" "18 disp " "Found entity 18: disp" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 895 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465177295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CO CPUTop.sv(802) " "Verilog HDL Implicit Net warning at CPUTop.sv(802): created implicit net for \"CO\"" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 802 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_a CPUTop.sv(818) " "Verilog HDL Implicit Net warning at CPUTop.sv(818): created implicit net for \"overflow_a\"" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 818 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_s CPUTop.sv(819) " "Verilog HDL Implicit Net warning at CPUTop.sv(819): created implicit net for \"overflow_s\"" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 819 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUTop " "Elaborating entity \"CPUTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463465177345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 CPUTop.sv(17) " "Verilog HDL assignment warning at CPUTop.sv(17): truncated value with size 32 to match size of target (26)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465177345 "|CPUTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:mycpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:mycpu\"" {  } { { "CPUTop.sv" "mycpu" { Text "C:/suix2/CPUTop/CPUTop.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:mycpu\|RegisterFile:myregfile " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\"" {  } { { "CPUTop.sv" "myregfile" { Text "C:/suix2/CPUTop/CPUTop.sv" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qBar CPUTop.sv(714) " "Verilog HDL or VHDL warning at CPUTop.sv(714): object \"qBar\" assigned a value but never read" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 714 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463465177555 "|CPUTop|CPU:mycpu|RegisterFile:myregfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 CPU:mycpu\|RegisterFile:myregfile\|decoder5_32:mydecoder " "Elaborating entity \"decoder5_32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|decoder5_32:mydecoder\"" {  } { { "CPUTop.sv" "mydecoder" { Text "C:/suix2/CPUTop/CPUTop.sv" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\] " "Elaborating entity \"reg32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\"" {  } { { "CPUTop.sv" "myreg\[0\]" { Text "C:/suix2/CPUTop/CPUTop.sv" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\|DFlipFlop:mydff\[0\] " "Elaborating entity \"DFlipFlop\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\|DFlipFlop:mydff\[0\]\"" {  } { { "CPUTop.sv" "mydff\[0\]" { Text "C:/suix2/CPUTop/CPUTop.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1024_32 CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1 " "Elaborating entity \"mux1024_32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\"" {  } { { "CPUTop.sv" "mux1" { Text "C:/suix2/CPUTop/CPUTop.sv" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM CPU:mycpu\|SRAM:mysram " "Elaborating entity \"SRAM\" for hierarchy \"CPU:mycpu\|SRAM:mysram\"" {  } { { "CPUTop.sv" "mysram" { Text "C:/suix2/CPUTop/CPUTop.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CPU:mycpu\|mux2_1:reg2ALUMux1\[0\] " "Elaborating entity \"mux2_1\" for hierarchy \"CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\"" {  } { { "CPUTop.sv" "reg2ALUMux1\[0\]" { Text "C:/suix2/CPUTop/CPUTop.sv" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:mycpu\|ALU:myalu " "Elaborating entity \"ALU\" for hierarchy \"CPU:mycpu\|ALU:myalu\"" {  } { { "CPUTop.sv" "myalu" { Text "C:/suix2/CPUTop/CPUTop.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(816) " "Verilog HDL assignment warning at CPUTop.sv(816): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryout CPUTop.sv(821) " "Inferred latch for \"carryout\" at CPUTop.sv(821)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 821 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow CPUTop.sv(820) " "Inferred latch for \"overflow\" at CPUTop.sv(820)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[0\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[0\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[1\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[1\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[2\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[2\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[3\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[3\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[4\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[4\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[5\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[5\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[6\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[6\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[7\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[7\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[8\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[8\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[9\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[9\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[10\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[10\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[11\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[11\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[12\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[12\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[13\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[13\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[14\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[14\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[15\] CPUTop.sv(799) " "Inferred latch for \"tempres\[0\]\[15\]\" at CPUTop.sv(799)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465177975 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor CPU:mycpu\|ALU:myalu\|AdderSubtractor:addsub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"CPU:mycpu\|ALU:myalu\|AdderSubtractor:addsub\"" {  } { { "CPUTop.sv" "addsub" { Text "C:/suix2/CPUTop/CPUTop.sv" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465177995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_slt CPU:mycpu\|ALU:myalu\|func_slt:funcslt " "Elaborating entity \"func_slt\" for hierarchy \"CPU:mycpu\|ALU:myalu\|func_slt:funcslt\"" {  } { { "CPUTop.sv" "funcslt" { Text "C:/suix2/CPUTop/CPUTop.sv" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(869) " "Verilog HDL assignment warning at CPUTop.sv(869): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465178025 "|CPUTop|CPU:mycpu|ALU:myalu|func_slt:funcslt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter CPU:mycpu\|ALU:myalu\|Shifter:shif " "Elaborating entity \"Shifter\" for hierarchy \"CPU:mycpu\|ALU:myalu\|Shifter:shif\"" {  } { { "CPUTop.sv" "shif" { Text "C:/suix2/CPUTop/CPUTop.sv" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(881) " "Verilog HDL assignment warning at CPUTop.sv(881): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465178025 "|CPUTop|CPU:mycpu|ALU:myalu|Shifter:shif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPUTop.sv(884) " "Verilog HDL assignment warning at CPUTop.sv(884): truncated value with size 32 to match size of target (2)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465178035 "|CPUTop|CPU:mycpu|ALU:myalu|Shifter:shif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:mycpu\|PC:mypc " "Elaborating entity \"PC\" for hierarchy \"CPU:mycpu\|PC:mypc\"" {  } { { "CPUTop.sv" "mypc" { Text "C:/suix2/CPUTop/CPUTop.sv" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem CPU:mycpu\|instructionMem:myinstmem " "Elaborating entity \"instructionMem\" for hierarchy \"CPU:mycpu\|instructionMem:myinstmem\"" {  } { { "CPUTop.sv" "myinstmem" { Text "C:/suix2/CPUTop/CPUTop.sv" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment CPU:mycpu\|Increment:myinc " "Elaborating entity \"Increment\" for hierarchy \"CPU:mycpu\|Increment:myinc\"" {  } { { "CPUTop.sv" "myinc" { Text "C:/suix2/CPUTop/CPUTop.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(667) " "Verilog HDL assignment warning at CPUTop.sv(667): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465178065 "|CPUTop|CPU:mycpu|Increment:myinc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDecoder CPU:mycpu\|instDecoder:mydecoder " "Elaborating entity \"instDecoder\" for hierarchy \"CPU:mycpu\|instDecoder:mydecoder\"" {  } { { "CPUTop.sv" "mydecoder" { Text "C:/suix2/CPUTop/CPUTop.sv" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 CPUTop.sv(692) " "Verilog HDL assignment warning at CPUTop.sv(692): truncated value with size 4 to match size of target (3)" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463465178085 "|CPUTop|CPU:mycpu|instDecoder:mydecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:mydisp " "Elaborating entity \"disp\" for hierarchy \"disp:mydisp\"" {  } { { "CPUTop.sv" "mydisp" { Text "C:/suix2/CPUTop/CPUTop.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465178095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s784 " "Found entity 1: altsyncram_s784" {  } { { "db/altsyncram_s784.tdf" "" { Text "C:/suix2/CPUTop/db/altsyncram_s784.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/suix2/CPUTop/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/suix2/CPUTop/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hai " "Found entity 1: cntr_hai" {  } { { "db/cntr_hai.tdf" "" { Text "C:/suix2/CPUTop/db/cntr_hai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/suix2/CPUTop/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/suix2/CPUTop/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/suix2/CPUTop/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/suix2/CPUTop/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465180983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465180983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/suix2/CPUTop/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465181053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465181053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/suix2/CPUTop/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465181123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465181123 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465181739 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1463465181879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.05.16.23:06:25 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl " "2016.05.16.23:06:25 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465185634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465187719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465187859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465189477 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1463465190165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde1f2870/alt_sld_fab.v" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190735 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/suix2/CPUTop/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463465190825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465190825 ""}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463465191856 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[0\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[1\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[2\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[3\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[4\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[5\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[6\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[7\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[8\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[9\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[10\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[11\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[12\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[13\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[14\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[15\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[16\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[16\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[17\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[17\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[18\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[18\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[19\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[19\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[20\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[20\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[21\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[21\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[22\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[22\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[23\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[23\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[24\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[24\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[25\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[25\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[26\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[26\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[28\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[28\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[29\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[29\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[30\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[30\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[31\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[31\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[0\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[1\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[2\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[3\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[4\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[5\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[6\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[7\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[8\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[9\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[10\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[11\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[12\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[13\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[14\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[15\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 773 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1463465192896 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1463465192896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1463465197269 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[0\] CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[0\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[1\] CPU:mycpu\|mux2_1:reg2ALUMux1\[1\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[1\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[1\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[2\] CPU:mycpu\|mux2_1:reg2ALUMux1\[2\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[2\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[2\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[3\] CPU:mycpu\|mux2_1:reg2ALUMux1\[3\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[3\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[3\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[4\] CPU:mycpu\|mux2_1:reg2ALUMux1\[4\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[4\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[4\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[5\] CPU:mycpu\|mux2_1:reg2ALUMux1\[5\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[5\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[5\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[6\] CPU:mycpu\|mux2_1:reg2ALUMux1\[6\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[6\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[6\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[7\] CPU:mycpu\|mux2_1:reg2ALUMux1\[7\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[7\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[7\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[8\] CPU:mycpu\|mux2_1:reg2ALUMux1\[8\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[8\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[8\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[9\] CPU:mycpu\|mux2_1:reg2ALUMux1\[9\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[9\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[9\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[10\] CPU:mycpu\|mux2_1:reg2ALUMux1\[10\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[10\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[10\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[11\] CPU:mycpu\|mux2_1:reg2ALUMux1\[11\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[11\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[11\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[12\] CPU:mycpu\|mux2_1:reg2ALUMux1\[12\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[12\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[12\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[13\] CPU:mycpu\|mux2_1:reg2ALUMux1\[13\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[13\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[13\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[14\] CPU:mycpu\|mux2_1:reg2ALUMux1\[14\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[14\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[14\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[15\] CPU:mycpu\|mux2_1:reg2ALUMux1\[15\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[15\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[15\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[0\] CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[0\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[1\] CPU:mycpu\|mux2_1:reg2ALUMux1\[1\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[1\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[1\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[2\] CPU:mycpu\|mux2_1:reg2ALUMux1\[2\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[2\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[2\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[3\] CPU:mycpu\|mux2_1:reg2ALUMux1\[3\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[3\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[3\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[4\] CPU:mycpu\|mux2_1:reg2ALUMux1\[4\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[4\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[4\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[5\] CPU:mycpu\|mux2_1:reg2ALUMux1\[5\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[5\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[5\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[6\] CPU:mycpu\|mux2_1:reg2ALUMux1\[6\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[6\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[6\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[7\] CPU:mycpu\|mux2_1:reg2ALUMux1\[7\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[7\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[7\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[8\] CPU:mycpu\|mux2_1:reg2ALUMux1\[8\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[8\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[8\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[9\] CPU:mycpu\|mux2_1:reg2ALUMux1\[9\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[9\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[9\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[10\] CPU:mycpu\|mux2_1:reg2ALUMux1\[10\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[10\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[10\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[11\] CPU:mycpu\|mux2_1:reg2ALUMux1\[11\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[11\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[11\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[12\] CPU:mycpu\|mux2_1:reg2ALUMux1\[12\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[12\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[12\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[13\] CPU:mycpu\|mux2_1:reg2ALUMux1\[13\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[13\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[13\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[14\] CPU:mycpu\|mux2_1:reg2ALUMux1\[14\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[14\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[14\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[15\] CPU:mycpu\|mux2_1:reg2ALUMux1\[15\]\|out " "Converted the fan-out from the tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[15\]\" to the node \"CPU:mycpu\|mux2_1:reg2ALUMux1\[15\]\|out\" into an OR gate" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 736 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1463465197424 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1463465197424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[0\]~30 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[0\]~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197504 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197504 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197504 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197504 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197504 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[1\]~34 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[1\]~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[2\]~36 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[2\]~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[3\]~38 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[3\]~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[4\]~40 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[4\]~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[5\]~42 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[5\]~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197514 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197524 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[6\]~44 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[6\]~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[7\]~46 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[7\]~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[10\]~52 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[10\]~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197534 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7096 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197544 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197554 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9096 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[11\]~54 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[11\]~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197564 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197574 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7097 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197584 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9097 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[12\]~56 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[12\]~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197594 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197604 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7098 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197614 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9098 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197624 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[13\]~58 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[13\]~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197634 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7099 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197644 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197654 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9099 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[14\]~60 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[14\]~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197664 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197674 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197684 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[15\]~62 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[15\]~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197694 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197704 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197714 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197724 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197734 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197744 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6096 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197754 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8096 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197764 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197774 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6097 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197784 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8097 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197794 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197804 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6098 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197814 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8098 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197824 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197834 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6099 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197844 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8099 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197854 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197864 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197874 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197884 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197894 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197904 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197914 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[8\]~48 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[8\]~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197924 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197934 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197944 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[9\]~50 " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[9\]~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_40 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_40" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 799 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197954 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197964 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197974 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~8967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~8967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~9607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~9607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _subnet_pin_37 " "Ports D and ENA on the latch are fed by the same signal _subnet_pin_37" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463465197984 ""}  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 777 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463465197984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[7\] GND " "Pin \"cpuout\[7\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[8\] GND " "Pin \"cpuout\[8\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[9\] GND " "Pin \"cpuout\[9\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[10\] GND " "Pin \"cpuout\[10\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[11\] GND " "Pin \"cpuout\[11\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[12\] GND " "Pin \"cpuout\[12\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[13\] GND " "Pin \"cpuout\[13\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[14\] GND " "Pin \"cpuout\[14\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[15\] GND " "Pin \"cpuout\[15\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[16\] GND " "Pin \"cpuout\[16\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[17\] GND " "Pin \"cpuout\[17\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[18\] GND " "Pin \"cpuout\[18\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[19\] GND " "Pin \"cpuout\[19\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[20\] GND " "Pin \"cpuout\[20\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[21\] GND " "Pin \"cpuout\[21\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[22\] GND " "Pin \"cpuout\[22\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[23\] GND " "Pin \"cpuout\[23\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[24\] GND " "Pin \"cpuout\[24\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[25\] GND " "Pin \"cpuout\[25\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[26\] GND " "Pin \"cpuout\[26\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[27\] GND " "Pin \"cpuout\[27\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[28\] GND " "Pin \"cpuout\[28\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[29\] GND " "Pin \"cpuout\[29\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[30\] GND " "Pin \"cpuout\[30\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[31\] GND " "Pin \"cpuout\[31\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/suix2/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463465204628 "|CPUTop|cpuout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1463465204628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19477 " "Implemented 19477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463465212998 ""} { "Info" "ICUT_CUT_TM_OPINS" "245 " "Implemented 245 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463465212998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19229 " "Implemented 19229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463465212998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463465212998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463465215370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 23:06:55 2016 " "Processing ended: Mon May 16 23:06:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463465215370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463465215370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463465215370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463465215370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1463465216960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463465216960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 23:06:56 2016 " "Processing started: Mon May 16 23:06:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463465216960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1463465216960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1463465216970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1463465217120 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465218871 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219121 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219171 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 187 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 187 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1463465219291 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1463465219301 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "64 " "Attempting to remove 64 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_0_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_0_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_10_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_10_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_11_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_11_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_12_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_12_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_13_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_13_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_14_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_14_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_15_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_15_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_16_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_16_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_17_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_17_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_18_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_18_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_19_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_19_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_1_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_1_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_20_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_20_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_21_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_21_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_22_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_22_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_23_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_23_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_24_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_24_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_25_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_25_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_26_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_26_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_27_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_27_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_28_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_28_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_29_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_29_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_2_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_2_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_30_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_30_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_31_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_31_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_3_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_3_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_4_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_4_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_5_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_5_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_6_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_6_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_7_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_7_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_8_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_8_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R1RD_9_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_9_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_0_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_0_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_10_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_10_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_11_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_11_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_12_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_12_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_13_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_13_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_14_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_14_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_15_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_15_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_16_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_16_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_17_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_17_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_18_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_18_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_19_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_19_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_1_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_1_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_20_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_20_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_21_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_21_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_22_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_22_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_23_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_23_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_24_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_24_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_25_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_25_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_26_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_26_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_27_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_27_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_28_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_28_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_29_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_29_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_2_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_2_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_30_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_30_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_31_~output " "Removed I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_31_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_3_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_3_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_4_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_4_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_5_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_5_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_6_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_6_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_7_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_7_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_8_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_8_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.mycpu_myregfile_R2RD_9_~output " "Failed to remove I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_9_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Design Software" 0 -1 1463465219331 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_0_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_0_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_10_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_10_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_11_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_11_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_12_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_12_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_13_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_13_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_14_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_14_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_15_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_15_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_1_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_1_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_2_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_2_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_3_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_3_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_4_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_4_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_5_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_5_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_6_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_6_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_7_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_7_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_8_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_8_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_9_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R1RD_9_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_0_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_0_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_10_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_10_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_11_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_11_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_12_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_12_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_13_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_13_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_14_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_14_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_15_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_15_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_1_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_1_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_2_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_2_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_3_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_3_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_4_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_4_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_5_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_5_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_6_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_6_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_7_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_7_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_8_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_8_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_9_~output Top " "I/O cell \"pre_syn.bp.mycpu_myregfile_R2RD_9_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1463465219331 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Design Software" 0 -1 1463465219331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463465219591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1463465219591 ""}
{ "Error" "EAMERGE_PARTITION_WITH_PIN_TOP" "Top " "Partition \"Top\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" { { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_0_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_0_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_10_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_10_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_11_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_11_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_12_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_12_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_13_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_13_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_14_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_14_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_15_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_15_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_1_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_1_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_2_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_2_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_3_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_3_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_4_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_4_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_5_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_5_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_6_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_6_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_7_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_7_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_8_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_8_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R1RD_9_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R1RD_9_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_0_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_0_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_10_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_10_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_11_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_11_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_12_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_12_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_13_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_13_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_14_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_14_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_15_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_15_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_1_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_1_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_2_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_2_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_3_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_3_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_4_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_4_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_5_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_5_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_6_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_6_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_7_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_7_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_8_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_8_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.mycpu_myregfile_R2RD_9_ Top <nothing> " "Output port \"pre_syn.bp.mycpu_myregfile_R2RD_9_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1463465219831 ""}  } {  } 0 35030 "Partition \"%1!s!\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" 0 0 "Design Software" 0 -1 1463465219831 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_0_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_0_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_10_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_10_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_11_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_11_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_12_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_12_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_13_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_13_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_14_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_14_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_15_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_15_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_1_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_1_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_2_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_2_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_3_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_3_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_4_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_4_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_5_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_5_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_6_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_6_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_7_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_7_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_8_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_8_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R1RD_9_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R1RD_9_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_0_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_0_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_10_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_10_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_11_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_11_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_12_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_12_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_13_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_13_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_14_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_14_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_15_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_15_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_1_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_1_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_2_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_2_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_3_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_3_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_4_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_4_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_5_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_5_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_6_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_6_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_7_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_7_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_8_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_8_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.mycpu_myregfile_R2RD_9_~output " "Output port O of I/O output buffer \"pre_syn.bp.mycpu_myregfile_R2RD_9_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Design Software" 0 -1 1463465219872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Partition Merge 65 s 34 s Quartus Prime " "Quartus Prime Partition Merge was unsuccessful. 65 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463465220262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 23:07:00 2016 " "Processing ended: Mon May 16 23:07:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463465220262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463465220262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463465220262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1463465220262 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Rapid Recompile 67 s 8378 s " "Quartus Prime Rapid Recompile was unsuccessful. 67 errors, 8378 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1463465220886 ""}
