// Seed: 1450900645
module module_0 (
    input wand id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    output supply0 id_11,
    output wand id_12,
    output wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output uwire id_19,
    input uwire id_20,
    input wor id_21,
    input wor id_22,
    input uwire id_23,
    output logic id_24,
    output uwire id_25,
    output tri id_26,
    output wand id_27
    , id_34,
    input wire id_28,
    input wor id_29,
    input supply0 id_30,
    output supply1 id_31,
    input wand id_32
);
  always id_4 = 1'h0;
  always id_24 <= 1;
  module_0 modCall_1 (
      id_32,
      id_3
  );
  assign modCall_1.type_4 = 0;
endmodule
