#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Fri Apr 11 04:44:54 2025
# Process ID         : 135300
# Current directory  : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1
# Command line       : vivado -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/alchitry_top.vds
# Journal file       : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/vivado.jou
# Running On         : fedora
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency      : 1334.812 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16487 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25077 MB
# Available Virtual  : 18133 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 135310
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.266 ; gain = 426.832 ; free physical = 1020 ; free virtual = 16347
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2119.234 ; gain = 502.801 ; free physical = 930 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2137.047 ; gain = 520.613 ; free physical = 931 ; free virtual = 16259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2137.047 ; gain = 520.613 ; free physical = 931 ; free virtual = 16259
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.047 ; gain = 0.000 ; free physical = 931 ; free virtual = 16259
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.797 ; gain = 0.000 ; free physical = 913 ; free virtual = 16241
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.797 ; gain = 0.000 ; free physical = 913 ; free virtual = 16241
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2284.797 ; gain = 668.363 ; free physical = 923 ; free virtual = 16251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.801 ; gain = 676.367 ; free physical = 923 ; free virtual = 16251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.801 ; gain = 676.367 ; free physical = 923 ; free virtual = 16251
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'debugger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE8 |               000000000000000001 |                            00000
                 iSTATE6 |               000000000000000010 |                            00001
                 iSTATE4 |               000000000000000100 |                            00010
                 iSTATE2 |               000000000000001000 |                            00011
                iSTATE15 |               000000000000010000 |                            00100
                iSTATE14 |               000000000000100000 |                            00101
                iSTATE11 |               000000000001000000 |                            00110
                iSTATE10 |               000000000010000000 |                            00111
                iSTATE13 |               000000000100000000 |                            01000
                iSTATE12 |               000000001000000000 |                            01001
                 iSTATE9 |               000000010000000000 |                            01010
                 iSTATE7 |               000000100000000000 |                            01011
                 iSTATE1 |               000001000000000000 |                            01100
                 iSTATE0 |               000010000000000000 |                            01101
                  iSTATE |               000100000000000000 |                            01110
                iSTATE16 |               001000000000000000 |                            01111
                 iSTATE5 |               010000000000000000 |                            10000
                 iSTATE3 |               100000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'one-hot' in module 'debugger'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.801 ; gain = 676.367 ; free physical = 921 ; free virtual = 16250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	  18 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	  18 Input    6 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 3     
	  18 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	  18 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 11    
	  18 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2292.801 ; gain = 676.367 ; free physical = 883 ; free virtual = 16228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-------------------------------+---------------+----------------+
|Module Name  | RTL Object                    | Depth x Width | Implemented As | 
+-------------+-------------------------------+---------------+----------------+
|debugger     | TEXT_CORRECT_BUTTON           | 32x7          | LUT            | 
|debugger     | TEXT_MOTOR_DIRECTION          | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_CORRECT_BUTTON  | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_MOTOR_DIRECTION | 32x7          | LUT            | 
+-------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2314.801 ; gain = 698.367 ; free physical = 816 ; free virtual = 16150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2354.848 ; gain = 738.414 ; free physical = 777 ; free virtual = 16110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2354.848 ; gain = 738.414 ; free physical = 777 ; free virtual = 16110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    14|
|4     |LUT3 |    19|
|5     |LUT4 |    37|
|6     |LUT5 |    64|
|7     |LUT6 |    58|
|8     |FDRE |    99|
|9     |FDSE |     5|
|10    |IBUF |     3|
|11    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.660 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2499.660 ; gain = 735.477 ; free physical = 652 ; free virtual = 15986
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2499.668 ; gain = 883.227 ; free physical = 652 ; free virtual = 15986
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 15986
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.688 ; gain = 0.000 ; free physical = 823 ; free virtual = 16157
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 328665bc
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 2555.688 ; gain = 964.004 ; free physical = 820 ; free virtual = 16154
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1593.411; main = 1498.688; forked = 269.623
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3919.875; main = 2555.691; forked = 1565.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.699 ; gain = 0.000 ; free physical = 820 ; free virtual = 16154
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 04:45:56 2025...
