;redcode
;assert 1
	SPL 0, 202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 9
	SPL 0, 9
	SUB #12, @200
	ADD <-0, 8
	MOV -7, <-20
	SUB 1, 1
	SUB -7, <-120
	SUB @-127, 100
	SUB #30, 9
	SUB -3, 0
	ADD #278, @0
	ADD #278, @0
	SPL 1, #40
	SUB #72, @200
	SUB @-127, 100
	SUB -7, <-120
	SUB @127, 106
	SLT 201, 600
	SUB 210, -60
	SUB 210, -60
	ADD 0, 29
	SUB 310, 70
	SUB 310, 70
	JMZ -7, @-20
	SLT 20, @12
	JMP -100, -8
	DJN 0, 729
	SUB #30, 0
	JMZ @-0, 8
	SUB -100, -8
	SUB #30, 0
	SUB -100, -8
	SLT 281, 600
	SUB @0, 0
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, 202
	SPL 0, 202
	CMP -207, <-120
	CMP -207, <-120
	JMP 4, 709
