Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:19:08 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_clock_utilization -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/clock_util.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    0 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    0 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------+------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                   | Net                                            |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------+------------------------------------------------||
| 0        | LUT6/O          | None       | SLICE_X44Y58/D6LUT | X0Y1         |          32 |               0 |              |       | resultrecieveinst/temp_id01a_reg[15]_i_1/O   | resultrecieveinst/temp_id01a_reg[15]_i_1_n_0   - Static -
| 1        | LUT6/O          | None       | SLICE_X33Y39/A6LUT | X0Y0         |          28 |               0 |              |       | ConfigMemoryInst/temp_origx_reg[27]_i_1/O    | ConfigMemoryInst/temp_origx_reg[27]_i_1_n_0    - Static -
| 2        | LUT6/O          | None       | SLICE_X34Y39/A6LUT | X0Y0         |          28 |               0 |              |       | ConfigMemoryInst/temp_origy_reg[27]_i_1/O    | ConfigMemoryInst/temp_origy_reg[27]_i_1_n_0    - Static -
| 3        | LUT6/O          | None       | SLICE_X34Y42/B6LUT | X0Y0         |          28 |               0 |              |       | ConfigMemoryInst/temp_origz_reg[27]_i_1/O    | ConfigMemoryInst/temp_origz_reg[27]_i_1_n_0    - Static -
| 4        | LUT6/O          | None       | SLICE_X37Y31/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m11_reg[15]_i_1/O      | ConfigMemoryInst/temp_m11_reg[15]_i_1_n_0      - Static -
| 5        | LUT6/O          | None       | SLICE_X37Y33/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m12_reg[15]_i_1/O      | ConfigMemoryInst/temp_m12_reg[15]_i_1_n_0      - Static -
| 6        | LUT6/O          | None       | SLICE_X36Y28/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m13_reg[15]_i_1/O      | ConfigMemoryInst/temp_m13_reg[15]_i_1_n_0      - Static -
| 7        | LUT6/O          | None       | SLICE_X37Y46/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m21_reg[15]_i_1/O      | ConfigMemoryInst/temp_m21_reg[15]_i_1_n_0      - Static -
| 8        | LUT6/O          | None       | SLICE_X34Y42/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m22_reg[15]_i_1/O      | ConfigMemoryInst/temp_m22_reg[15]_i_1_n_0      - Static -
| 9        | LUT6/O          | None       | SLICE_X37Y42/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m23_reg[15]_i_1/O      | ConfigMemoryInst/temp_m23_reg[15]_i_1_n_0      - Static -
| 10       | LUT6/O          | None       | SLICE_X21Y37/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m31_reg[15]_i_1/O      | ConfigMemoryInst/temp_m31_reg[15]_i_1_n_0      - Static -
| 11       | LUT6/O          | None       | SLICE_X20Y32/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m32_reg[15]_i_1/O      | ConfigMemoryInst/temp_m32_reg[15]_i_1_n_0      - Static -
| 12       | LUT6/O          | None       | SLICE_X21Y41/A6LUT | X0Y0         |          16 |               0 |              |       | ConfigMemoryInst/temp_m33_reg[15]_i_1/O      | ConfigMemoryInst/temp_m33_reg[15]_i_1_n_0      - Static -
| 13       | LUT5/O          | None       | SLICE_X41Y43/A5LUT | X0Y0         |          15 |               0 |              |       | raygencontinst/temp_count_reg[14]_i_2/O      | raygencontinst/temp_count_reg[14]_i_2_n_0      - Static -
| 14       | LUT6/O          | None       | SLICE_X42Y47/C6LUT | X0Y0         |           1 |               0 |              |       | raygencontinst/temp_active_reg_i_2/O         | raygencontinst/temp_active_reg_i_2_n_0         - Static -
| 15       | LUT4/O          | None       | SLICE_X41Y43/A6LUT | X0Y0         |           1 |               0 |              |       | raygencontinst/temp_groupID_reg[0]_i_2/O     | raygencontinst/temp_groupID_reg[0]_i_2_n_0     - Static -
| 16       | LUT4/O          | None       | SLICE_X41Y45/B6LUT | X0Y0         |           1 |               0 |              |       | raygencontinst/temp_groupID_reg[1]_i_2/O     | raygencontinst/temp_groupID_reg[1]_i_2_n_0     - Static -
| 17       | LUT6/O          | None       | SLICE_X43Y47/B6LUT | X0Y0         |           1 |               0 |              |       | raygencontinst/temp_raygroupvalid0_reg_i_2/O | raygencontinst/temp_raygroupvalid0_reg_i_2_n_0 - Static -
| 18       | LUT6/O          | None       | SLICE_X41Y46/C6LUT | X0Y0         |           1 |               0 |              |       | raygencontinst/temp_raygroupvalid1_reg_i_2/O | raygencontinst/temp_raygroupvalid1_reg_i_2_n_0 - Static -
| 19       | LUT6/O          | None       | SLICE_X39Y45/C6LUT | X0Y0         |           1 |               0 |              |       | raysendinst/temp_rgAddrValid_reg_i_1/O       | raysendinst/temp_rgAddrValid_reg_i_1_n_0       - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------+------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2500 |  118 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3200 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |   26 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of IO Primitives which is load of clock spine

# Location of clock ports
