Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 15:24:46 2020
| Host         : DESKTOP-UM4PI0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_vip/u_digital_recognition/col_cnt_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vip/u_digital_recognition/col_cnt_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vip/u_digital_recognition/col_cnt_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vip/u_digital_recognition/col_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vip/u_digital_recognition/row_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vip/u_digital_recognition/row_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vip/u_digital_recognition/row_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vip/u_digital_recognition/row_cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_vip/u_projection/cur_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_vip/u_projection/cur_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_vip/u_projection/cur_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_vip/u_projection/project_done_flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.802        0.000                      0                 1731        0.094        0.000                      0                 1731       -0.155       -0.155                       1                   967  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
clk_10/inst/clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                               4.773        0.000                      0                  254        0.109        0.000                      0                  254        3.000        0.000                       0                   201  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
clk_10/inst/clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               3.127        0.000                      0                  179        0.124        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0                               0.802        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             8.159        0.000                      0                  374        0.140        0.000                      0                  374        9.022        0.000                       0                   234  
sys_clk_pin                                        3.878        0.000                      0                  633        0.094        0.000                      0                  633        3.750        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_1        6.585        0.000                      0                    9        0.102        0.000                      0                    9  
clk_out1_clk_wiz_1  PixelClkIO                4.956        0.000                      0                   38        0.231        0.000                      0                   38  
clk_out1_clk_wiz_1  sys_clk_pin               4.041        0.000                      0                   38        0.154        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.454        0.000                      0                    4        0.443        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.273ns (27.797%)  route 3.307ns (72.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.788     6.195    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.491    11.491    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.524    10.968    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.273ns (27.797%)  route 3.307ns (72.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.788     6.195    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.491    11.491    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[7]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.524    10.968    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.273ns (27.797%)  route 3.307ns (72.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.788     6.195    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.491    11.491    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.524    10.968    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.273ns (27.797%)  route 3.307ns (72.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.788     6.195    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.491    11.491    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[9]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.524    10.968    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    10.969    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[4]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    10.969    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    10.969    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[0]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    11.064    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[1]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    11.064    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.273ns (29.679%)  route 3.016ns (70.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.615     1.615    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg[5]/Q
                         net (fo=5, routed)           0.884     2.977    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata_reg_n_0_[5]
    SLICE_X30Y17         LUT4 (Prop_lut4_I0_O)        0.323     3.300 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2/O
                         net (fo=4, routed)           0.856     4.157    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[9]_i_2_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.348     4.505 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/hdata[10]_i_2/O
                         net (fo=21, routed)          0.778     5.283    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.407 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1/O
                         net (fo=10, routed)          0.498     5.905    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.492    11.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X29Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[2]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    11.064    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.500%)  route 0.183ns (56.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X29Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[7]/Q
                         net (fo=3, routed)           0.183     0.880    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[7]
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.771    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.569     0.569    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y41          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.775    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y41          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y41          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.075     0.644    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.141     0.708 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.773    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.567    
    SLICE_X0Y37          FDPE (Hold_fdpe_C_D)         0.075     0.642    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.587     0.587    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.053     0.781    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.826 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.826    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X37Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.856     0.856    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     0.692    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.974%)  route 0.124ns (43.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X28Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[4]/Q
                         net (fo=4, routed)           0.124     0.843    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[4]
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.705    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X29Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/Q
                         net (fo=3, routed)           0.140     0.837    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[1]
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.697    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.138%)  route 0.191ns (53.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.560     0.560    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X28Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/Q
                         net (fo=3, routed)           0.191     0.915    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[8]
    SLICE_X30Y19         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.825     0.825    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X30Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.774    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.559     0.559    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[6]/Q
                         net (fo=3, routed)           0.132     0.832    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[6]
    SLICE_X30Y19         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.825     0.825    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/CLK
                         clock pessimism             -0.253     0.572    
    SLICE_X30Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.657%)  route 0.136ns (45.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X28Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/Q
                         net (fo=4, routed)           0.136     0.856    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[5]
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.703    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.709%)  route 0.125ns (43.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.554     0.554    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X28Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/Q
                         net (fo=2, routed)           0.125     0.843    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[0]
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.690    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y17     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y18     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y18     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y17     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y18     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y21     MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_delay_reg[5]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_delay_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y22     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.716ns (26.590%)  route 4.738ns (73.410%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 7.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.504     2.731    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.353     3.084 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.682     3.766    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.152     3.918 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.383     4.301    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.577     7.307    MIPI_Camera_IIC/clk_out1
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.500     7.807    
                         clock uncertainty           -0.074     7.733    
    SLICE_X35Y10         FDCE (Setup_fdce_C_D)       -0.305     7.428    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.428    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.688ns (27.705%)  route 4.405ns (72.295%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 f  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 f  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.500     2.727    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.353     3.080 r  MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.736     3.816    MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.940 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     3.940    MIPI_Camera_IIC/iic_sda_o
    SLICE_X34Y11         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X34Y11         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.500     7.806    
                         clock uncertainty           -0.074     7.732    
    SLICE_X34Y11         FDPE (Setup_fdpe_C_D)        0.077     7.809    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.564ns (26.815%)  route 4.268ns (73.185%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.504     2.731    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.353     3.084 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     3.680    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X34Y11         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X34Y11         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.500     7.806    
                         clock uncertainty           -0.074     7.732    
    SLICE_X34Y11         FDPE (Setup_fdpe_C_CE)      -0.169     7.563    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.688ns (28.055%)  route 4.329ns (71.945%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 7.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.655     2.882    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.353     3.235 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.505     3.740    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.864    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.577     7.307    MIPI_Camera_IIC/clk_out1
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.500     7.807    
                         clock uncertainty           -0.074     7.733    
    SLICE_X35Y10         FDCE (Setup_fdce_C_D)        0.029     7.762    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.714ns (28.365%)  route 4.329ns (71.635%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 7.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.655     2.882    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.353     3.235 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.505     3.740    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.150     3.890 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.890    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.577     7.307    MIPI_Camera_IIC/clk_out1
    SLICE_X35Y10         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.500     7.807    
                         clock uncertainty           -0.074     7.733    
    SLICE_X35Y10         FDCE (Setup_fdce_C_D)        0.075     7.808    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.556ns (28.922%)  route 3.824ns (71.078%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 7.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.655     2.882    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.345     3.227 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.000     3.227    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.577     7.307    MIPI_Camera_IIC/clk_out1
    SLICE_X34Y10         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.500     7.807    
                         clock uncertainty           -0.074     7.733    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.092     7.825    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.058ns (22.658%)  route 3.611ns (77.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.695    -2.155    MIPI_Camera_IIC/clk_out1
    SLICE_X35Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456    -1.699 r  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.327    -0.371    MIPI_Camera_IIC/state_current[1]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.152    -0.219 f  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.976     0.757    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.326     1.083 r  MIPI_Camera_IIC/state_current[2]_i_5/O
                         net (fo=1, routed)           0.682     1.765    MIPI_Camera_IIC/state_current[2]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124     1.889 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=9, routed)           0.625     2.514    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X33Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X33Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.514     7.820    
                         clock uncertainty           -0.074     7.746    
    SLICE_X33Y11         FDCE (Setup_fdce_C_D)       -0.081     7.665    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.185ns (25.962%)  route 3.379ns (74.038%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.475     1.151    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.275 r  MIPI_Camera_IIC/state_current[0]_i_3/O
                         net (fo=1, routed)           0.648     1.924    MIPI_Camera_IIC/state_current[0]_i_3_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=8, routed)           0.364     2.411    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X33Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X33Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.500     7.806    
                         clock uncertainty           -0.074     7.732    
    SLICE_X33Y11         FDCE (Setup_fdce_C_D)       -0.067     7.665    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.211ns (27.648%)  route 3.169ns (72.352%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.504     1.181    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.305 r  MIPI_Camera_IIC/state_current[1]_i_3/O
                         net (fo=1, routed)           0.773     2.077    MIPI_Camera_IIC/state_current[1]_i_3_n_0
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.150     2.227 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=9, routed)           0.000     2.227    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X35Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X35Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.500     7.806    
                         clock uncertainty           -0.074     7.732    
    SLICE_X35Y11         FDCE (Setup_fdce_C_D)        0.031     7.763    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.061ns (26.016%)  route 3.017ns (73.984%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 7.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.697    -2.153    MIPI_Camera_IIC/clk_out1
    SLICE_X39Y12         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.697 f  MIPI_Camera_IIC/reg_scl_cnt_reg[11]/Q
                         net (fo=3, routed)           0.997    -0.700    MIPI_Camera_IIC/reg_scl_cnt[11]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.154    -0.546 f  MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.895     0.349    MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.327     0.676 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.532     1.208    MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     1.332 r  MIPI_Camera_IIC/state_current[3]_i_1/O
                         net (fo=7, routed)           0.593     1.925    MIPI_Camera_IIC/state_current[3]_i_1_n_0
    SLICE_X32Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.576     7.306    MIPI_Camera_IIC/clk_out1
    SLICE_X32Y11         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[3]/C
                         clock pessimism              0.500     7.806    
                         clock uncertainty           -0.074     7.732    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)       -0.081     7.651    MIPI_Camera_IIC/state_current_reg[3]
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                  5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_iic_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X32Y7          FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/Trigger_Write/reg_trig_reg/Q
                         net (fo=1, routed)           0.059    -0.534    MIPI_Camera_IIC/reg_trig
    SLICE_X32Y7          FDCE                                         r  MIPI_Camera_IIC/buf_iic_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_IIC/clk_out1
    SLICE_X32Y7          FDCE                                         r  MIPI_Camera_IIC/buf_iic_write_reg/C
                         clock pessimism              0.420    -0.734    
    SLICE_X32Y7          FDCE (Hold_fdce_C_D)         0.076    -0.658    MIPI_Camera_IIC/buf_iic_write_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.733    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X37Y6          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.592 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.480    MIPI_Camera_Driver/data_o[9]
    SLICE_X36Y7          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.863    -1.153    MIPI_Camera_Driver/clk_out1
    SLICE_X36Y7          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.435    -0.718    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.076    -0.642    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/clk_out1
    SLICE_X33Y8          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/reg_addr_h_reg[6]/Q
                         net (fo=1, routed)           0.100    -0.493    MIPI_Camera_IIC/buf_reg_addr_h_reg[6]_0[6]
    SLICE_X34Y9          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_IIC/clk_out1
    SLICE_X34Y9          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/C
                         clock pessimism              0.436    -0.718    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)         0.063    -0.655    MIPI_Camera_IIC/buf_reg_addr_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X37Y7          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.112    -0.481    MIPI_Camera_Driver/data_o[17]
    SLICE_X37Y8          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.863    -1.153    MIPI_Camera_Driver/clk_out1
    SLICE_X37Y8          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.435    -0.718    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.070    -0.648    MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X37Y9          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.492    MIPI_Camera_Driver/data_o[3]
    SLICE_X38Y9          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.863    -1.153    MIPI_Camera_Driver/clk_out1
    SLICE_X38Y9          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
                         clock pessimism              0.435    -0.718    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.059    -0.659    MIPI_Camera_Driver/data_w_reg[3]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.733    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X37Y6          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.592 r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/Q
                         net (fo=1, routed)           0.118    -0.474    MIPI_Camera_Driver/data_o[19]
    SLICE_X36Y7          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.863    -1.153    MIPI_Camera_Driver/clk_out1
    SLICE_X36Y7          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/C
                         clock pessimism              0.435    -0.718    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.075    -0.643    MIPI_Camera_Driver/reg_addr_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/clk_out1
    SLICE_X33Y8          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.477    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_IIC/clk_out1
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.436    -0.718    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.072    -0.646    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/clk_out1
    SLICE_X32Y8          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.478    MIPI_Camera_IIC/buf_data_reg[7]_0[6]
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_IIC/clk_out1
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.436    -0.718    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.070    -0.648    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.477    MIPI_Camera_Driver/data_o[4]
    SLICE_X32Y8          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_Driver/clk_out1
    SLICE_X32Y8          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.436    -0.718    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.070    -0.648    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.592    -0.734    MIPI_Camera_Driver/clk_out1
    SLICE_X32Y8          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  MIPI_Camera_Driver/data_w_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.479    MIPI_Camera_IIC/buf_data_reg[7]_0[5]
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -1.154    MIPI_Camera_IIC/clk_out1
    SLICE_X33Y9          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/C
                         clock pessimism              0.436    -0.718    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.066    -0.652    MIPI_Camera_IIC/buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y9      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y7      MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y13     MIPI_Camera_Driver/delay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y15     MIPI_Camera_Driver/delay_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y15     MIPI_Camera_Driver/delay_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     MIPI_Camera_Driver/delay_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     MIPI_Camera_Driver/delay_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y14     MIPI_Camera_Driver/delay_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     MIPI_Camera_Driver/delay_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y14     MIPI_Camera_Driver/delay_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y13     MIPI_Camera_Driver/delay_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.678ns (45.787%)  route 1.987ns (54.213%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.667     1.434    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.678ns (45.787%)  route 1.987ns (54.213%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.667     1.434    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.678ns (45.787%)  route 1.987ns (54.213%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.667     1.434    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.678ns (45.787%)  route 1.987ns (54.213%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.667     1.434    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.678ns (46.009%)  route 1.969ns (53.991%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.650     1.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.678ns (46.009%)  route 1.969ns (53.991%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.650     1.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.678ns (46.009%)  route 1.969ns (53.991%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.650     1.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.678ns (46.009%)  route 1.969ns (53.991%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.650     1.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.678ns (47.960%)  route 1.821ns (52.040%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.501     1.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X7Y27          FDSE (Setup_fdse_C_S)       -0.429     2.237    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.678ns (47.960%)  route 1.821ns (52.040%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -1.713 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/Q
                         net (fo=2, routed)           0.854    -0.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[10]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.735 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_7_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.185 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.176    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.019 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.456     0.438    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.767 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.501     1.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X7Y27          FDSE (Setup_fdse_C_S)       -0.429     2.237    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  0.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.766    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.552    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.507 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -1.189    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.436    -0.753    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.771    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.128    -0.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -1.193    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.456    -0.737    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.070    -0.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.527    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[3]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.048    -0.479 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.479    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.107    -0.645    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.186%)  route 0.129ns (47.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.771    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/Q
                         net (fo=2, routed)           0.129    -0.501    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -1.193    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
                         clock pessimism              0.456    -0.737    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.066    -0.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.770    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/Q
                         net (fo=2, routed)           0.118    -0.511    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -1.193    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
                         clock pessimism              0.436    -0.757    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.075    -0.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.769    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_sr[0]
    SLICE_X6Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -1.194    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
                         clock pessimism              0.456    -0.738    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.059    -0.679    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.464%)  route 0.128ns (47.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -1.192    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.456    -0.736    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059    -0.677    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.526    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[3]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.481 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.660    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.527    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[3]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.045    -0.482 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091    -0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.014%)  route 0.125ns (46.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -1.193    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.436    -0.757    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.070    -0.687    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X7Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X7Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X7Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X7Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X7Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/invers_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y32      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/invers_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y29      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.242ns  (logic 0.459ns (36.969%)  route 0.783ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.783    22.068    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.061    30.227    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -22.068    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.027ns  (logic 0.422ns (41.104%)  route 0.605ns (58.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.605    21.846    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.215    30.066    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.066    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.106ns  (logic 0.459ns (41.501%)  route 0.647ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.647    21.933    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.067    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.933    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.033ns  (logic 0.459ns (44.439%)  route 0.574ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.574    21.852    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.095    30.186    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -21.852    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.058ns  (logic 0.459ns (43.394%)  route 0.599ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.599    21.885    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.061    30.227    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -21.885    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.898ns  (logic 0.422ns (46.979%)  route 0.476ns (53.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.476    21.717    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.216    30.065    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.065    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.871%)  route 0.520ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.520    21.806    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.081    30.208    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -21.806    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.735%)  route 0.523ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.523    21.809    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.067    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.951ns  (logic 0.459ns (48.287%)  route 0.492ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.492    21.769    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.093    30.188    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.809ns  (logic 0.422ns (52.157%)  route 0.387ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.387    21.628    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.234    30.047    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.047    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                  8.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.564     3.499    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X7Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/Q
                         net (fo=1, routed)           0.087     3.727    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.045     3.772 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.772    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[2]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.832     4.927    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X6Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/C
                         clock pessimism             -1.415     3.512    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.120     3.632    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.564     3.499    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X7Y14          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/Q
                         net (fo=2, routed)           0.098     3.738    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/m_axis_tlast
    SLICE_X6Y14          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.833     4.928    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X6Y14          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/C
                         clock pessimism             -1.416     3.512    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.085     3.597    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.564     3.499    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.086     3.725    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.831     4.926    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.414     3.512    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.057     3.569    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.566     3.501    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X7Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/Q
                         net (fo=9, routed)           0.113     3.755    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg_n_0_[1]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.048     3.803 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000     3.803    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[15]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.836     4.931    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X6Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/C
                         clock pessimism             -1.417     3.514    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.131     3.645    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.566     3.501    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X7Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg[1]/Q
                         net (fo=9, routed)           0.113     3.755    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/align_vec_reg_n_0_[1]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.045     3.800 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     3.800    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[12]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.836     4.931    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X6Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/C
                         clock pessimism             -1.417     3.514    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.121     3.635    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.564     3.499    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/Q
                         net (fo=1, routed)           0.103     3.743    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[3]
    SLICE_X2Y18          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.830     4.925    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y18          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/C
                         clock pessimism             -1.413     3.512    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.063     3.575    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/Q
                         net (fo=1, routed)           0.099     3.745    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[1]
    SLICE_X2Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/C
                         clock pessimism             -1.413     3.521    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.052     3.573    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.186%)  route 0.146ns (50.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.570     3.505    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y6           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/Q
                         net (fo=3, routed)           0.146     3.791    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][23]
    SLICE_X4Y7           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.837     4.932    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y7           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][15]/C
                         clock pessimism             -1.394     3.538    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.075     3.613    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.378%)  route 0.139ns (49.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.570     3.505    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y6           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/Q
                         net (fo=9, routed)           0.139     3.785    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][12]
    SLICE_X5Y6           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.838     4.933    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X5Y6           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][4]/C
                         clock pessimism             -1.394     3.539    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.066     3.605    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.830%)  route 0.126ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.563     3.498    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     3.639 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/Q
                         net (fo=4, routed)           0.126     3.765    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/p_7_in[14]
    SLICE_X2Y18          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.830     4.925    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y18          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][14]/C
                         clock pessimism             -1.413     3.512    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.063     3.575    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         19.044      16.889     BUFGCTRL_X0Y3  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X4Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][0]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][10]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][11]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][12]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][13]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][14]/C
Min Period        n/a     FDRE/C            n/a            1.000         19.044      18.044     SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X4Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X5Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X4Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X6Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X6Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X6Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][5]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][6]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[1][7]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X3Y15    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_flag_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X3Y10    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.822ns (32.514%)  route 3.782ns (67.485%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.310     2.741    u_vip/u_digital_recognition/i_clk
    SLICE_X38Y21         FDRE                                         r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.478     3.219 r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/Q
                         net (fo=5, routed)           1.379     4.598    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb5_carry[5]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.322     4.920 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.743    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     6.091 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     6.091    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.641 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.640    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.764 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.345    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/C
                         clock pessimism              0.122    12.687    
                         clock uncertainty           -0.035    12.652    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    12.223    u_vip/u_digital_recognition/row_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.822ns (32.514%)  route 3.782ns (67.485%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.310     2.741    u_vip/u_digital_recognition/i_clk
    SLICE_X38Y21         FDRE                                         r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.478     3.219 r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/Q
                         net (fo=5, routed)           1.379     4.598    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb5_carry[5]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.322     4.920 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.743    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     6.091 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     6.091    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.641 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.640    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.764 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.345    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/C
                         clock pessimism              0.122    12.687    
                         clock uncertainty           -0.035    12.652    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    12.223    u_vip/u_digital_recognition/row_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.822ns (32.514%)  route 3.782ns (67.485%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.310     2.741    u_vip/u_digital_recognition/i_clk
    SLICE_X38Y21         FDRE                                         r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.478     3.219 r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/Q
                         net (fo=5, routed)           1.379     4.598    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb5_carry[5]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.322     4.920 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.743    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     6.091 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     6.091    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.641 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.640    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.764 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.345    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/C
                         clock pessimism              0.122    12.687    
                         clock uncertainty           -0.035    12.652    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    12.223    u_vip/u_digital_recognition/row_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.822ns (32.514%)  route 3.782ns (67.485%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.310     2.741    u_vip/u_digital_recognition/i_clk
    SLICE_X38Y21         FDRE                                         r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.478     3.219 r  u_vip/u_digital_recognition/row_border_hgh_reg[5]/Q
                         net (fo=5, routed)           1.379     4.598    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb5_carry[5]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.322     4.920 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.743    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     6.091 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     6.091    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.641 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.640    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.764 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.345    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/C
                         clock pessimism              0.122    12.687    
                         clock uncertainty           -0.035    12.652    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    12.223    u_vip/u_digital_recognition/row_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 u_vip/u_projection/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_raddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.577ns (27.817%)  route 4.092ns (72.183%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 12.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.276     2.708    u_vip/u_projection/i_clk
    SLICE_X38Y20         FDCE                                         r  u_vip/u_projection/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.478     3.186 r  u_vip/u_projection/cnt_reg[6]/Q
                         net (fo=4, routed)           0.913     4.098    u_vip/u_projection/cnt_reg_n_0_[6]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.289     4.387 f  u_vip/u_projection/cnt[8]_i_3/O
                         net (fo=1, routed)           0.583     4.970    u_vip/u_projection/cnt[8]_i_3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I3_O)        0.326     5.296 f  u_vip/u_projection/cnt[8]_i_2/O
                         net (fo=20, routed)          1.393     6.689    u_vip/u_projection/cnt[8]_i_2_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.841 f  u_vip/u_projection/v_raddr[10]_i_4/O
                         net (fo=3, routed)           0.454     7.295    u_vip/u_projection/v_raddr[10]_i_4_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.332     7.627 r  u_vip/u_projection/v_raddr[10]_i_1/O
                         net (fo=11, routed)          0.750     8.377    u_vip/u_projection/v_raddr[10]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.161    12.522    u_vip/u_projection/i_clk
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[2]/C
                         clock pessimism              0.153    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.435    u_vip/u_projection/v_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 u_vip/u_projection/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.577ns (27.817%)  route 4.092ns (72.183%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 12.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.276     2.708    u_vip/u_projection/i_clk
    SLICE_X38Y20         FDCE                                         r  u_vip/u_projection/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.478     3.186 r  u_vip/u_projection/cnt_reg[6]/Q
                         net (fo=4, routed)           0.913     4.098    u_vip/u_projection/cnt_reg_n_0_[6]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.289     4.387 f  u_vip/u_projection/cnt[8]_i_3/O
                         net (fo=1, routed)           0.583     4.970    u_vip/u_projection/cnt[8]_i_3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I3_O)        0.326     5.296 f  u_vip/u_projection/cnt[8]_i_2/O
                         net (fo=20, routed)          1.393     6.689    u_vip/u_projection/cnt[8]_i_2_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.841 f  u_vip/u_projection/v_raddr[10]_i_4/O
                         net (fo=3, routed)           0.454     7.295    u_vip/u_projection/v_raddr[10]_i_4_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.332     7.627 r  u_vip/u_projection/v_raddr[10]_i_1/O
                         net (fo=11, routed)          0.750     8.377    u_vip/u_projection/v_raddr[10]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.161    12.522    u_vip/u_projection/i_clk
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[3]/C
                         clock pessimism              0.153    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.435    u_vip/u_projection/v_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 u_vip/u_projection/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_raddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.577ns (27.817%)  route 4.092ns (72.183%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 12.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.276     2.708    u_vip/u_projection/i_clk
    SLICE_X38Y20         FDCE                                         r  u_vip/u_projection/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.478     3.186 r  u_vip/u_projection/cnt_reg[6]/Q
                         net (fo=4, routed)           0.913     4.098    u_vip/u_projection/cnt_reg_n_0_[6]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.289     4.387 f  u_vip/u_projection/cnt[8]_i_3/O
                         net (fo=1, routed)           0.583     4.970    u_vip/u_projection/cnt[8]_i_3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I3_O)        0.326     5.296 f  u_vip/u_projection/cnt[8]_i_2/O
                         net (fo=20, routed)          1.393     6.689    u_vip/u_projection/cnt[8]_i_2_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.841 f  u_vip/u_projection/v_raddr[10]_i_4/O
                         net (fo=3, routed)           0.454     7.295    u_vip/u_projection/v_raddr[10]_i_4_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.332     7.627 r  u_vip/u_projection/v_raddr[10]_i_1/O
                         net (fo=11, routed)          0.750     8.377    u_vip/u_projection/v_raddr[10]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.161    12.522    u_vip/u_projection/i_clk
    SLICE_X39Y21         FDCE                                         r  u_vip/u_projection/v_raddr_reg[5]/C
                         clock pessimism              0.153    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.435    u_vip/u_projection/v_raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 u_vip/u_projection/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_raddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.577ns (28.845%)  route 3.890ns (71.154%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 12.508 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.276     2.708    u_vip/u_projection/i_clk
    SLICE_X38Y20         FDCE                                         r  u_vip/u_projection/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.478     3.186 r  u_vip/u_projection/cnt_reg[6]/Q
                         net (fo=4, routed)           0.913     4.098    u_vip/u_projection/cnt_reg_n_0_[6]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.289     4.387 f  u_vip/u_projection/cnt[8]_i_3/O
                         net (fo=1, routed)           0.583     4.970    u_vip/u_projection/cnt[8]_i_3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I3_O)        0.326     5.296 f  u_vip/u_projection/cnt[8]_i_2/O
                         net (fo=20, routed)          1.393     6.689    u_vip/u_projection/cnt[8]_i_2_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.841 f  u_vip/u_projection/v_raddr[10]_i_4/O
                         net (fo=3, routed)           0.454     7.295    u_vip/u_projection/v_raddr[10]_i_4_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.332     7.627 r  u_vip/u_projection/v_raddr[10]_i_1/O
                         net (fo=11, routed)          0.548     8.175    u_vip/u_projection/v_raddr[10]_i_1_n_0
    SLICE_X35Y23         FDCE                                         r  u_vip/u_projection/v_raddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.147    12.508    u_vip/u_projection/i_clk
    SLICE_X35Y23         FDCE                                         r  u_vip/u_projection/v_raddr_reg[4]/C
                         clock pessimism              0.122    12.630    
                         clock uncertainty           -0.035    12.595    
    SLICE_X35Y23         FDCE (Setup_fdce_C_CE)      -0.205    12.390    u_vip/u_projection/v_raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 u_vip/u_projection/h_raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/col_border_addr_wr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.463ns (25.251%)  route 4.331ns (74.749%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.277     2.708    u_vip/u_projection/i_clk
    SLICE_X33Y26         FDCE                                         r  u_vip/u_projection/h_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.456     3.164 r  u_vip/u_projection/h_raddr_reg[1]/Q
                         net (fo=17, routed)          1.814     4.978    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DPRA1
    SLICE_X34Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.102 r  u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     5.102    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DPO1
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     5.316 r  u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/F7.DP/O
                         net (fo=1, routed)           0.990     6.307    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.297     6.604 r  u_vip/u_projection/u_h_myram/h_do_d0_i_1/O
                         net (fo=7, routed)           0.483     7.087    u_vip/u_projection/u_h_myram/h_do
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  u_vip/u_projection/u_h_myram/col_border_data_wr[9]_i_1/O
                         net (fo=12, routed)          0.476     7.687    u_vip/u_projection/u_h_myram/E[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_vip/u_projection/u_h_myram/col_border_addr_wr[2]_i_2/O
                         net (fo=2, routed)           0.567     8.378    u_vip/u_projection/u_h_myram/col_border_addr_wr[2]_i_2_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.502 r  u_vip/u_projection/u_h_myram/col_border_addr_wr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.502    u_vip/u_projection/u_h_myram_n_8
    SLICE_X32Y27         FDRE                                         r  u_vip/u_projection/col_border_addr_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.285    12.646    u_vip/u_projection/i_clk
    SLICE_X32Y27         FDRE                                         r  u_vip/u_projection/col_border_addr_wr_reg[1]/C
                         clock pessimism              0.122    12.768    
                         clock uncertainty           -0.035    12.732    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031    12.763    u_vip/u_projection/col_border_addr_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 u_vip/u_projection/h_raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/col_border_addr_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.458ns (25.187%)  route 4.331ns (74.813%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.277     2.708    u_vip/u_projection/i_clk
    SLICE_X33Y26         FDCE                                         r  u_vip/u_projection/h_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.456     3.164 r  u_vip/u_projection/h_raddr_reg[1]/Q
                         net (fo=17, routed)          1.814     4.978    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DPRA1
    SLICE_X34Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.102 r  u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     5.102    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/DPO1
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     5.316 r  u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0/F7.DP/O
                         net (fo=1, routed)           0.990     6.307    u_vip/u_projection/u_h_myram/mem_reg_0_127_0_0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.297     6.604 r  u_vip/u_projection/u_h_myram/h_do_d0_i_1/O
                         net (fo=7, routed)           0.483     7.087    u_vip/u_projection/u_h_myram/h_do
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  u_vip/u_projection/u_h_myram/col_border_data_wr[9]_i_1/O
                         net (fo=12, routed)          0.476     7.687    u_vip/u_projection/u_h_myram/E[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_vip/u_projection/u_h_myram/col_border_addr_wr[2]_i_2/O
                         net (fo=2, routed)           0.567     8.378    u_vip/u_projection/u_h_myram/col_border_addr_wr[2]_i_2_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.119     8.497 r  u_vip/u_projection/u_h_myram/col_border_addr_wr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.497    u_vip/u_projection/u_h_myram_n_9
    SLICE_X32Y27         FDRE                                         r  u_vip/u_projection/col_border_addr_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.285    12.646    u_vip/u_projection/i_clk
    SLICE_X32Y27         FDRE                                         r  u_vip/u_projection/col_border_addr_wr_reg[2]/C
                         clock pessimism              0.122    12.768    
                         clock uncertainty           -0.035    12.732    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.075    12.807    u_vip/u_projection/col_border_addr_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  4.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_vip/u_projection/row_border_data_wr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.603     0.803    u_vip/u_projection/i_clk
    SLICE_X39Y23         FDRE                                         r  u_vip/u_projection/row_border_data_wr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.944 r  u_vip/u_projection/row_border_data_wr_reg[6]/Q
                         net (fo=1, routed)           0.113     1.057    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/DIA0
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.668     1.055    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/WCLK
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA/CLK
                         clock pessimism             -0.239     0.816    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.963    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_vip/u_projection/row_border_data_wr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.603     0.803    u_vip/u_projection/i_clk
    SLICE_X39Y23         FDRE                                         r  u_vip/u_projection/row_border_data_wr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.944 r  u_vip/u_projection/row_border_data_wr_reg[5]/Q
                         net (fo=1, routed)           0.113     1.057    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/DIC1
    SLICE_X38Y22         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.676     1.063    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.218     0.844    
    SLICE_X38Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.958    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_vip/u_projection/row_border_data_wr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.579     0.779    u_vip/u_projection/i_clk
    SLICE_X39Y24         FDRE                                         r  u_vip/u_projection/row_border_data_wr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     0.920 r  u_vip/u_projection/row_border_data_wr_reg[8]/Q
                         net (fo=1, routed)           0.176     1.096    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/DIB0
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.668     1.055    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/WCLK
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMB/CLK
                         clock pessimism             -0.218     0.837    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.983    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_vip/u_projection/row_border_data_wr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.606     0.805    u_vip/u_projection/i_clk
    SLICE_X39Y22         FDRE                                         r  u_vip/u_projection/row_border_data_wr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.946 r  u_vip/u_projection/row_border_data_wr_reg[3]/Q
                         net (fo=1, routed)           0.112     1.058    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/DIB1
    SLICE_X38Y22         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.676     1.063    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.244     0.818    
    SLICE_X38Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.942    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_vip/u_projection/row_border_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.603     0.803    u_vip/u_projection/i_clk
    SLICE_X39Y23         FDRE                                         r  u_vip/u_projection/row_border_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.944 r  u_vip/u_projection/row_border_data_wr_reg[7]/Q
                         net (fo=1, routed)           0.112     1.056    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/DIA1
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.668     1.055    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/WCLK
    SLICE_X38Y23         RAMD32                                       r  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA_D1/CLK
                         clock pessimism             -0.239     0.816    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.936    u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_vip/u_projection/h_di_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.141%)  route 0.124ns (46.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.655     0.854    u_vip/u_projection/i_clk
    SLICE_X32Y23         FDCE                                         r  u_vip/u_projection/h_di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  u_vip/u_projection/h_di_reg/Q
                         net (fo=26, routed)          0.124     1.120    u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/D
    SLICE_X34Y22         RAMD64E                                      r  u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.679     1.065    u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/WCLK
    SLICE_X34Y22         RAMD64E                                      r  u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.218     0.847    
    SLICE_X34Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.991    u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_vip/u_projection/col_border_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.401%)  route 0.257ns (64.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.682     0.881    u_vip/u_projection/i_clk
    SLICE_X33Y28         FDRE                                         r  u_vip/u_projection/col_border_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  u_vip/u_projection/col_border_data_wr_reg[7]/Q
                         net (fo=1, routed)           0.257     1.279    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/DIA1
    SLICE_X30Y28         RAMD32                                       r  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.865     1.252    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/WCLK
    SLICE_X30Y28         RAMD32                                       r  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.231     1.020    
    SLICE_X30Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.140    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_vip/u_projection/col_border_data_wr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.786%)  route 0.242ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.746     0.945    u_vip/u_projection/i_clk
    SLICE_X33Y29         FDRE                                         r  u_vip/u_projection/col_border_data_wr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  u_vip/u_projection/col_border_data_wr_reg[8]/Q
                         net (fo=1, routed)           0.242     1.329    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/DIB0
    SLICE_X30Y28         RAMD32                                       r  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.865     1.252    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/WCLK
    SLICE_X30Y28         RAMD32                                       r  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.218     1.033    
    SLICE_X30Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.179    u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_vip/u_projection/h_di_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.717%)  route 0.189ns (57.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.655     0.854    u_vip/u_projection/i_clk
    SLICE_X32Y23         FDCE                                         r  u_vip/u_projection/h_di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  u_vip/u_projection/h_di_reg/Q
                         net (fo=26, routed)          0.189     1.184    u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/D
    SLICE_X34Y23         RAMD64E                                      r  u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.713     1.100    u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/WCLK
    SLICE_X34Y23         RAMD64E                                      r  u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.218     0.881    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.025    u_vip/u_projection/u_h_myram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vip/u_projection/h_di_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.977%)  route 0.187ns (57.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.655     0.854    u_vip/u_projection/i_clk
    SLICE_X32Y23         FDCE                                         r  u_vip/u_projection/h_di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  u_vip/u_projection/h_di_reg/Q
                         net (fo=26, routed)          0.187     1.182    u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/D
    SLICE_X34Y21         RAMD64E                                      r  u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.707     1.094    u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/WCLK
    SLICE_X34Y21         RAMD64E                                      r  u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism             -0.218     0.875    
    SLICE_X34Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.019    u_vip/u_projection/u_v_myram/mem_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y27  u_vip/u_digital_recognition/col_border_l_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y28  u_vip/u_digital_recognition/col_border_l_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y28  u_vip/u_digital_recognition/col_border_l_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y27  u_vip/u_digital_recognition/col_border_l_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y28  u_vip/u_digital_recognition/col_border_l_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y27  u_vip/u_digital_recognition/col_border_l_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y28  u_vip/u_digital_recognition/col_border_l_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y27  u_vip/u_digital_recognition/col_border_l_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y27  u_vip/u_digital_recognition/col_border_l_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y29  u_vip/u_digital_recognition/col_border_r_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y22  u_vip/u_projection/u_v_myram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y27  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y28  u_vip/u_projection/u_col_border_myram/mem_reg_0_7_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y23  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y23  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y23  u_vip/u_projection/u_row_border_myram/mem_reg_0_1_6_9/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        6.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.456ns (22.122%)  route 1.605ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           1.605     4.751    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.570    11.570    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.173    11.397    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)       -0.061    11.336    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.336    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.358%)  route 1.416ns (75.642%))
  Logic Levels:           0  
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           1.416     4.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.570    11.570    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.173    11.397    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)       -0.081    11.316    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.456ns (27.098%)  route 1.227ns (72.902%))
  Logic Levels:           0  
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           1.227     4.373    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.570    11.570    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.173    11.397    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)       -0.067    11.330    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.141%)  route 0.963ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.963     4.109    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.571    11.571    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.000    11.571    
                         clock uncertainty           -0.173    11.398    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)       -0.030    11.368    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.089%)  route 0.773ns (62.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.773     3.920    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X35Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.571    11.571    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.000    11.571    
                         clock uncertainty           -0.173    11.398    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.067    11.331    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.089%)  route 0.773ns (62.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.259     2.690    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.146 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.773     3.920    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.571    11.571    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.000    11.571    
                         clock uncertainty           -0.173    11.398    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)       -0.031    11.367    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 u_vip/u_binarization/pre_frame_vsync_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.419ns (39.498%)  route 0.642ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.186     2.617    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_vsync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.419     3.036 r  u_vip/u_binarization/pre_frame_vsync_d_reg/Q
                         net (fo=4, routed)           0.642     3.677    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X36Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.570    11.570    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.173    11.397    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)       -0.219    11.178    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 u_vip/u_binarization/pre_frame_de_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.362%)  route 0.702ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.186     2.617    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.456     3.073 r  u_vip/u_binarization/pre_frame_de_d_reg/Q
                         net (fo=20, routed)          0.702     3.775    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X34Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.569    11.569    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.173    11.396    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)       -0.031    11.365    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 u_vip/u_binarization/pre_frame_hsync_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.535%)  route 0.616ns (57.465%))
  Logic Levels:           0  
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 11.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.186     2.617    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_hsync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.456     3.073 r  u_vip/u_binarization/pre_frame_hsync_d_reg/Q
                         net (fo=1, routed)           0.616     3.689    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.573    11.573    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.000    11.573    
                         clock uncertainty           -0.173    11.400    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)       -0.067    11.333    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  7.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_vip/u_binarization/pre_frame_hsync_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.795%)  route 0.232ns (62.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.630     0.829    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_hsync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     0.970 r  u_vip/u_binarization/pre_frame_hsync_d_reg/Q
                         net (fo=1, routed)           0.232     1.202    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.857     0.857    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.173     1.030    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.070     1.100    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_vip/u_binarization/pre_frame_de_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.744%)  route 0.253ns (64.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.630     0.829    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     0.970 r  u_vip/u_binarization/pre_frame_de_d_reg/Q
                         net (fo=20, routed)          0.253     1.223    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X34Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.854     0.854    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.027    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.059     1.086    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_vip/u_binarization/pre_frame_vsync_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.880%)  route 0.250ns (66.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.630     0.829    u_vip/u_binarization/i_clk
    SLICE_X36Y28         FDCE                                         r  u_vip/u_binarization/pre_frame_vsync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.128     0.957 r  u_vip/u_binarization/pre_frame_vsync_d_reg/Q
                         net (fo=4, routed)           0.250     1.207    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X36Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.022     1.050    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.531%)  route 0.336ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.336     1.314    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X35Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070     1.098    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.531%)  route 0.336ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.336     1.314    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.059     1.087    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.221%)  route 0.397ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.397     1.374    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.053     1.081    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.713%)  route 0.480ns (77.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.480     1.457    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     1.098    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.703%)  route 0.540ns (79.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.540     1.518    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.066     1.094    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 u_vip/u_digital_recognition/color_rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.020%)  route 0.600ns (80.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.637     0.836    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     0.977 r  u_vip/u_digital_recognition/color_rgb_reg[15]/Q
                         net (fo=6, routed)           0.600     1.578    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.855     0.855    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     1.098    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        4.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 0.478ns (7.011%)  route 6.340ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.340     8.515    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.478ns (7.158%)  route 6.200ns (92.842%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.200     8.375    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.478ns (7.322%)  route 6.050ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.050     8.225    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 0.478ns (7.494%)  route 5.900ns (92.506%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.900     8.076    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 0.478ns (7.692%)  route 5.736ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.736     7.911    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.478ns (7.869%)  route 5.596ns (92.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.596     7.772    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.478ns (8.082%)  route 5.436ns (91.918%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.436     7.612    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.478ns (8.292%)  route 5.287ns (91.708%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.287     7.462    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.518ns (9.471%)  route 4.951ns (90.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.688     1.688    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     2.206 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.951     7.158    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    13.868    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.456ns (8.514%)  route 4.900ns (91.486%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.687     1.687    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.456     2.143 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.900     7.043    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    13.868    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  6.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.337ns (9.000%)  route 3.408ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.337     1.906 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.408     5.314    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     5.067    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.072    
                         clock uncertainty            0.214     5.286    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.203     5.083    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.083    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.128ns (6.136%)  route 1.958ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.128     0.712 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.958     2.670    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.141ns (6.573%)  route 2.004ns (93.427%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.004     2.729    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.164ns (7.628%)  route 1.986ns (92.372%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.986     2.734    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.164ns (7.571%)  route 2.002ns (92.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.002     2.752    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.164ns (7.565%)  route 2.004ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.004     2.754    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.164ns (7.568%)  route 2.003ns (92.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.587     0.587    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.003     2.754    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.128ns (6.049%)  route 1.988ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.128     0.711 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.988     2.699    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.164ns (7.539%)  route 2.011ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.011     2.759    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.164ns (7.536%)  route 2.012ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.587     0.587    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDSE (Prop_fdse_C_Q)         0.164     0.751 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.012     2.763    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.788ns (28.337%)  route 4.522ns (71.663%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.217    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     7.922    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    11.963    u_vip/u_digital_recognition/row_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.788ns (28.337%)  route 4.522ns (71.663%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.217    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     7.922    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    11.963    u_vip/u_digital_recognition/row_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.788ns (28.337%)  route 4.522ns (71.663%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.217    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     7.922    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    11.963    u_vip/u_digital_recognition/row_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.788ns (28.337%)  route 4.522ns (71.663%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.999     7.217    u_vip/u_projection/E[0]
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  u_vip/u_projection/row_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     7.922    u_vip/u_digital_recognition/SR[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    11.963    u_vip/u_digital_recognition/row_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/color_rgb_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 1.788ns (30.807%)  route 4.016ns (69.193%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 12.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.722     5.219    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.567 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb[15]_i_7/O
                         net (fo=1, routed)           0.000     5.567    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb[15]_i_7_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.117 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/color_rgb_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.175     7.292    u_vip/u_digital_recognition/color_rgb_reg[15]_2[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.416 r  u_vip/u_digital_recognition/color_rgb[15]_i_1/O
                         net (fo=1, routed)           0.000     7.416    u_vip/u_digital_recognition/color_rgb[15]_i_1_n_0
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.119    12.480    u_vip/u_digital_recognition/i_clk
    SLICE_X37Y24         FDCE                                         r  u_vip/u_digital_recognition/color_rgb_reg[15]/C
                         clock pessimism              0.000    12.480    
                         clock uncertainty           -0.173    12.307    
    SLICE_X37Y24         FDCE (Setup_fdce_C_D)        0.029    12.336    u_vip/u_digital_recognition/color_rgb_reg[15]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.664ns (28.577%)  route 4.159ns (71.423%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           1.217     7.435    u_vip/u_digital_recognition/row_cnt_reg[0]_1[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[0]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.376    u_vip/u_digital_recognition/row_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.664ns (28.577%)  route 4.159ns (71.423%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           1.217     7.435    u_vip/u_digital_recognition/row_cnt_reg[0]_1[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[1]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.376    u_vip/u_digital_recognition/row_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.664ns (28.577%)  route 4.159ns (71.423%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           1.217     7.435    u_vip/u_digital_recognition/row_cnt_reg[0]_1[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[2]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.376    u_vip/u_digital_recognition/row_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/row_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.664ns (28.577%)  route 4.159ns (71.423%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 12.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.612     1.612    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     2.090 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=9, routed)           2.119     4.210    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.288     4.498 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13/O
                         net (fo=2, routed)           0.822     5.320    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_13_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.348     5.668 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     5.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt[3]_i_7_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/row_cnt_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           1.217     7.435    u_vip/u_digital_recognition/row_cnt_reg[0]_1[0]
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.204    12.565    u_vip/u_digital_recognition/i_clk
    SLICE_X36Y27         FDRE                                         r  u_vip/u_digital_recognition/row_cnt_reg[3]/C
                         clock pessimism              0.000    12.565    
                         clock uncertainty           -0.173    12.392    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.376    u_vip/u_digital_recognition/row_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_digital_recognition/col_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.278ns (26.132%)  route 3.613ns (73.868%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.607     1.607    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.478     2.085 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/Q
                         net (fo=9, routed)           1.991     4.076    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/ypose[6]
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.296     4.372 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/col_cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.372    u_vip/u_digital_recognition/col_cnt_reg[0]_1[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.752 r  u_vip/u_digital_recognition/col_cnt1_carry/CO[3]
                         net (fo=3, routed)           1.278     6.030    u_vip/u_projection/CO[0]
    SLICE_X32Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.154 r  u_vip/u_projection/col_cnt[3]_i_1/O
                         net (fo=4, routed)           0.344     6.498    u_vip/u_digital_recognition/col_cnt_reg[0]_2[0]
    SLICE_X32Y29         FDRE                                         r  u_vip/u_digital_recognition/col_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         1.323    12.684    u_vip/u_digital_recognition/i_clk
    SLICE_X32Y29         FDRE                                         r  u_vip/u_digital_recognition/col_cnt_reg[0]/C
                         clock pessimism              0.000    12.684    
                         clock uncertainty           -0.173    12.511    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.429    12.082    u_vip/u_digital_recognition/col_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_rgb2ycbcr/pre_frame_vsync_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.148ns (14.994%)  route 0.839ns (85.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.553     0.553    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y24         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg/Q
                         net (fo=1, routed)           0.839     1.540    u_vip/u_rgb2ycbcr/rgb_vsync_src
    SLICE_X34Y28         SRL16E                                       r  u_vip/u_rgb2ycbcr/pre_frame_vsync_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.771     1.158    u_vip/u_rgb2ycbcr/i_clk
    SLICE_X34Y28         SRL16E                                       r  u_vip/u_rgb2ycbcr/pre_frame_vsync_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/CLK
                         clock pessimism              0.000     1.158    
                         clock uncertainty            0.173     1.331    
    SLICE_X34Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.386    u_vip/u_rgb2ycbcr/pre_frame_vsync_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vde_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_rgb2ycbcr/pre_frame_de_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.017%)  route 0.942ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.554     0.554    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X29Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vde_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vde_o_reg/Q
                         net (fo=1, routed)           0.942     1.637    u_vip/u_rgb2ycbcr/rgb_vde_src
    SLICE_X34Y28         SRL16E                                       r  u_vip/u_rgb2ycbcr/pre_frame_de_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.771     1.158    u_vip/u_rgb2ycbcr/i_clk
    SLICE_X34Y28         SRL16E                                       r  u_vip/u_rgb2ycbcr/pre_frame_de_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0/CLK
                         clock pessimism              0.000     1.158    
                         clock uncertainty            0.173     1.331    
    SLICE_X34Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.448    u_vip/u_rgb2ycbcr/pre_frame_de_d_reg[1]_srl2_u_vip_u_rgb2ycbcr_pre_frame_vsync_d_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/h_waddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.209ns (17.247%)  route 1.003ns (82.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/Q
                         net (fo=9, routed)           1.003     1.722    u_vip/u_projection/ypose[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u_vip/u_projection/h_waddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    u_vip/u_projection/h_waddr[3]_i_1_n_0
    SLICE_X31Y21         FDCE                                         r  u_vip/u_projection/h_waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.895     1.281    u_vip/u_projection/i_clk
    SLICE_X31Y21         FDCE                                         r  u_vip/u_projection/h_waddr_reg[3]/C
                         clock pessimism              0.000     1.281    
                         clock uncertainty            0.173     1.454    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.091     1.545    u_vip/u_projection/h_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/h_waddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.247ns (23.483%)  route 0.805ns (76.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/Q
                         net (fo=9, routed)           0.805     1.508    u_vip/u_projection/ypose[5]
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.099     1.607 r  u_vip/u_projection/h_waddr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.607    u_vip/u_projection/h_waddr[5]_i_1_n_0
    SLICE_X32Y23         FDCE                                         r  u_vip/u_projection/h_waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.730     1.117    u_vip/u_projection/i_clk
    SLICE_X32Y23         FDCE                                         r  u_vip/u_projection/h_waddr_reg[5]/C
                         clock pessimism              0.000     1.117    
                         clock uncertainty            0.173     1.290    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.092     1.382    u_vip/u_projection/h_waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/h_waddr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.209ns (17.630%)  route 0.976ns (82.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.556     0.556    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/Q
                         net (fo=9, routed)           0.976     1.696    u_vip/u_projection/ypose[1]
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.741 r  u_vip/u_projection/h_waddr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    u_vip/u_projection/h_waddr[1]_i_1_n_0
    SLICE_X31Y22         FDCE                                         r  u_vip/u_projection/h_waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.864     1.250    u_vip/u_projection/i_clk
    SLICE_X31Y22         FDCE                                         r  u_vip/u_projection/h_waddr_reg[1]/C
                         clock pessimism              0.000     1.250    
                         clock uncertainty            0.173     1.423    
    SLICE_X31Y22         FDCE (Hold_fdce_C_D)         0.091     1.514    u_vip/u_projection/h_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_waddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.853%)  route 0.844ns (80.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.558     0.558    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/Q
                         net (fo=10, routed)          0.844     1.565    u_vip/u_projection/xpose[3]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.610 r  u_vip/u_projection/v_waddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.610    u_vip/u_projection/v_waddr[3]_i_1_n_0
    SLICE_X33Y22         FDCE                                         r  u_vip/u_projection/v_waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.725     1.112    u_vip/u_projection/i_clk
    SLICE_X33Y22         FDCE                                         r  u_vip/u_projection/v_waddr_reg[3]/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty            0.173     1.285    
    SLICE_X33Y22         FDCE (Hold_fdce_C_D)         0.091     1.376    u_vip/u_projection/v_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_waddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.209ns (19.738%)  route 0.850ns (80.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.558     0.558    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/Q
                         net (fo=10, routed)          0.850     1.571    u_vip/u_projection/xpose[2]
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.616 r  u_vip/u_projection/v_waddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.616    u_vip/u_projection/v_waddr[2]_i_1_n_0
    SLICE_X32Y22         FDCE                                         r  u_vip/u_projection/v_waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.725     1.112    u_vip/u_projection/i_clk
    SLICE_X32Y22         FDCE                                         r  u_vip/u_projection/v_waddr_reg[2]/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty            0.173     1.285    
    SLICE_X32Y22         FDCE (Hold_fdce_C_D)         0.091     1.376    u_vip/u_projection/v_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/h_waddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.209ns (20.794%)  route 0.796ns (79.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.554     0.554    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/Q
                         net (fo=9, routed)           0.796     1.514    u_vip/u_projection/ypose[8]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.559 r  u_vip/u_projection/h_waddr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.559    u_vip/u_projection/h_waddr[8]_i_1_n_0
    SLICE_X33Y24         FDCE                                         r  u_vip/u_projection/h_waddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.656     1.043    u_vip/u_projection/i_clk
    SLICE_X33Y24         FDCE                                         r  u_vip/u_projection/h_waddr_reg[8]/C
                         clock pessimism              0.000     1.043    
                         clock uncertainty            0.173     1.216    
    SLICE_X33Y24         FDCE (Hold_fdce_C_D)         0.092     1.308    u_vip/u_projection/h_waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_waddr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.209ns (19.727%)  route 0.850ns (80.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.558     0.558    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/Q
                         net (fo=10, routed)          0.850     1.572    u_vip/u_projection/xpose[1]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_vip/u_projection/v_waddr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u_vip/u_projection/v_waddr[1]_i_1_n_0
    SLICE_X35Y21         FDCE                                         r  u_vip/u_projection/v_waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.707     1.094    u_vip/u_projection/i_clk
    SLICE_X35Y21         FDCE                                         r  u_vip/u_projection/v_waddr_reg[1]/C
                         clock pessimism              0.000     1.094    
                         clock uncertainty            0.173     1.267    
    SLICE_X35Y21         FDCE (Hold_fdce_C_D)         0.092     1.359    u_vip/u_projection/v_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vip/u_projection/v_waddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.245ns (21.904%)  route 0.874ns (78.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.558     0.558    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/Q
                         net (fo=9, routed)           0.874     1.579    u_vip/u_projection/xpose[8]
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.097     1.676 r  u_vip/u_projection/v_waddr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.676    u_vip/u_projection/v_waddr[8]_i_1_n_0
    SLICE_X32Y21         FDCE                                         r  u_vip/u_projection/v_waddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=232, routed)         0.747     1.134    u_vip/u_projection/i_clk
    SLICE_X32Y21         FDCE                                         r  u_vip/u_projection/v_waddr_reg[8]/C
                         clock pessimism              0.000     1.134    
                         clock uncertainty            0.173     1.307    
    SLICE_X32Y21         FDCE (Hold_fdce_C_D)         0.105     1.412    u_vip/u_projection/v_waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.545    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.545    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.545    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.545    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  8.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.878    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.436    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.878    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.585    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.436    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.878    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.585    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.436    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.878    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=231, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=199, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.585    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.436    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.443    





