// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 17:04:45 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_Add_12Ux12U_13U_1( in2, in1, out1 );

    input [11:0] in2;
    input [11:0] in1;
    output [12:0] out1;

    
    // rtl_process:dut_Add_12Ux12U_13U_1/dut_Add_12Ux12U_13U_1_thread_1
    assign out1 = {1'b0, in2} + {1'b0, in1};

endmodule


