verilog xil_defaultlib --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_processing_system7_0_0/sim/Convolution_Controller_processing_system7_0_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" \
"../../../bd/Convolution_Controller/ipshared/a479/src/BRAM/sim/BRAM.v" \
"../../../bd/Convolution_Controller/ipshared/a479/src/BRAM/hdl/BRAM_wrapper.v" \
"../../../bd/Convolution_Controller/ipshared/a479/src/bram_coupler.v" \
"../../../bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/sim/Convolution_Controller_Convolution_Controll_0_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
