
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 614
WARNING: [Synth 8-2611] redeclaration of ansi port branch_signal is not allowed [/home/denjo/risc/source/30_execute.v:65]
CRITICAL WARNING: [Synth 8-976] branch_signal has already been declared [/home/denjo/risc/source/30_execute.v:65]
CRITICAL WARNING: [Synth 8-2654] second declaration of branch_signal ignored [/home/denjo/risc/source/30_execute.v:65]
INFO: [Synth 8-994] branch_signal is declared here [/home/denjo/risc/source/30_execute.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2123.316 ; gain = 0.000 ; free physical = 6998 ; free virtual = 12785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/denjo/risc/source/00_cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/denjo/risc/source/10_fetch.v:6]
	Parameter FILENAME bound to: /home/denjo/risc/b3exp/benchmarks/tests/Uart/code.hex - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/denjo/risc/b3exp/benchmarks/tests/Uart/code.hex' is read successfully [/home/denjo/risc/source/10_fetch.v:30]
INFO: [Synth 8-6157] synthesizing module 'sequencer' [/home/denjo/risc/source/11_sequencer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sequencer' (1#1) [/home/denjo/risc/source/11_sequencer.v:5]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/10_fetch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (2#1) [/home/denjo/risc/source/10_fetch.v:6]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/denjo/risc/source/20_decoder.v:5]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/20_decoder.v:73]
INFO: [Synth 8-226] default block is never used [/home/denjo/risc/source/20_decoder.v:91]
INFO: [Synth 8-226] default block is never used [/home/denjo/risc/source/20_decoder.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [/home/denjo/risc/source/20_decoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/denjo/risc/source/30_execute.v:6]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/denjo/risc/source/31_alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [/home/denjo/risc/source/31_alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'execute' (5#1) [/home/denjo/risc/source/30_execute.v:6]
INFO: [Synth 8-6157] synthesizing module 'datamem' [/home/denjo/risc/source/40_datamem.v:5]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/denjo/risc/source/40_datamem.v:46]
INFO: [Synth 8-6157] synthesizing module 'load' [/home/denjo/risc/source/41_load.v:5]
INFO: [Synth 8-226] default block is never used [/home/denjo/risc/source/41_load.v:24]
INFO: [Synth 8-226] default block is never used [/home/denjo/risc/source/41_load.v:33]
INFO: [Synth 8-6155] done synthesizing module 'load' (6#1) [/home/denjo/risc/source/41_load.v:5]
INFO: [Synth 8-226] default block is never used [/home/denjo/risc/source/40_datamem.v:57]
INFO: [Synth 8-6155] done synthesizing module 'datamem' (7#1) [/home/denjo/risc/source/40_datamem.v:5]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/denjo/risc/source/99_regfile.v:5]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/denjo/risc/source/99_regfile.v:26]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [/home/denjo/risc/source/99_regfile.v:5]
INFO: [Synth 8-6157] synthesizing module 'hazard_control' [/home/denjo/risc/source/99_hazard_control.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/99_hazard_control.v:45]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/99_hazard_control.v:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/99_hazard_control.v:45]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/denjo/risc/source/99_hazard_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'hazard_control' (9#1) [/home/denjo/risc/source/99_hazard_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'hardware_counter' [/home/denjo/risc/source/99_hardware_counter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_counter' (10#1) [/home/denjo/risc/source/99_hardware_counter.v:6]
WARNING: [Synth 8-6104] Input port 'uart_tx' has an internal driver [/home/denjo/risc/source/00_cpu.v:215]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/denjo/risc/source/99_uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (11#1) [/home/denjo/risc/source/99_uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (12#1) [/home/denjo/risc/source/00_cpu.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.473 ; gain = 77.156 ; free physical = 7191 ; free virtual = 12980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.473 ; gain = 77.156 ; free physical = 7203 ; free virtual = 12985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.473 ; gain = 77.156 ; free physical = 7203 ; free virtual = 12985
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2200.473 ; gain = 0.000 ; free physical = 7193 ; free virtual = 12975
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/denjo/risc/practice/nexys.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/denjo/risc/practice/nexys.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/denjo/risc/practice/nexys.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/denjo/risc/practice/nexys.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/denjo/risc/practice/nexys.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/denjo/risc/practice/nexys.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/denjo/risc/practice/nexys.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/denjo/risc/practice/nexys.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/denjo/risc/practice/nexys.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/denjo/risc/practice/nexys.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/denjo/risc/practice/nexys.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/denjo/risc/practice/nexys.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/denjo/risc/practice/nexys.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/denjo/risc/practice/nexys.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/denjo/risc/practice/nexys.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/denjo/risc/practice/nexys.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/denjo/risc/practice/nexys.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_out'. [/home/denjo/risc/practice/nexys.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/denjo/risc/practice/nexys.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/denjo/risc/practice/nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/denjo/risc/practice/nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.316 ; gain = 0.000 ; free physical = 7100 ; free virtual = 12882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.316 ; gain = 0.000 ; free physical = 7100 ; free virtual = 12882
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7181 ; free virtual = 12963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7181 ; free virtual = 12963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7181 ; free virtual = 12963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7171 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uart_tx with 1st driver pin 'uart0/uart_tx_reg/Q' [/home/denjo/risc/source/99_uart.v:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uart_tx with 2nd driver pin 'uart_tx' [/home/denjo/risc/source/00_cpu.v:13]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7090 ; free virtual = 12879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|cpu         | fetch0/ir_reg | 32768x32      | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7139 ; free virtual = 12929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7139 ; free virtual = 12929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7138 ; free virtual = 12928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7117 ; free virtual = 12923
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 2300.316 ; gain = 77.156 ; free physical = 7169 ; free virtual = 12976
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2300.316 ; gain = 177.000 ; free physical = 7169 ; free virtual = 12976
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.316 ; gain = 0.000 ; free physical = 7162 ; free virtual = 12969
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.316 ; gain = 0.000 ; free physical = 7187 ; free virtual = 12992
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 27 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 2300.316 ; gain = 177.125 ; free physical = 7329 ; free virtual = 13134
INFO: [Common 17-1381] The checkpoint '/home/denjo/risc/work/stateachine/stateachine.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 22:46:07 2020...
