#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f6816bb030 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v000001f681844430_0 .var "CLK", 0 0;
o000001f6817d4ef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f6818444d0_0 .net "LEDS", 31 0, o000001f6817d4ef8;  0 drivers
L_000001f68184a3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f681845510_0 .net "RESET", 0 0, L_000001f68184a3a8;  1 drivers
v000001f6818455b0_0 .net "clk", 0 0, L_000001f681845a10;  1 drivers
v000001f681845790_0 .var "prev_LEDS", 31 0;
S_000001f6816bb1c0 .scope module, "divide" "clock_divider" 2 10, 3 355 0, S_000001f6816bb030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_000001f681795a40 .param/l "DIV" 0 3 360, +C4<00000000000000000000000000010010>;
v000001f6817c7840_0 .net "CLK", 0 0, v000001f681844430_0;  1 drivers
v000001f6817c6da0_0 .net "RESET", 0 0, L_000001f68184a3a8;  alias, 1 drivers
v000001f6817c6bc0_0 .net "dCLK", 0 0, L_000001f681845a10;  alias, 1 drivers
v000001f6817c75c0_0 .var "divided_clk", 18 0;
E_000001f681795180 .event posedge, v000001f6817c7840_0;
L_000001f681845a10 .part v000001f6817c75c0_0, 18, 1;
S_000001f68174e9f0 .scope module, "test" "SOC" 2 16, 3 1 0, S_000001f6816bb030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
v000001f681845970_0 .net "CLK", 0 0, L_000001f681845a10;  alias, 1 drivers
v000001f6818456f0_0 .net "LEDS", 31 0, o000001f6817d4ef8;  alias, 0 drivers
v000001f6818453d0_0 .net "RESET", 0 0, L_000001f68184a3a8;  alias, 1 drivers
v000001f681845650_0 .net "address", 31 0, L_000001f6818a4f40;  1 drivers
v000001f681845470_0 .net "read", 0 0, L_000001f6817c5900;  1 drivers
v000001f681844b10_0 .net "readData", 31 0, v000001f681846370_0;  1 drivers
o000001f6817d29d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f681844070_0 .net "writeData", 31 0, o000001f6817d29d8;  0 drivers
o000001f6817d2a08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f6818441b0_0 .net "writeMask", 3 0, o000001f6817d2a08;  0 drivers
S_000001f68174eb80 .scope module, "CPU" "processor" 3 16, 3 33 0, S_000001f68174e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 32 "address";
    .port_info 2 /INPUT 32 "readData";
    .port_info 3 /OUTPUT 32 "writeDataMemory";
    .port_info 4 /OUTPUT 4 "writeMask";
    .port_info 5 /OUTPUT 1 "read";
P_000001f6817c8b90 .param/l "decode" 1 3 78, +C4<00000000000000000000000000000001>;
P_000001f6817c8bc8 .param/l "execute" 1 3 79, +C4<00000000000000000000000000000010>;
P_000001f6817c8c00 .param/l "fetch" 1 3 77, +C4<00000000000000000000000000000000>;
P_000001f6817c8c38 .param/l "memory" 1 3 80, +C4<00000000000000000000000000000011>;
P_000001f6817c8c70 .param/l "writeback" 1 3 81, +C4<00000000000000000000000000000100>;
L_000001f6817c5900 .functor OR 1, L_000001f6818a5bc0, L_000001f6818a5440, C4<0>, C4<0>;
L_000001f6817c46a0 .functor BUFZ 32, v000001f6817c72a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6817c5ac0 .functor OR 1, L_000001f6818a3e60, L_000001f6818a45e0, C4<0>, C4<0>;
L_000001f6817c4860 .functor OR 1, L_000001f6818a35a0, L_000001f6818a45e0, C4<0>, C4<0>;
L_000001f6817c5970 .functor OR 1, L_000001f6818a2e20, L_000001f6818a3e60, C4<0>, C4<0>;
L_000001f6817c55f0 .functor OR 1, L_000001f6817c5970, L_000001f6818a35a0, C4<0>, C4<0>;
L_000001f6817c4a90 .functor OR 1, L_000001f6817c55f0, L_000001f6818a45e0, C4<0>, C4<0>;
L_000001f6817c4710 .functor OR 1, L_000001f6817c4a90, L_000001f6818a4680, C4<0>, C4<0>;
L_000001f6817c5c10 .functor OR 1, L_000001f6817c4710, L_000001f6818a33c0, C4<0>, C4<0>;
L_000001f6817c56d0 .functor AND 1, L_000001f6817c5c10, L_000001f6818a5800, C4<1>, C4<1>;
L_000001f6817c4a20 .functor AND 1, L_000001f6818a4860, v000001f681825720_0, C4<1>, C4<1>;
L_000001f6817c4b00 .functor OR 1, L_000001f6817c4a20, L_000001f6818a35a0, C4<0>, C4<0>;
L_000001f6817c5430 .functor AND 1, L_000001f6818a44a0, L_000001f6818a3c80, C4<1>, C4<1>;
v000001f681824d20_0 .net "ALU_I", 0 0, L_000001f6818a2e20;  1 drivers
v000001f681824dc0_0 .net "ALUimm_I", 0 0, L_000001f6818a3e60;  1 drivers
v000001f681825180_0 .net "AUIPC_I", 0 0, L_000001f6818a33c0;  1 drivers
v000001f681824e60_0 .net "CLK", 0 0, L_000001f681845a10;  alias, 1 drivers
v000001f681824fa0_0 .net "JALR_I", 0 0, L_000001f6818a45e0;  1 drivers
v000001f6818266f0_0 .net "JAL_I", 0 0, L_000001f6818a35a0;  1 drivers
v000001f681826e70_0 .net "LEDS", 0 0, L_000001f6818a53a0;  1 drivers
v000001f681826830_0 .var "LEDSoutput", 31 0;
v000001f681826650_0 .net "LUI_I", 0 0, L_000001f6818a3dc0;  1 drivers
v000001f681826470_0 .var "PC", 31 0;
v000001f681827ff0_0 .net "PCplus4", 31 0, L_000001f6818a4cc0;  1 drivers
v000001f6818274b0_0 .net "PCplusImmediate", 31 0, L_000001f6818a6160;  1 drivers
v000001f6818270f0_0 .net *"_ivl_0", 31 0, L_000001f681845b50;  1 drivers
v000001f681826d30_0 .net *"_ivl_101", 0 0, L_000001f6818a4ea0;  1 drivers
v000001f6818268d0_0 .net *"_ivl_103", 7 0, L_000001f6818a5d00;  1 drivers
v000001f681827c30_0 .net *"_ivl_105", 7 0, L_000001f6818a4c20;  1 drivers
v000001f6818281d0_0 .net *"_ivl_109", 1 0, L_000001f6818a5120;  1 drivers
L_000001f68184a480 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681826f10_0 .net *"_ivl_11", 28 0, L_000001f68184a480;  1 drivers
L_000001f68184a6c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f681827410_0 .net/2u *"_ivl_110", 1 0, L_000001f68184a6c0;  1 drivers
v000001f681827230_0 .net *"_ivl_115", 1 0, L_000001f6818a5940;  1 drivers
L_000001f68184a708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f681826b50_0 .net/2u *"_ivl_116", 1 0, L_000001f68184a708;  1 drivers
L_000001f68184a4c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001f681827e10_0 .net/2u *"_ivl_12", 31 0, L_000001f68184a4c8;  1 drivers
v000001f681826c90_0 .net *"_ivl_120", 23 0, L_000001f6818a5260;  1 drivers
v000001f6818272d0_0 .net *"_ivl_122", 31 0, L_000001f6818a5300;  1 drivers
v000001f6818263d0_0 .net *"_ivl_124", 15 0, L_000001f6818a36e0;  1 drivers
v000001f681826fb0_0 .net *"_ivl_126", 31 0, L_000001f6818a4040;  1 drivers
v000001f6818265b0_0 .net *"_ivl_128", 31 0, L_000001f6818a26a0;  1 drivers
v000001f681826ab0_0 .net *"_ivl_133", 0 0, L_000001f6818a3d20;  1 drivers
v000001f681826a10_0 .net *"_ivl_135", 0 0, L_000001f6818a44a0;  1 drivers
v000001f681827eb0_0 .net *"_ivl_137", 0 0, L_000001f6818a2b00;  1 drivers
v000001f681826dd0_0 .net *"_ivl_139", 0 0, L_000001f6818a2c40;  1 drivers
v000001f681827550_0 .net *"_ivl_14", 0 0, L_000001f6818a5440;  1 drivers
v000001f681826bf0_0 .net *"_ivl_140", 0 0, L_000001f6818a3c80;  1 drivers
v000001f681827050_0 .net *"_ivl_147", 6 0, L_000001f6818a3be0;  1 drivers
L_000001f68184a8b8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001f681827190_0 .net/2u *"_ivl_148", 6 0, L_000001f68184a8b8;  1 drivers
v000001f6818275f0_0 .net *"_ivl_153", 6 0, L_000001f6818a29c0;  1 drivers
L_000001f68184a900 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001f6818277d0_0 .net/2u *"_ivl_154", 6 0, L_000001f68184a900;  1 drivers
v000001f681827370_0 .net *"_ivl_159", 6 0, L_000001f6818a4180;  1 drivers
L_000001f68184a948 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001f681826970_0 .net/2u *"_ivl_160", 6 0, L_000001f68184a948;  1 drivers
v000001f681827690_0 .net *"_ivl_165", 6 0, L_000001f6818a3640;  1 drivers
L_000001f68184a990 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001f681827730_0 .net/2u *"_ivl_166", 6 0, L_000001f68184a990;  1 drivers
v000001f681828090_0 .net *"_ivl_171", 6 0, L_000001f6818a2ce0;  1 drivers
L_000001f68184a9d8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001f681827870_0 .net/2u *"_ivl_172", 6 0, L_000001f68184a9d8;  1 drivers
v000001f681827910_0 .net *"_ivl_177", 6 0, L_000001f6818a3140;  1 drivers
L_000001f68184aa20 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001f6818279b0_0 .net/2u *"_ivl_178", 6 0, L_000001f68184aa20;  1 drivers
v000001f681827cd0_0 .net *"_ivl_18", 31 0, L_000001f6818a6200;  1 drivers
v000001f681827a50_0 .net *"_ivl_183", 6 0, L_000001f6818a3780;  1 drivers
L_000001f68184aa68 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001f681827af0_0 .net/2u *"_ivl_184", 6 0, L_000001f68184aa68;  1 drivers
v000001f681827f50_0 .net *"_ivl_189", 6 0, L_000001f6818a3820;  1 drivers
L_000001f68184aab0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001f681827b90_0 .net/2u *"_ivl_190", 6 0, L_000001f68184aab0;  1 drivers
v000001f681827d70_0 .net *"_ivl_195", 6 0, L_000001f6818a38c0;  1 drivers
L_000001f68184aaf8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001f681828270_0 .net/2u *"_ivl_196", 6 0, L_000001f68184aaf8;  1 drivers
v000001f681828130_0 .net *"_ivl_201", 6 0, L_000001f6818a3960;  1 drivers
L_000001f68184ab40 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v000001f681826510_0 .net/2u *"_ivl_202", 6 0, L_000001f68184ab40;  1 drivers
v000001f681826790_0 .net *"_ivl_207", 6 0, L_000001f6818a30a0;  1 drivers
L_000001f68184ab88 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v000001f681828e80_0 .net/2u *"_ivl_208", 6 0, L_000001f68184ab88;  1 drivers
L_000001f68184a510 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681829ce0_0 .net *"_ivl_21", 28 0, L_000001f68184a510;  1 drivers
L_000001f68184a558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6818296a0_0 .net/2u *"_ivl_22", 31 0, L_000001f68184a558;  1 drivers
v000001f681829c40_0 .net *"_ivl_223", 0 0, L_000001f6818a2f60;  1 drivers
v000001f6818291a0_0 .net *"_ivl_224", 19 0, L_000001f6818a4720;  1 drivers
v000001f6818292e0_0 .net *"_ivl_227", 11 0, L_000001f6818a24c0;  1 drivers
v000001f681829e20_0 .net *"_ivl_231", 19 0, L_000001f6818a3000;  1 drivers
L_000001f68184abd0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681829740_0 .net/2u *"_ivl_232", 11 0, L_000001f68184abd0;  1 drivers
v000001f68182a000_0 .net *"_ivl_237", 0 0, L_000001f6818a40e0;  1 drivers
v000001f681829240_0 .net *"_ivl_238", 19 0, L_000001f6818acf10;  1 drivers
v000001f681829380_0 .net *"_ivl_24", 0 0, L_000001f6818a5760;  1 drivers
v000001f681828f20_0 .net *"_ivl_241", 6 0, L_000001f6818ac790;  1 drivers
v000001f68182a0a0_0 .net *"_ivl_243", 4 0, L_000001f6818ab750;  1 drivers
v000001f6818287a0_0 .net *"_ivl_247", 0 0, L_000001f6818ac510;  1 drivers
v000001f681828c00_0 .net *"_ivl_248", 19 0, L_000001f6818ab610;  1 drivers
v000001f681829420_0 .net *"_ivl_251", 0 0, L_000001f6818ad230;  1 drivers
v000001f681829920_0 .net *"_ivl_253", 5 0, L_000001f6818abe30;  1 drivers
v000001f681828de0_0 .net *"_ivl_255", 3 0, L_000001f6818ac150;  1 drivers
L_000001f68184ac18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f6818288e0_0 .net/2u *"_ivl_256", 0 0, L_000001f68184ac18;  1 drivers
v000001f681828ac0_0 .net *"_ivl_261", 0 0, L_000001f6818ab390;  1 drivers
v000001f6818294c0_0 .net *"_ivl_262", 11 0, L_000001f6818ad690;  1 drivers
v000001f681829f60_0 .net *"_ivl_265", 7 0, L_000001f6818ad2d0;  1 drivers
v000001f681828ca0_0 .net *"_ivl_267", 0 0, L_000001f6818ad190;  1 drivers
v000001f681829b00_0 .net *"_ivl_269", 9 0, L_000001f6818ac5b0;  1 drivers
L_000001f68184ac60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f6818299c0_0 .net/2u *"_ivl_270", 0 0, L_000001f68184ac60;  1 drivers
L_000001f68184a3f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681828a20_0 .net *"_ivl_3", 28 0, L_000001f68184a3f0;  1 drivers
v000001f681828b60_0 .net *"_ivl_30", 0 0, L_000001f6817c5ac0;  1 drivers
v000001f681829560_0 .net *"_ivl_37", 0 0, L_000001f6817c4860;  1 drivers
v000001f681828d40_0 .net *"_ivl_38", 31 0, L_000001f6818a54e0;  1 drivers
L_000001f68184a438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f68182a1e0_0 .net/2u *"_ivl_4", 31 0, L_000001f68184a438;  1 drivers
v000001f681829d80_0 .net *"_ivl_40", 31 0, L_000001f6818a5580;  1 drivers
v000001f681829ba0_0 .net *"_ivl_42", 31 0, L_000001f6818a5620;  1 drivers
v000001f6818285c0_0 .net *"_ivl_47", 0 0, L_000001f6817c5970;  1 drivers
v000001f681828480_0 .net *"_ivl_49", 0 0, L_000001f6817c55f0;  1 drivers
v000001f681828840_0 .net *"_ivl_51", 0 0, L_000001f6817c4a90;  1 drivers
v000001f681829600_0 .net *"_ivl_53", 0 0, L_000001f6817c4710;  1 drivers
v000001f681828980_0 .net *"_ivl_55", 0 0, L_000001f6817c5c10;  1 drivers
v000001f6818297e0_0 .net *"_ivl_56", 31 0, L_000001f6818a5da0;  1 drivers
L_000001f68184a5a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681829ec0_0 .net *"_ivl_59", 28 0, L_000001f68184a5a0;  1 drivers
v000001f68182a140_0 .net *"_ivl_6", 0 0, L_000001f6818a5bc0;  1 drivers
L_000001f68184a5e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f681828660_0 .net/2u *"_ivl_60", 31 0, L_000001f68184a5e8;  1 drivers
v000001f681829880_0 .net *"_ivl_62", 0 0, L_000001f6818a5800;  1 drivers
v000001f681829a60_0 .net *"_ivl_67", 0 0, L_000001f6817c4a20;  1 drivers
v000001f68182a280_0 .net *"_ivl_69", 0 0, L_000001f6817c4b00;  1 drivers
v000001f681828700_0 .net *"_ivl_71", 30 0, L_000001f6818a5c60;  1 drivers
L_000001f68184a630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f6818283e0_0 .net/2u *"_ivl_72", 0 0, L_000001f68184a630;  1 drivers
v000001f681828520_0 .net *"_ivl_74", 31 0, L_000001f6818a4d60;  1 drivers
v000001f681828fc0_0 .net *"_ivl_76", 31 0, L_000001f6818a5ee0;  1 drivers
v000001f681829060_0 .net *"_ivl_8", 31 0, L_000001f6818a6020;  1 drivers
v000001f681829100_0 .net *"_ivl_80", 31 0, L_000001f6818a5080;  1 drivers
v000001f68182afd0_0 .net *"_ivl_82", 31 0, L_000001f6818a60c0;  1 drivers
L_000001f68184a678 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f68182ac10_0 .net/2u *"_ivl_86", 31 0, L_000001f68184a678;  1 drivers
v000001f68182acb0_0 .net *"_ivl_93", 0 0, L_000001f6818a5b20;  1 drivers
v000001f68182b430_0 .net *"_ivl_95", 15 0, L_000001f6818a58a0;  1 drivers
v000001f68182b930_0 .net *"_ivl_97", 15 0, L_000001f6818a4e00;  1 drivers
v000001f68182adf0_0 .net "addition", 31 0, L_000001f6817c5ba0;  1 drivers
v000001f68182a8f0_0 .net "address", 31 0, L_000001f6818a4f40;  alias, 1 drivers
v000001f68182aad0_0 .net "addressLoadStore", 31 0, L_000001f6818a62a0;  1 drivers
v000001f68182b2f0_0 .net "branchImmediate", 31 0, L_000001f6818abed0;  1 drivers
v000001f68182bf70_0 .net "branch_I", 0 0, L_000001f6818a4860;  1 drivers
v000001f68182bc50_0 .net "byteAccess", 0 0, L_000001f6818a51c0;  1 drivers
v000001f68182b390_0 .net "byteLoad", 7 0, L_000001f6818a4fe0;  1 drivers
v000001f68182b4d0_0 .net "fence_I", 0 0, L_000001f6818a4a40;  1 drivers
v000001f68182b9d0_0 .net "funct3", 2 0, L_000001f6818a2ec0;  1 drivers
v000001f68182aa30_0 .net "funct7", 6 0, L_000001f6818a3fa0;  1 drivers
v000001f68182ab70_0 .net "halfwordAccess", 0 0, L_000001f6818a59e0;  1 drivers
v000001f68182b750_0 .net "halfwordLoad", 15 0, L_000001f6818a5a80;  1 drivers
v000001f68182a490_0 .net "immediateImmediate", 31 0, L_000001f6818a4ae0;  1 drivers
v000001f68182b7f0_0 .var "instruction", 31 0;
v000001f68182af30_0 .net "jumpImmediate", 31 0, L_000001f6818ac830;  1 drivers
v000001f68182ae90_0 .net "loadData", 31 0, L_000001f6818a2a60;  1 drivers
v000001f68182b1b0_0 .net "loadSign", 0 0, L_000001f6817c5430;  1 drivers
v000001f68182c010_0 .net "load_I", 0 0, L_000001f6818a4680;  1 drivers
v000001f68182bcf0_0 .net "nextPC", 31 0, L_000001f6818a5f80;  1 drivers
v000001f68182a990_0 .net "rd", 4 0, L_000001f6818a3aa0;  1 drivers
v000001f68182a710_0 .net "read", 0 0, L_000001f6817c5900;  alias, 1 drivers
v000001f68182be30_0 .net "readData", 31 0, v000001f681846370_0;  alias, 1 drivers
v000001f68182c0b0_0 .net "rs1", 4 0, L_000001f6818a3a00;  1 drivers
v000001f68182ad50_0 .net "rs1Value", 31 0, v000001f6817c72a0_0;  1 drivers
v000001f68182b250_0 .net "rs2", 4 0, L_000001f6818a3f00;  1 drivers
v000001f68182c150_0 .net "rs2Value", 31 0, v000001f6818261c0_0;  1 drivers
v000001f68182c1f0_0 .var "state", 2 0;
v000001f68182a850_0 .net "storeImmediate", 31 0, L_000001f6818ad050;  1 drivers
v000001f68182a670_0 .net "store_I", 0 0, L_000001f6818a47c0;  1 drivers
v000001f68182b070_0 .net "system_I", 0 0, L_000001f6818a2d80;  1 drivers
v000001f68182b570_0 .net "takeBranch", 0 0, v000001f681825720_0;  1 drivers
v000001f68182c290_0 .net "upperImmediate", 31 0, L_000001f6818a4b80;  1 drivers
v000001f68182b610_0 .net "value1Register", 31 0, L_000001f6817c46a0;  1 drivers
v000001f68182b110_0 .net "value2Register", 31 0, L_000001f6818a5e40;  1 drivers
v000001f68182b6b0_0 .net "writeDataALU", 31 0, v000001f681825c20_0;  1 drivers
v000001f68182b890_0 .net "writeDataMemory", 31 0, o000001f6817d29d8;  alias, 0 drivers
v000001f68182ba70_0 .net "writeDataRegister", 31 0, L_000001f6818a56c0;  1 drivers
v000001f68182bb10_0 .net "writeEnable", 0 0, L_000001f6817c56d0;  1 drivers
v000001f68182bbb0_0 .net "writeMask", 3 0, o000001f6817d2a08;  alias, 0 drivers
L_000001f681845b50 .concat [ 3 29 0 0], v000001f68182c1f0_0, L_000001f68184a3f0;
L_000001f6818a5bc0 .cmp/eq 32, L_000001f681845b50, L_000001f68184a438;
L_000001f6818a6020 .concat [ 3 29 0 0], v000001f68182c1f0_0, L_000001f68184a480;
L_000001f6818a5440 .cmp/eq 32, L_000001f6818a6020, L_000001f68184a4c8;
L_000001f6818a6200 .concat [ 3 29 0 0], v000001f68182c1f0_0, L_000001f68184a510;
L_000001f6818a5760 .cmp/eq 32, L_000001f6818a6200, L_000001f68184a558;
L_000001f6818a4f40 .functor MUXZ 32, L_000001f6818a62a0, v000001f681826470_0, L_000001f6818a5760, C4<>;
L_000001f6818a5e40 .functor MUXZ 32, v000001f6818261c0_0, L_000001f6818a4ae0, L_000001f6817c5ac0, C4<>;
L_000001f6818a53a0 .part v000001f681826830_0, 0, 1;
L_000001f6818a54e0 .functor MUXZ 32, v000001f681825c20_0, L_000001f6818a2a60, L_000001f6818a4680, C4<>;
L_000001f6818a5580 .functor MUXZ 32, L_000001f6818a54e0, L_000001f6818a6160, L_000001f6818a33c0, C4<>;
L_000001f6818a5620 .functor MUXZ 32, L_000001f6818a5580, L_000001f6818a4b80, L_000001f6818a3dc0, C4<>;
L_000001f6818a56c0 .functor MUXZ 32, L_000001f6818a5620, L_000001f6818a4cc0, L_000001f6817c4860, C4<>;
L_000001f6818a5da0 .concat [ 3 29 0 0], v000001f68182c1f0_0, L_000001f68184a5a0;
L_000001f6818a5800 .cmp/eq 32, L_000001f6818a5da0, L_000001f68184a5e8;
L_000001f6818a5c60 .part L_000001f6817c5ba0, 1, 31;
L_000001f6818a4d60 .concat [ 1 31 0 0], L_000001f68184a630, L_000001f6818a5c60;
L_000001f6818a5ee0 .functor MUXZ 32, L_000001f6818a4cc0, L_000001f6818a4d60, L_000001f6818a45e0, C4<>;
L_000001f6818a5f80 .functor MUXZ 32, L_000001f6818a5ee0, L_000001f6818a6160, L_000001f6817c4b00, C4<>;
L_000001f6818a5080 .functor MUXZ 32, L_000001f6818abed0, L_000001f6818a4b80, L_000001f6818a33c0, C4<>;
L_000001f6818a60c0 .functor MUXZ 32, L_000001f6818a5080, L_000001f6818ac830, L_000001f6818a35a0, C4<>;
L_000001f6818a6160 .arith/sum 32, v000001f681826470_0, L_000001f6818a60c0;
L_000001f6818a4cc0 .arith/sum 32, v000001f681826470_0, L_000001f68184a678;
L_000001f6818a62a0 .arith/sum 32, L_000001f6817c46a0, L_000001f6818a4ae0;
L_000001f6818a5b20 .part L_000001f6818a62a0, 1, 1;
L_000001f6818a58a0 .part v000001f681846370_0, 16, 16;
L_000001f6818a4e00 .part v000001f681846370_0, 0, 16;
L_000001f6818a5a80 .functor MUXZ 16, L_000001f6818a4e00, L_000001f6818a58a0, L_000001f6818a5b20, C4<>;
L_000001f6818a4ea0 .part L_000001f6818a62a0, 0, 1;
L_000001f6818a5d00 .part L_000001f6818a5a80, 8, 8;
L_000001f6818a4c20 .part L_000001f6818a5a80, 0, 8;
L_000001f6818a4fe0 .functor MUXZ 8, L_000001f6818a4c20, L_000001f6818a5d00, L_000001f6818a4ea0, C4<>;
L_000001f6818a5120 .part L_000001f6818a2ec0, 0, 2;
L_000001f6818a51c0 .cmp/eq 2, L_000001f6818a5120, L_000001f68184a6c0;
L_000001f6818a5940 .part L_000001f6818a2ec0, 0, 2;
L_000001f6818a59e0 .cmp/eq 2, L_000001f6818a5940, L_000001f68184a708;
LS_000001f6818a5260_0_0 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_0_4 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_0_8 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_0_12 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_0_16 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_0_20 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a5260_1_0 .concat [ 4 4 4 4], LS_000001f6818a5260_0_0, LS_000001f6818a5260_0_4, LS_000001f6818a5260_0_8, LS_000001f6818a5260_0_12;
LS_000001f6818a5260_1_4 .concat [ 4 4 0 0], LS_000001f6818a5260_0_16, LS_000001f6818a5260_0_20;
L_000001f6818a5260 .concat [ 16 8 0 0], LS_000001f6818a5260_1_0, LS_000001f6818a5260_1_4;
L_000001f6818a5300 .concat [ 8 24 0 0], L_000001f6818a4fe0, L_000001f6818a5260;
LS_000001f6818a36e0_0_0 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a36e0_0_4 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a36e0_0_8 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
LS_000001f6818a36e0_0_12 .concat [ 1 1 1 1], L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430, L_000001f6817c5430;
L_000001f6818a36e0 .concat [ 4 4 4 4], LS_000001f6818a36e0_0_0, LS_000001f6818a36e0_0_4, LS_000001f6818a36e0_0_8, LS_000001f6818a36e0_0_12;
L_000001f6818a4040 .concat [ 16 16 0 0], L_000001f6818a5a80, L_000001f6818a36e0;
L_000001f6818a26a0 .functor MUXZ 32, v000001f681846370_0, L_000001f6818a4040, L_000001f6818a59e0, C4<>;
L_000001f6818a2a60 .functor MUXZ 32, L_000001f6818a26a0, L_000001f6818a5300, L_000001f6818a51c0, C4<>;
L_000001f6818a3d20 .part L_000001f6818a2ec0, 2, 1;
L_000001f6818a44a0 .reduce/nor L_000001f6818a3d20;
L_000001f6818a2b00 .part L_000001f6818a4fe0, 7, 1;
L_000001f6818a2c40 .part L_000001f6818a5a80, 15, 1;
L_000001f6818a3c80 .functor MUXZ 1, L_000001f6818a2c40, L_000001f6818a2b00, L_000001f6818a51c0, C4<>;
L_000001f6818a3be0 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a3dc0 .cmp/eq 7, L_000001f6818a3be0, L_000001f68184a8b8;
L_000001f6818a29c0 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a33c0 .cmp/eq 7, L_000001f6818a29c0, L_000001f68184a900;
L_000001f6818a4180 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a35a0 .cmp/eq 7, L_000001f6818a4180, L_000001f68184a948;
L_000001f6818a3640 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a45e0 .cmp/eq 7, L_000001f6818a3640, L_000001f68184a990;
L_000001f6818a2ce0 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a3e60 .cmp/eq 7, L_000001f6818a2ce0, L_000001f68184a9d8;
L_000001f6818a3140 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a2e20 .cmp/eq 7, L_000001f6818a3140, L_000001f68184aa20;
L_000001f6818a3780 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a4860 .cmp/eq 7, L_000001f6818a3780, L_000001f68184aa68;
L_000001f6818a3820 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a4680 .cmp/eq 7, L_000001f6818a3820, L_000001f68184aab0;
L_000001f6818a38c0 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a47c0 .cmp/eq 7, L_000001f6818a38c0, L_000001f68184aaf8;
L_000001f6818a3960 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a4a40 .cmp/eq 7, L_000001f6818a3960, L_000001f68184ab40;
L_000001f6818a30a0 .part v000001f68182b7f0_0, 0, 7;
L_000001f6818a2d80 .cmp/eq 7, L_000001f6818a30a0, L_000001f68184ab88;
L_000001f6818a3a00 .part v000001f68182b7f0_0, 15, 5;
L_000001f6818a3f00 .part v000001f68182b7f0_0, 20, 5;
L_000001f6818a3aa0 .part v000001f68182b7f0_0, 7, 5;
L_000001f6818a2ec0 .part v000001f68182b7f0_0, 12, 3;
L_000001f6818a3fa0 .part v000001f68182b7f0_0, 25, 7;
L_000001f6818a2f60 .part v000001f68182b7f0_0, 31, 1;
LS_000001f6818a4720_0_0 .concat [ 1 1 1 1], L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60;
LS_000001f6818a4720_0_4 .concat [ 1 1 1 1], L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60;
LS_000001f6818a4720_0_8 .concat [ 1 1 1 1], L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60;
LS_000001f6818a4720_0_12 .concat [ 1 1 1 1], L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60;
LS_000001f6818a4720_0_16 .concat [ 1 1 1 1], L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60, L_000001f6818a2f60;
LS_000001f6818a4720_1_0 .concat [ 4 4 4 4], LS_000001f6818a4720_0_0, LS_000001f6818a4720_0_4, LS_000001f6818a4720_0_8, LS_000001f6818a4720_0_12;
LS_000001f6818a4720_1_4 .concat [ 4 0 0 0], LS_000001f6818a4720_0_16;
L_000001f6818a4720 .concat [ 16 4 0 0], LS_000001f6818a4720_1_0, LS_000001f6818a4720_1_4;
L_000001f6818a24c0 .part v000001f68182b7f0_0, 20, 12;
L_000001f6818a4ae0 .concat [ 12 20 0 0], L_000001f6818a24c0, L_000001f6818a4720;
L_000001f6818a3000 .part v000001f68182b7f0_0, 12, 20;
L_000001f6818a4b80 .concat [ 12 20 0 0], L_000001f68184abd0, L_000001f6818a3000;
L_000001f6818a40e0 .part v000001f68182b7f0_0, 31, 1;
LS_000001f6818acf10_0_0 .concat [ 1 1 1 1], L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0;
LS_000001f6818acf10_0_4 .concat [ 1 1 1 1], L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0;
LS_000001f6818acf10_0_8 .concat [ 1 1 1 1], L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0;
LS_000001f6818acf10_0_12 .concat [ 1 1 1 1], L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0;
LS_000001f6818acf10_0_16 .concat [ 1 1 1 1], L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0, L_000001f6818a40e0;
LS_000001f6818acf10_1_0 .concat [ 4 4 4 4], LS_000001f6818acf10_0_0, LS_000001f6818acf10_0_4, LS_000001f6818acf10_0_8, LS_000001f6818acf10_0_12;
LS_000001f6818acf10_1_4 .concat [ 4 0 0 0], LS_000001f6818acf10_0_16;
L_000001f6818acf10 .concat [ 16 4 0 0], LS_000001f6818acf10_1_0, LS_000001f6818acf10_1_4;
L_000001f6818ac790 .part v000001f68182b7f0_0, 25, 7;
L_000001f6818ab750 .part v000001f68182b7f0_0, 7, 5;
L_000001f6818ad050 .concat [ 5 7 20 0], L_000001f6818ab750, L_000001f6818ac790, L_000001f6818acf10;
L_000001f6818ac510 .part v000001f68182b7f0_0, 31, 1;
LS_000001f6818ab610_0_0 .concat [ 1 1 1 1], L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510;
LS_000001f6818ab610_0_4 .concat [ 1 1 1 1], L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510;
LS_000001f6818ab610_0_8 .concat [ 1 1 1 1], L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510;
LS_000001f6818ab610_0_12 .concat [ 1 1 1 1], L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510;
LS_000001f6818ab610_0_16 .concat [ 1 1 1 1], L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510, L_000001f6818ac510;
LS_000001f6818ab610_1_0 .concat [ 4 4 4 4], LS_000001f6818ab610_0_0, LS_000001f6818ab610_0_4, LS_000001f6818ab610_0_8, LS_000001f6818ab610_0_12;
LS_000001f6818ab610_1_4 .concat [ 4 0 0 0], LS_000001f6818ab610_0_16;
L_000001f6818ab610 .concat [ 16 4 0 0], LS_000001f6818ab610_1_0, LS_000001f6818ab610_1_4;
L_000001f6818ad230 .part v000001f68182b7f0_0, 7, 1;
L_000001f6818abe30 .part v000001f68182b7f0_0, 25, 6;
L_000001f6818ac150 .part v000001f68182b7f0_0, 8, 4;
LS_000001f6818abed0_0_0 .concat [ 1 4 6 1], L_000001f68184ac18, L_000001f6818ac150, L_000001f6818abe30, L_000001f6818ad230;
LS_000001f6818abed0_0_4 .concat [ 20 0 0 0], L_000001f6818ab610;
L_000001f6818abed0 .concat [ 12 20 0 0], LS_000001f6818abed0_0_0, LS_000001f6818abed0_0_4;
L_000001f6818ab390 .part v000001f68182b7f0_0, 31, 1;
LS_000001f6818ad690_0_0 .concat [ 1 1 1 1], L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390;
LS_000001f6818ad690_0_4 .concat [ 1 1 1 1], L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390;
LS_000001f6818ad690_0_8 .concat [ 1 1 1 1], L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390, L_000001f6818ab390;
L_000001f6818ad690 .concat [ 4 4 4 0], LS_000001f6818ad690_0_0, LS_000001f6818ad690_0_4, LS_000001f6818ad690_0_8;
L_000001f6818ad2d0 .part v000001f68182b7f0_0, 12, 8;
L_000001f6818ad190 .part v000001f68182b7f0_0, 20, 1;
L_000001f6818ac5b0 .part v000001f68182b7f0_0, 21, 10;
LS_000001f6818ac830_0_0 .concat [ 1 10 1 8], L_000001f68184ac60, L_000001f6818ac5b0, L_000001f6818ad190, L_000001f6818ad2d0;
LS_000001f6818ac830_0_4 .concat [ 12 0 0 0], L_000001f6818ad690;
L_000001f6818ac830 .concat [ 20 12 0 0], LS_000001f6818ac830_0_0, LS_000001f6818ac830_0_4;
S_000001f681736290 .scope module, "bank" "registerBanks" 3 133, 3 373 0, S_000001f68174eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v000001f6817c6d00_0 .net "CLK", 0 0, L_000001f681845a10;  alias, 1 drivers
v000001f6817c7a20_0 .var/i "i", 31 0;
v000001f6817c6f80 .array "integerRegisters", 31 0, 31 0;
v000001f6817c6e40_0 .net "rd", 4 0, L_000001f6818a3aa0;  alias, 1 drivers
L_000001f68184a750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f6817c7020_0 .net "registerType", 0 0, L_000001f68184a750;  1 drivers
v000001f6817c70c0_0 .net "rs1", 4 0, L_000001f6818a3a00;  alias, 1 drivers
v000001f6817c7660_0 .net "rs1Data", 31 0, v000001f6817c72a0_0;  alias, 1 drivers
v000001f6817c72a0_0 .var "rs1Out", 31 0;
v000001f6817c7520_0 .net "rs2", 4 0, L_000001f6818a3f00;  alias, 1 drivers
v000001f681825d60_0 .net "rs2Data", 31 0, v000001f6818261c0_0;  alias, 1 drivers
v000001f6818261c0_0 .var "rs2Out", 31 0;
v000001f681824820_0 .net "writeData", 31 0, L_000001f6818a56c0;  alias, 1 drivers
v000001f6818259a0_0 .net "writeEnable", 0 0, L_000001f6817c56d0;  alias, 1 drivers
E_000001f681795a80 .event posedge, v000001f6817c6bc0_0;
S_000001f681736420 .scope module, "compute" "ALU" 3 145, 3 209 0, S_000001f68174eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
    .port_info 9 /OUTPUT 32 "addition";
L_000001f6817c54a0 .functor XOR 1, L_000001f6818a2ba0, L_000001f6818a2600, C4<0>, C4<0>;
L_000001f6817c48d0 .functor AND 1, L_000001f6818a4220, L_000001f6818a4360, C4<1>, C4<1>;
L_000001f6817c5ba0 .functor BUFZ 32, L_000001f6818a3280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f681824b40_0 .net "ALU", 0 0, L_000001f6818a2e20;  alias, 1 drivers
v000001f681824460_0 .net "ALUresult", 31 0, v000001f681825c20_0;  alias, 1 drivers
L_000001f68184a798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f681825a40_0 .net/2u *"_ivl_0", 0 0, L_000001f68184a798;  1 drivers
v000001f6818248c0_0 .net *"_ivl_11", 31 0, L_000001f6818a27e0;  1 drivers
L_000001f68184a828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f681824c80_0 .net/2u *"_ivl_12", 31 0, L_000001f68184a828;  1 drivers
v000001f681826260_0 .net *"_ivl_19", 0 0, L_000001f6818a2ba0;  1 drivers
v000001f681824780_0 .net *"_ivl_2", 32 0, L_000001f6818a31e0;  1 drivers
v000001f681825cc0_0 .net *"_ivl_21", 0 0, L_000001f6818a2600;  1 drivers
v000001f681825680_0 .net *"_ivl_22", 0 0, L_000001f6817c54a0;  1 drivers
v000001f6818245a0_0 .net *"_ivl_25", 0 0, L_000001f6818a42c0;  1 drivers
v000001f6818243c0_0 .net *"_ivl_27", 0 0, L_000001f6818a2880;  1 drivers
L_000001f68184a870 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001f681824960_0 .net/2u *"_ivl_32", 2 0, L_000001f68184a870;  1 drivers
v000001f681825ea0_0 .net *"_ivl_34", 0 0, L_000001f6818a3320;  1 drivers
v000001f6818257c0_0 .net *"_ivl_37", 31 0, L_000001f6818a4900;  1 drivers
L_000001f68184a7e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f681826120_0 .net/2u *"_ivl_4", 0 0, L_000001f68184a7e0;  1 drivers
v000001f681825360_0 .net *"_ivl_41", 0 0, L_000001f6818a4220;  1 drivers
v000001f681825400_0 .net *"_ivl_43", 0 0, L_000001f6818a4360;  1 drivers
v000001f681825e00_0 .net *"_ivl_44", 0 0, L_000001f6817c48d0;  1 drivers
v000001f681824640_0 .net *"_ivl_46", 32 0, L_000001f6818a3b40;  1 drivers
v000001f681825900_0 .net *"_ivl_51", 31 0, L_000001f6818a3460;  1 drivers
v000001f681825220_0 .net *"_ivl_6", 32 0, L_000001f6818a2740;  1 drivers
v000001f681824500_0 .net "add", 31 0, L_000001f6818a3280;  1 drivers
v000001f6818255e0_0 .net "addition", 31 0, L_000001f6817c5ba0;  alias, 1 drivers
v000001f681825720_0 .var "branch", 0 0;
v000001f681825ae0_0 .net "equal", 0 0, L_000001f6818a4400;  1 drivers
v000001f6818250e0_0 .net "funct3", 2 0, L_000001f6818a2ec0;  alias, 1 drivers
v000001f681825b80_0 .net "funct7", 6 0, L_000001f6818a3fa0;  alias, 1 drivers
v000001f681824a00_0 .net "left_shift", 31 0, L_000001f6818a2920;  1 drivers
v000001f6818254a0_0 .net "lessThan", 0 0, L_000001f6818a3500;  1 drivers
v000001f681825040_0 .net "lessThanUnsigned", 0 0, L_000001f6818a2560;  1 drivers
v000001f681825c20_0 .var "result", 31 0;
v000001f6818252c0_0 .net "rs1", 4 0, L_000001f6818a3a00;  alias, 1 drivers
v000001f681825860_0 .net "rs2", 4 0, L_000001f6818a3f00;  alias, 1 drivers
v000001f681824f00_0 .net "shift_in", 31 0, L_000001f6818a2420;  1 drivers
v000001f681825f40_0 .net "shifter", 32 0, L_000001f6818a4540;  1 drivers
v000001f681826080_0 .net "subtration", 32 0, L_000001f6818a49a0;  1 drivers
v000001f681825fe0_0 .net "takeBranch", 0 0, v000001f681825720_0;  alias, 1 drivers
v000001f681824aa0_0 .net "value1", 31 0, L_000001f6817c46a0;  alias, 1 drivers
v000001f681824be0_0 .net "value2", 31 0, L_000001f6818a5e40;  alias, 1 drivers
E_000001f681795ac0 .event anyedge, v000001f6818250e0_0, v000001f681825ae0_0, v000001f6818254a0_0, v000001f681825040_0;
E_000001f681795c00/0 .event anyedge, v000001f6818250e0_0, v000001f681824b40_0, v000001f681825b80_0, v000001f681826080_0;
E_000001f681795c00/1 .event anyedge, v000001f681824500_0, v000001f681824a00_0, v000001f6818254a0_0, v000001f681825040_0;
E_000001f681795c00/2 .event anyedge, v000001f681824aa0_0, v000001f681824be0_0, v000001f681825f40_0;
E_000001f681795c00 .event/or E_000001f681795c00/0, E_000001f681795c00/1, E_000001f681795c00/2;
L_000001f6818a31e0 .concat [ 32 1 0 0], L_000001f6817c46a0, L_000001f68184a798;
L_000001f6818a2740 .concat [ 32 1 0 0], L_000001f6818a5e40, L_000001f68184a7e0;
L_000001f6818a49a0 .arith/sub 33, L_000001f6818a31e0, L_000001f6818a2740;
L_000001f6818a27e0 .part L_000001f6818a49a0, 0, 32;
L_000001f6818a4400 .cmp/eq 32, L_000001f6818a27e0, L_000001f68184a828;
L_000001f6818a2560 .part L_000001f6818a49a0, 32, 1;
L_000001f6818a2ba0 .part L_000001f6817c46a0, 31, 1;
L_000001f6818a2600 .part L_000001f6818a5e40, 31, 1;
L_000001f6818a42c0 .part L_000001f6817c46a0, 31, 1;
L_000001f6818a2880 .part L_000001f6818a49a0, 32, 1;
L_000001f6818a3500 .functor MUXZ 1, L_000001f6818a2880, L_000001f6818a42c0, L_000001f6817c54a0, C4<>;
L_000001f6818a3280 .arith/sum 32, L_000001f6817c46a0, L_000001f6818a5e40;
L_000001f6818a3320 .cmp/eq 3, L_000001f6818a2ec0, L_000001f68184a870;
L_000001f6818a4900 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_000001f6817c46a0 (v000001f6818246e0_0) S_000001f681652510;
L_000001f6818a2420 .functor MUXZ 32, L_000001f6817c46a0, L_000001f6818a4900, L_000001f6818a3320, C4<>;
L_000001f6818a4220 .part L_000001f6818a3fa0, 5, 1;
L_000001f6818a4360 .part L_000001f6817c46a0, 31, 1;
L_000001f6818a3b40 .concat [ 32 1 0 0], L_000001f6818a2420, L_000001f6817c48d0;
L_000001f6818a4540 .shift/rs 33, L_000001f6818a3b40, L_000001f6818a3f00;
L_000001f6818a3460 .part L_000001f6818a4540, 0, 32;
L_000001f6818a2920 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_000001f6818a3460 (v000001f6818246e0_0) S_000001f681652510;
S_000001f681652510 .scope function.vec4.s32, "flip" "flip" 3 222, 3 222 0, S_000001f681736420;
 .timescale 0 0;
; Variable flip is vec4 return value of scope S_000001f681652510
v000001f6818246e0_0 .var "in", 31 0;
TD_bench.test.CPU.compute.flip ;
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818246e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip (store_vec4_to_lval)
    %end;
S_000001f68182dbd0 .scope module, "rom" "program_memory" 3 7, 3 267 0, S_000001f68174e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 4 "writeMask";
    .port_info 5 /OUTPUT 32 "readData";
P_000001f68182dd60 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_000001f68182dd98 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_000001f68182ddd0 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_000001f68182de08 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_000001f68182de40 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_000001f68182de78 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_000001f68182deb0 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_000001f68182dee8 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_000001f68182df20 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_000001f68182df58 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_000001f68182df90 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_000001f68182dfc8 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_000001f68182e000 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_000001f68182e038 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_000001f68182e070 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_000001f68182e0a8 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_000001f68182e0e0 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_000001f68182e118 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_000001f68182e150 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_000001f68182e188 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_000001f68182e1c0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_000001f68182e1f8 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_000001f68182e230 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_000001f68182e268 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_000001f68182e2a0 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_000001f68182e2d8 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_000001f68182e310 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_000001f68182e348 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_000001f68182e380 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_000001f68182e3b8 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_000001f68182e3f0 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_000001f68182e428 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_000001f68182e460 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_000001f68182e498 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_000001f68182e4d0 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_000001f68182e508 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_000001f68182e540 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_000001f68182e578 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_000001f68182e5b0 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_000001f68182e5e8 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_000001f68182e620 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_000001f68182e658 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_000001f68182e690 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_000001f68182e6c8 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_000001f68182e700 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_000001f68182e738 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_000001f68182e770 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_000001f68182e7a8 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_000001f68182e7e0 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_000001f68182e818 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_000001f68182e850 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_000001f68182e888 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_000001f68182e8c0 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_000001f68182e8f8 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_000001f68182e930 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_000001f68182e968 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_000001f68182e9a0 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_000001f68182e9d8 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_000001f68182ea10 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_000001f68182ea48 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_000001f68182ea80 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_000001f68182eab8 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_000001f68182eaf0 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_000001f68182eb28 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_000001f68182eb60 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_000001f68182eb98 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
v000001f681845290_0 .var/i "ASMerror", 31 0;
v000001f6818447f0_0 .net "CLK", 0 0, L_000001f681845a10;  alias, 1 drivers
v000001f681845830_0 .var/i "L0_", 31 0;
v000001f681845330_0 .var/i "L1_", 31 0;
v000001f681844a70 .array "MEM", 255 0, 31 0;
v000001f681844890_0 .net "address", 31 0, L_000001f6818a4f40;  alias, 1 drivers
v000001f681843fd0_0 .var/i "memPC", 31 0;
v000001f681846230_0 .net "read", 0 0, L_000001f6817c5900;  alias, 1 drivers
v000001f681846370_0 .var "readData", 31 0;
v000001f6818449d0_0 .var/i "wait_", 31 0;
v000001f681845c90_0 .net "wordAddress", 29 0, L_000001f681845ab0;  1 drivers
v000001f6818458d0_0 .net "writeData", 31 0, o000001f6817d29d8;  alias, 0 drivers
v000001f681846690_0 .net "writeMask", 3 0, o000001f6817d2a08;  alias, 0 drivers
L_000001f681845ab0 .part L_000001f6818a4f40, 2, 30;
S_000001f68182ebe0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182bd90_0 .var "rd", 4 0;
v000001f68182a530_0 .var "rs1", 4 0;
v000001f68182bed0_0 .var "rs2", 4 0;
TD_bench.test.rom.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f68182bd90_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f68182a530_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f68182bed0_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f68182ed70 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182a3f0_0 .var "imm", 31 0;
v000001f68182a5d0_0 .var "rd", 4 0;
v000001f68182a7b0_0 .var "rs1", 4 0;
TD_bench.test.rom.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f68182a5d0_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f68182a7b0_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f68182a3f0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f6817cd990 .scope task, "AND" "AND" 4 146, 4 146 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681830850_0 .var "rd", 4 0;
v000001f681830a30_0 .var "rs1", 4 0;
v000001f68182ef50_0 .var "rs2", 4 0;
TD_bench.test.rom.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681830850_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681830a30_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f68182ef50_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f6817cdb20 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681830ad0_0 .var "imm", 31 0;
v000001f68182f590_0 .var "rd", 4 0;
v000001f681830b70_0 .var "rs1", 4 0;
TD_bench.test.rom.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f68182f590_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681830b70_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681830ad0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f6817cdcb0 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f310_0 .var "imm", 31 0;
v000001f68182eff0_0 .var "rd", 4 0;
TD_bench.test.rom.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v000001f681845010_0, 0, 7;
    %load/vec4 v000001f68182eff0_0;
    %store/vec4 v000001f681844250_0, 0, 5;
    %load/vec4 v000001f68182f310_0;
    %store/vec4 v000001f681845e70_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_000001f6818495b0;
    %join;
    %end;
S_000001f681735890 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f630_0 .var "imm", 31 0;
v000001f6818305d0_0 .var "rs1", 4 0;
v000001f68182f4f0_0 .var "rs2", 4 0;
TD_bench.test.rom.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f6818305d0_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f68182f4f0_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f68182f630_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f681735a20 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681830c10_0 .var "imm", 31 0;
v000001f681830df0_0 .var "rs1", 4 0;
TD_bench.test.rom.BEQZ ;
    %load/vec4 v000001f681830df0_0;
    %store/vec4 v000001f6818305d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182f4f0_0, 0, 5;
    %load/vec4 v000001f681830c10_0;
    %store/vec4 v000001f68182f630_0, 0, 32;
    %fork TD_bench.test.rom.BEQ, S_000001f681735890;
    %join;
    %end;
S_000001f681735bb0 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818307b0_0 .var "imm", 31 0;
v000001f6818308f0_0 .var "rs1", 4 0;
v000001f681830350_0 .var "rs2", 4 0;
TD_bench.test.rom.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f6818308f0_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f681830350_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f6818307b0_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f681735d40 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f3b0_0 .var "imm", 31 0;
v000001f681830490_0 .var "rs1", 4 0;
v000001f68182fa90_0 .var "rs2", 4 0;
TD_bench.test.rom.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f681830490_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f68182fa90_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f68182f3b0_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f6818310f0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182fb30_0 .var "imm", 31 0;
v000001f681830cb0_0 .var "rs1", 4 0;
v000001f68182f1d0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGT ;
    %load/vec4 v000001f68182f1d0_0;
    %store/vec4 v000001f68182fdb0_0, 0, 5;
    %load/vec4 v000001f681830cb0_0;
    %store/vec4 v000001f681830990_0, 0, 5;
    %load/vec4 v000001f68182fb30_0;
    %store/vec4 v000001f68182f6d0_0, 0, 32;
    %fork TD_bench.test.rom.BLT, S_000001f681831410;
    %join;
    %end;
S_000001f681831410 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f6d0_0 .var "imm", 31 0;
v000001f68182fdb0_0 .var "rs1", 4 0;
v000001f681830990_0 .var "rs2", 4 0;
TD_bench.test.rom.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f68182fdb0_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f681830990_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f68182f6d0_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f681830f60 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182ff90_0 .var "imm", 31 0;
v000001f681830d50_0 .var "rs1", 4 0;
v000001f68182fc70_0 .var "rs2", 4 0;
TD_bench.test.rom.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f681830d50_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f68182fc70_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f68182ff90_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f6818318c0 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818302b0_0 .var "imm", 31 0;
v000001f6818303f0_0 .var "rs1", 4 0;
v000001f68182fbd0_0 .var "rs2", 4 0;
TD_bench.test.rom.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001f681830030_0, 0, 7;
    %load/vec4 v000001f6818303f0_0;
    %store/vec4 v000001f681830710_0, 0, 5;
    %load/vec4 v000001f68182fbd0_0;
    %store/vec4 v000001f68182f090_0, 0, 5;
    %load/vec4 v000001f6818302b0_0;
    %store/vec4 v000001f68182f450_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f68182fe50_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_000001f681831280;
    %join;
    %end;
S_000001f681831730 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681830530_0 .var "imm", 31 0;
v000001f681830670_0 .var "rs1", 4 0;
TD_bench.test.rom.BNEZ ;
    %load/vec4 v000001f681830670_0;
    %store/vec4 v000001f6818303f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182fbd0_0, 0, 5;
    %load/vec4 v000001f681830530_0;
    %store/vec4 v000001f6818302b0_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_000001f6818318c0;
    %join;
    %end;
S_000001f681831280 .scope task, "BType" "BType" 4 297, 4 297 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182fe50_0 .var "funct3", 2 0;
v000001f68182f450_0 .var "imm", 31 0;
v000001f681830030_0 .var "opcode", 6 0;
v000001f681830710_0 .var "rs1", 4 0;
v000001f68182f090_0 .var "rs2", 4 0;
TD_bench.test.rom.BType ;
    %load/vec4 v000001f68182f450_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001f68182f450_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f68182f090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681830710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f68182fe50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f68182f450_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f68182f450_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681830030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681831a50 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f130_0 .var "offset", 31 0;
TD_bench.test.rom.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001f68182eff0_0, 0, 5;
    %load/vec4 v000001f68182f130_0;
    %store/vec4 v000001f68182f310_0, 0, 32;
    %fork TD_bench.test.rom.AUIPC, S_000001f6817cdcb0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f681839cf0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001f681839e30_0, 0, 5;
    %load/vec4 v000001f68182f130_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v000001f681839b10_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_000001f6818368e0;
    %join;
    %end;
S_000001f681831be0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182fd10_0 .var "csr", 11 0;
v000001f68182f770_0 .var "rd", 4 0;
v000001f68182fef0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRC ;
    %load/vec4 v000001f68182fd10_0;
    %load/vec4 v000001f68182fef0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v000001f68182f770_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f6818315a0 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f270_0 .var "csr", 11 0;
v000001f68182f810_0 .var "imm", 31 0;
v000001f68182f8b0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRCI ;
    %load/vec4 v000001f68182f270_0;
    %load/vec4 v000001f68182f810_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v000001f68182f8b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681831d70 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f950_0 .var "csr", 11 0;
v000001f6818300d0_0 .var "rd", 4 0;
v000001f681830170_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRS ;
    %load/vec4 v000001f68182f950_0;
    %load/vec4 v000001f681830170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v000001f6818300d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681836750 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f68182f9f0_0 .var "csr", 11 0;
v000001f681830210_0 .var "imm", 31 0;
v000001f6818396b0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRSI ;
    %load/vec4 v000001f68182f9f0_0;
    %load/vec4 v000001f681830210_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v000001f6818396b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681836430 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838d50_0 .var "csr", 11 0;
v000001f6818392f0_0 .var "rd", 4 0;
v000001f681839750_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRW ;
    %load/vec4 v000001f681838d50_0;
    %load/vec4 v000001f681839750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v000001f6818392f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681836110 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838030_0 .var "csr", 11 0;
v000001f681838350_0 .var "imm", 31 0;
v000001f681839d90_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRWI ;
    %load/vec4 v000001f681838030_0;
    %load/vec4 v000001f681838350_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v000001f681839d90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681837a10 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838210_0 .var "b1", 7 0;
v000001f681838f30_0 .var "b2", 7 0;
v000001f6818397f0_0 .var "b3", 7 0;
v000001f681838cb0_0 .var "b4", 7 0;
TD_bench.test.rom.DATAB ;
    %load/vec4 v000001f681838210_0;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f681844a70, 4, 5;
    %load/vec4 v000001f681838f30_0;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f681844a70, 4, 5;
    %load/vec4 v000001f6818397f0_0;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f681844a70, 4, 5;
    %load/vec4 v000001f681838cb0_0;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f681844a70, 4, 5;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681836a70 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818383f0_0 .var "w", 31 0;
TD_bench.test.rom.DATAW ;
    %load/vec4 v000001f6818383f0_0;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681836d90 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681835f80 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681837ba0 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681839890_0 .var "pred", 3 0;
v000001f681839a70_0 .var "succ", 3 0;
TD_bench.test.rom.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001f681839890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681839a70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f6818362a0 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681837560 .scope task, "IType" "IType" 4 160, 4 160 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681839c50_0 .var "funct3", 2 0;
v000001f681839bb0_0 .var "imm", 31 0;
v000001f681838490_0 .var "opcode", 6 0;
v000001f681839930_0 .var "rd", 4 0;
v000001f6818382b0_0 .var "rs1", 4 0;
TD_bench.test.rom.IType ;
    %load/vec4 v000001f681839bb0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v000001f6818382b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681839c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681839930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681838490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f6818365c0 .scope task, "J" "J" 4 742, 4 742 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838a30_0 .var "imm", 31 0;
TD_bench.test.rom.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f681839430_0, 0, 5;
    %load/vec4 v000001f681838a30_0;
    %store/vec4 v000001f681838e90_0, 0, 32;
    %fork TD_bench.test.rom.JAL, S_000001f681837240;
    %join;
    %end;
S_000001f681837240 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838e90_0 .var "imm", 31 0;
v000001f681839430_0 .var "rd", 4 0;
TD_bench.test.rom.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000001f6818380d0_0, 0, 7;
    %load/vec4 v000001f681839430_0;
    %store/vec4 v000001f681838df0_0, 0, 5;
    %load/vec4 v000001f681838e90_0;
    %store/vec4 v000001f681838990_0, 0, 32;
    %fork TD_bench.test.rom.JType, S_000001f681836f20;
    %join;
    %end;
S_000001f6818368e0 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681839b10_0 .var "imm", 31 0;
v000001f681839cf0_0 .var "rd", 4 0;
v000001f681839e30_0 .var "rs1", 4 0;
TD_bench.test.rom.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681839cf0_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681839e30_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681839b10_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681836c00 .scope task, "JR" "JR" 4 750, 4 750 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838fd0_0 .var "imm", 31 0;
v000001f681837f90_0 .var "rs1", 4 0;
TD_bench.test.rom.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f681839cf0_0, 0, 5;
    %load/vec4 v000001f681837f90_0;
    %store/vec4 v000001f681839e30_0, 0, 5;
    %load/vec4 v000001f681838fd0_0;
    %store/vec4 v000001f681839b10_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_000001f6818368e0;
    %join;
    %end;
S_000001f681836f20 .scope task, "JType" "JType" 4 262, 4 262 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838990_0 .var "imm", 31 0;
v000001f6818380d0_0 .var "opcode", 6 0;
v000001f681838df0_0 .var "rd", 4 0;
TD_bench.test.rom.JType ;
    %load/vec4 v000001f681838990_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001f681838990_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681838990_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681838990_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681838df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818380d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f6818373d0 .scope task, "LB" "LB" 4 401, 4 401 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838b70_0 .var "imm", 31 0;
v000001f681838170_0 .var "rd", 4 0;
v000001f681838670_0 .var "rs1", 4 0;
TD_bench.test.rom.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681838170_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681838670_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681838b70_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f6818370b0 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838c10_0 .var "imm", 31 0;
v000001f6818399d0_0 .var "rd", 4 0;
v000001f681838850_0 .var "rs1", 4 0;
TD_bench.test.rom.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f6818399d0_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681838850_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681838c10_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681837d30 .scope task, "LH" "LH" 4 410, 4 410 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681838530_0 .var "imm", 31 0;
v000001f681838710_0 .var "rd", 4 0;
v000001f681839070_0 .var "rs1", 4 0;
TD_bench.test.rom.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681838710_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681839070_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681838530_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f6818376f0 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818394d0_0 .var "imm", 31 0;
v000001f6818385d0_0 .var "rd", 4 0;
v000001f6818387b0_0 .var "rs1", 4 0;
TD_bench.test.rom.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f6818385d0_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f6818387b0_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f6818394d0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681837880 .scope task, "LI" "LI" 4 703, 4 703 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818388f0_0 .var "imm", 31 0;
v000001f681838ad0_0 .var "rd", 4 0;
TD_bench.test.rom.LI ;
    %load/vec4 v000001f6818388f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v000001f681838ad0_0;
    %store/vec4 v000001f68182bd90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182a530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182bed0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_000001f68182ebe0;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001f6818388f0_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v000001f6818388f0_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001f681838ad0_0;
    %store/vec4 v000001f68182a5d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182a7b0_0, 0, 5;
    %load/vec4 v000001f6818388f0_0;
    %store/vec4 v000001f68182a3f0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_000001f68182ed70;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001f681838ad0_0;
    %store/vec4 v000001f681839250_0, 0, 5;
    %load/vec4 v000001f6818388f0_0;
    %load/vec4 v000001f6818388f0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001f681839110_0, 0, 32;
    %fork TD_bench.test.rom.LUI, S_000001f681841fb0;
    %join;
    %load/vec4 v000001f6818388f0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v000001f681838ad0_0;
    %store/vec4 v000001f68182a5d0_0, 0, 5;
    %load/vec4 v000001f681838ad0_0;
    %store/vec4 v000001f68182a7b0_0, 0, 5;
    %load/vec4 v000001f6818388f0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v000001f68182a3f0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_000001f68182ed70;
    %join;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %end;
S_000001f681841fb0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681839110_0 .var "imm", 31 0;
v000001f681839250_0 .var "rd", 4 0;
TD_bench.test.rom.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001f681845010_0, 0, 7;
    %load/vec4 v000001f681839250_0;
    %store/vec4 v000001f681844250_0, 0, 5;
    %load/vec4 v000001f681839110_0;
    %store/vec4 v000001f681845e70_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_000001f6818495b0;
    %join;
    %end;
S_000001f681843270 .scope task, "LW" "LW" 4 419, 4 419 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818391b0_0 .var "imm", 31 0;
v000001f681839390_0 .var "rd", 4 0;
v000001f681839570_0 .var "rs1", 4 0;
TD_bench.test.rom.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681839390_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681839570_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f6818391b0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f6818422d0 .scope task, "Label" "Label" 4 606, 4 606 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681839610_0 .var/i "L", 31 0;
TD_bench.test.rom.Label ;
    %end;
S_000001f681843a40 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847c70_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_000001f681843a40
TD_bench.test.rom.LabelRef ;
    %load/vec4 v000001f681847c70_0;
    %load/vec4 v000001f681843fd0_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_000001f681843bd0 .scope task, "MV" "MV" 4 734, 4 734 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847270_0 .var "rd", 4 0;
v000001f681847bd0_0 .var "rs1", 4 0;
TD_bench.test.rom.MV ;
    %load/vec4 v000001f681847270_0;
    %store/vec4 v000001f68182bd90_0, 0, 5;
    %load/vec4 v000001f681847bd0_0;
    %store/vec4 v000001f68182a530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182bed0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_000001f68182ebe0;
    %join;
    %end;
S_000001f681843d60 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182bd90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182a530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f68182bed0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_000001f68182ebe0;
    %join;
    %end;
S_000001f681842140 .scope task, "OR" "OR" 4 139, 4 139 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818473b0_0 .var "rd", 4 0;
v000001f681847d10_0 .var "rs1", 4 0;
v000001f6818474f0_0 .var "rs2", 4 0;
TD_bench.test.rom.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f6818473b0_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681847d10_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f6818474f0_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681842780 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847a90_0 .var "imm", 31 0;
v000001f681847130_0 .var "rd", 4 0;
v000001f681846a50_0 .var "rs1", 4 0;
TD_bench.test.rom.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681847130_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681846a50_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f681847a90_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681842c30 .scope task, "RET" "RET" 4 728, 4 728 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f681839cf0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f681839e30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681839b10_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_000001f6818368e0;
    %join;
    %end;
S_000001f681842460 .scope task, "RType" "RType" 4 70, 4 70 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847db0_0 .var "funct3", 2 0;
v000001f681847450_0 .var "funct7", 6 0;
v000001f681846af0_0 .var "opcode", 6 0;
v000001f6818471d0_0 .var "rd", 4 0;
v000001f681846eb0_0 .var "rs1", 4 0;
v000001f681847310_0 .var "rs2", 4 0;
TD_bench.test.rom.RType ;
    %load/vec4 v000001f681847450_0;
    %load/vec4 v000001f681847310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681846eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681847db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818471d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681846af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681843400 .scope task, "SB" "SB" 4 470, 4 470 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847630_0 .var "imm", 31 0;
v000001f681846ff0_0 .var "rs1", 4 0;
v000001f681847810_0 .var "rs2", 4 0;
TD_bench.test.rom.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001f681844cf0_0, 0, 7;
    %load/vec4 v000001f681847810_0;
    %store/vec4 v000001f6818464b0_0, 0, 5;
    %load/vec4 v000001f681846ff0_0;
    %store/vec4 v000001f681844750_0, 0, 5;
    %load/vec4 v000001f681847630_0;
    %store/vec4 v000001f6818460f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681844930_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_000001f681849a60;
    %join;
    %end;
S_000001f681843720 .scope task, "SH" "SH" 4 479, 4 479 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681846910_0 .var "imm", 31 0;
v000001f681847090_0 .var "rs1", 4 0;
v000001f681846c30_0 .var "rs2", 4 0;
TD_bench.test.rom.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001f681844cf0_0, 0, 7;
    %load/vec4 v000001f681846c30_0;
    %store/vec4 v000001f6818464b0_0, 0, 5;
    %load/vec4 v000001f681847090_0;
    %store/vec4 v000001f681844750_0, 0, 5;
    %load/vec4 v000001f681846910_0;
    %store/vec4 v000001f6818460f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f681844930_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_000001f681849a60;
    %join;
    %end;
S_000001f681843590 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681846b90_0 .var "rd", 4 0;
v000001f681847590_0 .var "rs1", 4 0;
v000001f681847b30_0 .var "rs2", 4 0;
TD_bench.test.rom.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681846b90_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681847590_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681847b30_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f6818425f0 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818476d0_0 .var "imm", 31 0;
v000001f681847e50_0 .var "rd", 4 0;
v000001f681846d70_0 .var "rs1", 4 0;
TD_bench.test.rom.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681847e50_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681846d70_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f6818476d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681842910 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681847770_0 .var "rd", 4 0;
v000001f681846e10_0 .var "rs1", 4 0;
v000001f681846870_0 .var "rs2", 4 0;
TD_bench.test.rom.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681847770_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681846e10_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681846870_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f6818438b0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818478b0_0 .var "imm", 31 0;
v000001f681847950_0 .var "rd", 4 0;
v000001f6818479f0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681847950_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f6818479f0_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f6818478b0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681842aa0 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818467d0_0 .var "imm", 31 0;
v000001f681846f50_0 .var "rd", 4 0;
v000001f6818469b0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f681846f50_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f6818469b0_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f6818467d0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681842dc0 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844110_0 .var "rd", 4 0;
v000001f681845fb0_0 .var "rs1", 4 0;
v000001f681846410_0 .var "rs2", 4 0;
TD_bench.test.rom.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681844110_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681845fb0_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681846410_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681842f50 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681846050_0 .var "rd", 4 0;
v000001f681844e30_0 .var "rs1", 4 0;
v000001f6818446b0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681846050_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681844e30_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f6818446b0_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f6818430e0 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844610_0 .var "imm", 31 0;
v000001f6818450b0_0 .var "rd", 4 0;
v000001f681846730_0 .var "rs1", 4 0;
TD_bench.test.rom.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f6818450b0_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681846730_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681844610_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f6818498d0 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818442f0_0 .var "rd", 4 0;
v000001f6818462d0_0 .var "rs1", 4 0;
v000001f681846190_0 .var "rs2", 4 0;
TD_bench.test.rom.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f6818442f0_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f6818462d0_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681846190_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681848f70 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844570_0 .var "imm", 31 0;
v000001f681845dd0_0 .var "rd", 4 0;
v000001f681844bb0_0 .var "rs1", 4 0;
TD_bench.test.rom.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681845dd0_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681844bb0_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681844570_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681849a60 .scope task, "SType" "SType" 4 452, 4 452 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844930_0 .var "funct3", 2 0;
v000001f6818460f0_0 .var "imm", 31 0;
v000001f681844cf0_0 .var "opcode", 6 0;
v000001f6818464b0_0 .var "rs1", 4 0;
v000001f681844750_0 .var "rs2", 4 0;
TD_bench.test.rom.SType ;
    %load/vec4 v000001f6818460f0_0;
    %parti/s 7, 5, 4;
    %load/vec4 v000001f681844750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818464b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681844930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6818460f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681844cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f681849bf0 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844d90_0 .var "rd", 4 0;
v000001f681844ed0_0 .var "rs1", 4 0;
v000001f681844c50_0 .var "rs2", 4 0;
TD_bench.test.rom.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681844d90_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681844ed0_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681844c50_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681848c50 .scope task, "SW" "SW" 4 488, 4 488 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844f70_0 .var "imm", 31 0;
v000001f681845d30_0 .var "rs1", 4 0;
v000001f681845bf0_0 .var "rs2", 4 0;
TD_bench.test.rom.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001f681844cf0_0, 0, 7;
    %load/vec4 v000001f681845bf0_0;
    %store/vec4 v000001f6818464b0_0, 0, 5;
    %load/vec4 v000001f681845d30_0;
    %store/vec4 v000001f681844750_0, 0, 5;
    %load/vec4 v000001f681844f70_0;
    %store/vec4 v000001f6818460f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f681844930_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_000001f681849a60;
    %join;
    %end;
S_000001f6818495b0 .scope task, "UType" "UType" 4 369, 4 369 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681845e70_0 .var "imm", 31 0;
v000001f681845010_0 .var "opcode", 6 0;
v000001f681844250_0 .var "rd", 4 0;
TD_bench.test.rom.UType ;
    %load/vec4 v000001f681845e70_0;
    %parti/s 20, 12, 5;
    %load/vec4 v000001f681844250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681845010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f681843fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001f681844a70, 4, 0;
    %load/vec4 v000001f681843fd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
S_000001f6818487a0 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f681844390_0 .var "rd", 4 0;
v000001f681846550_0 .var "rs1", 4 0;
v000001f681845150_0 .var "rs2", 4 0;
TD_bench.test.rom.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001f681846af0_0, 0, 7;
    %load/vec4 v000001f681844390_0;
    %store/vec4 v000001f6818471d0_0, 0, 5;
    %load/vec4 v000001f681846550_0;
    %store/vec4 v000001f681846eb0_0, 0, 5;
    %load/vec4 v000001f681845150_0;
    %store/vec4 v000001f681847310_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f681847db0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f681847450_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_000001f681842460;
    %join;
    %end;
S_000001f681849d80 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_000001f68182dbd0;
 .timescale 0 0;
v000001f6818465f0_0 .var "imm", 31 0;
v000001f6818451f0_0 .var "rd", 4 0;
v000001f681845f10_0 .var "rs1", 4 0;
TD_bench.test.rom.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001f681838490_0, 0, 7;
    %load/vec4 v000001f6818451f0_0;
    %store/vec4 v000001f681839930_0, 0, 5;
    %load/vec4 v000001f681845f10_0;
    %store/vec4 v000001f6818382b0_0, 0, 5;
    %load/vec4 v000001f6818465f0_0;
    %store/vec4 v000001f681839bb0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f681839c50_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_000001f681837560;
    %join;
    %end;
S_000001f681849740 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_000001f68182dbd0;
 .timescale 0 0;
TD_bench.test.rom.endASM ;
    %end;
    .scope S_000001f6816bb1c0;
T_69 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v000001f6817c75c0_0, 0, 19;
    %end;
    .thread T_69;
    .scope S_000001f6816bb1c0;
T_70 ;
    %wait E_000001f681795180;
    %load/vec4 v000001f6817c75c0_0;
    %addi 1, 0, 19;
    %assign/vec4 v000001f6817c75c0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_000001f68182dbd0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681845290_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f681845830_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001f6818449d0_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001f681845330_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_000001f68182dbd0;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681843fd0_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_000001f68182dbd0;
T_73 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f681838ad0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6818388f0_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_000001f681837880;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001f681838ad0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f6818388f0_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_000001f681837880;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001f681838170_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f681838670_0, 0, 5;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v000001f681838b70_0, 0, 32;
    %fork TD_bench.test.rom.LB, S_000001f6818373d0;
    %join;
    %load/vec4 v000001f6818449d0_0;
    %store/vec4 v000001f681847c70_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_000001f681843a40;
    %store/vec4 v000001f68182f130_0, 0, 32;
    %fork TD_bench.test.rom.CALL, S_000001f681831a50;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f68182a5d0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f68182a7b0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f68182a3f0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_000001f68182ed70;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f6818303f0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001f68182fbd0_0, 0, 5;
    %load/vec4 v000001f681845830_0;
    %store/vec4 v000001f681847c70_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_000001f681843a40;
    %store/vec4 v000001f6818302b0_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_000001f6818318c0;
    %join;
    %fork TD_bench.test.rom.EBREAK, S_000001f681836d90;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f681838ad0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f6818388f0_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_000001f681837880;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f681847e50_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f681846d70_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f6818476d0_0, 0, 32;
    %fork TD_bench.test.rom.SLLI, S_000001f6818425f0;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f68182a5d0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f68182a7b0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001f68182a3f0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_000001f68182ed70;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f681830670_0, 0, 5;
    %load/vec4 v000001f681845330_0;
    %store/vec4 v000001f681847c70_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_000001f681843a40;
    %store/vec4 v000001f681830530_0, 0, 32;
    %fork TD_bench.test.rom.BNEZ, S_000001f681831730;
    %join;
    %fork TD_bench.test.rom.RET, S_000001f681842c30;
    %join;
    %pushi/vec4 67305985, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f681844a70, 4, 0;
    %pushi/vec4 134678021, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f681844a70, 4, 0;
    %pushi/vec4 202050057, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f681844a70, 4, 0;
    %pushi/vec4 4279176717, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f681844a70, 4, 0;
    %end;
    .thread T_73;
    .scope S_000001f68182dbd0;
T_74 ;
    %wait E_000001f681795a80;
    %load/vec4 v000001f681846230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v000001f681844890_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000001f681844a70, 4;
    %assign/vec4 v000001f681846370_0, 0;
T_74.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001f681846690_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %load/vec4 v000001f681846690_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %load/vec4 v000001f681846690_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %load/vec4 v000001f681846690_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %jmp T_74.6;
T_74.2 ;
    %load/vec4 v000001f6818458d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001f681845c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f681844a70, 0, 4;
    %jmp T_74.6;
T_74.3 ;
    %load/vec4 v000001f6818458d0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v000001f681845c90_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f681844a70, 4, 5;
    %jmp T_74.6;
T_74.4 ;
    %load/vec4 v000001f6818458d0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v000001f681845c90_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f681844a70, 4, 5;
    %jmp T_74.6;
T_74.5 ;
    %load/vec4 v000001f6818458d0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001f681845c90_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f681844a70, 4, 5;
    %jmp T_74.6;
T_74.6 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74;
    .scope S_000001f681736290;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6817c72a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6818261c0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_000001f681736290;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6817c7a20_0, 0, 32;
T_76.0 ;
    %load/vec4 v000001f6817c7a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f6817c7a20_0;
    %store/vec4a v000001f6817c6f80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6817c7a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f6817c7a20_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_000001f681736290;
T_77 ;
    %wait E_000001f681795a80;
    %load/vec4 v000001f6817c7020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v000001f6818259a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v000001f6817c6e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000001f681824820_0;
    %load/vec4 v000001f6817c6e40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6817c6f80, 0, 4;
    %vpi_call 3 403 "$display", "Register Write %b", v000001f681824820_0 {0 0 0};
T_77.2 ;
    %load/vec4 v000001f6817c70c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f6817c6f80, 4;
    %assign/vec4 v000001f6817c72a0_0, 0;
    %load/vec4 v000001f6817c7520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f6817c6f80, 4;
    %assign/vec4 v000001f6818261c0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001f681736420;
T_78 ;
    %wait E_000001f681795c00;
    %load/vec4 v000001f6818250e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.0 ;
    %load/vec4 v000001f681824b40_0;
    %load/vec4 v000001f681825b80_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v000001f681826080_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_78.10, 8;
T_78.9 ; End of true expr.
    %load/vec4 v000001f681824500_0;
    %jmp/0 T_78.10, 8;
 ; End of false expr.
    %blend;
T_78.10;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.1 ;
    %load/vec4 v000001f681824a00_0;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001f6818254a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001f681825040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v000001f681824aa0_0;
    %load/vec4 v000001f681824be0_0;
    %xor;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v000001f681825f40_0;
    %pad/u 32;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v000001f681824aa0_0;
    %load/vec4 v000001f681824be0_0;
    %or;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v000001f681824aa0_0;
    %load/vec4 v000001f681824be0_0;
    %and;
    %store/vec4 v000001f681825c20_0, 0, 32;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001f681736420;
T_79 ;
    %wait E_000001f681795ac0;
    %load/vec4 v000001f6818250e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v000001f681825ae0_0;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v000001f681825ae0_0;
    %nor/r;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v000001f6818254a0_0;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v000001f6818254a0_0;
    %nor/r;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v000001f681825040_0;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v000001f681825040_0;
    %nor/r;
    %store/vec4 v000001f681825720_0, 0, 1;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001f68174eb80;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681826470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681826830_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f68182c1f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f68182b7f0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_000001f68174eb80;
T_81 ;
    %wait E_000001f681795a80;
    %load/vec4 v000001f68182c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f68182c1f0_0, 0;
    %jmp T_81.5;
T_81.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f68182c1f0_0, 0;
    %load/vec4 v000001f68182be30_0;
    %assign/vec4 v000001f68182b7f0_0, 0;
    %jmp T_81.5;
T_81.2 ;
    %load/vec4 v000001f68182b070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %vpi_call 3 54 "$finish" {0 0 0};
T_81.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f68182c1f0_0, 0;
    %jmp T_81.5;
T_81.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f68182c1f0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v000001f68182bcf0_0;
    %assign/vec4 v000001f681826470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f68182c1f0_0, 0;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_000001f68174eb80;
T_82 ;
    %wait E_000001f681795a80;
    %vpi_call 3 190 "$display", "PC=%0d", v000001f681826470_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001f681824d20_0;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %load/vec4 v000001f681824dc0_0;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %load/vec4 v000001f68182bf70_0;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %load/vec4 v000001f6818266f0_0;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %load/vec4 v000001f681824fa0_0;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %load/vec4 v000001f681825180_0;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %load/vec4 v000001f681826650_0;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %load/vec4 v000001f68182c010_0;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %load/vec4 v000001f68182a670_0;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %load/vec4 v000001f68182b070_0;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %load/vec4 v000001f68182b4d0_0;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %jmp T_82.11;
T_82.0 ;
    %vpi_call 3 192 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v000001f68182a990_0, v000001f68182c0b0_0, v000001f68182b250_0, v000001f68182b9d0_0 {0 0 0};
    %jmp T_82.11;
T_82.1 ;
    %vpi_call 3 193 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v000001f68182a990_0, v000001f68182c0b0_0, v000001f68182a490_0, v000001f68182b9d0_0 {0 0 0};
    %jmp T_82.11;
T_82.2 ;
    %vpi_call 3 194 "$display", "BRANCH" {0 0 0};
    %jmp T_82.11;
T_82.3 ;
    %vpi_call 3 195 "$display", "JAL" {0 0 0};
    %jmp T_82.11;
T_82.4 ;
    %vpi_call 3 196 "$display", "JALR" {0 0 0};
    %jmp T_82.11;
T_82.5 ;
    %vpi_call 3 197 "$display", "AUIPC" {0 0 0};
    %jmp T_82.11;
T_82.6 ;
    %vpi_call 3 198 "$display", "LUI" {0 0 0};
    %jmp T_82.11;
T_82.7 ;
    %vpi_call 3 199 "$display", "LOAD" {0 0 0};
    %jmp T_82.11;
T_82.8 ;
    %vpi_call 3 200 "$display", "STORE" {0 0 0};
    %jmp T_82.11;
T_82.9 ;
    %vpi_call 3 201 "$display", "SYSTEM" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call 3 202 "$display", "FENCE" {0 0 0};
    %jmp T_82.11;
T_82.11 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_000001f6816bb030;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f681845790_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_000001f6816bb030;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f681844430_0, 0, 1;
T_84.0 ;
    %delay 1, 0;
    %load/vec4 v000001f681844430_0;
    %inv;
    %store/vec4 v000001f681844430_0, 0, 1;
    %load/vec4 v000001f6818444d0_0;
    %load/vec4 v000001f681845790_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v000001f6818444d0_0 {0 0 0};
T_84.1 ;
    %load/vec4 v000001f6818444d0_0;
    %assign/vec4 v000001f681845790_0, 0;
    %jmp T_84.0;
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
