

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>ReflexCES XpressSX AGI-FH400G &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Intel Stratix 10 DX FPGA DK" href="../../intel/dk-dev-1sdx-p/readme.html" />
    <link rel="prev" title="Frequently Asked Questions" href="../../../ndk_core/doc/faq.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">ReflexCES XpressSX AGI-FH400G</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#ndk-firmware-support">NDK firmware support</a></li>
<li class="toctree-l2"><a class="reference internal" href="#board-revision">Board Revision</a></li>
<li class="toctree-l2"><a class="reference internal" href="#board-test-scripts">Board Test Scripts</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">ReflexCES XpressSX AGI-FH400G</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/ndk_cards/reflexces/agi-fh400g/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="reflexces-xpresssx-agi-fh400g">
<span id="card-400g1"></span><h1>ReflexCES XpressSX AGI-FH400G<a class="headerlink" href="#reflexces-xpresssx-agi-fh400g" title="Link to this heading"></a></h1>
<ul class="simple">
<li><dl class="simple">
<dt>Card information:</dt><dd><ul>
<li><p>Vendor: ReflexCES in cooperation with CESNET</p></li>
<li><p>Name: XpressSX AGI-FH400G</p></li>
<li><p>Ethernet ports: 1x QSFP-DD</p></li>
<li><p>PCIe conectors: Edge connector + optional HSI connectors</p></li>
<li><p><a class="reference external" href="https://www.reflexces.com/pcie-boards/intel-agilex-soc/xpresssx-agi-fh400g-agilex-soc-full-height-half-length-pcie-board">FPGA Card Website</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>FPGA specification:</dt><dd><ul>
<li><p>FPGA part number: <code class="docutils literal notranslate"><span class="pre">AGIB027R29A1E2VR0</span></code> or <code class="docutils literal notranslate"><span class="pre">AGIB027R29A1E2VR3</span></code></p></li>
<li><p>Ethernet Hard IP: F-Tile (up to 400G Ethernet)</p></li>
<li><p>PCIe Hard IP: R-Tile (up to PCIe Gen5 x16)</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
<section id="ndk-firmware-support">
<h2>NDK firmware support<a class="headerlink" href="#ndk-firmware-support" title="Link to this heading"></a></h2>
<ul class="simple">
<li><dl class="simple">
<dt>Ethernet cores that are supported in the NDK firmware:</dt><dd><ul>
<li><p><a class="reference internal" href="../../../ndk_core/doc/eth.html#ndk-intel-net-mod"><span class="std std-ref">F-Tile in the Network Module</span></a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>PCIe cores that are supported in the NDK firmware:</dt><dd><ul>
<li><p><a class="reference internal" href="../../../ndk_core/doc/pcie.html#ndk-intel-pcie-mod"><span class="std std-ref">R-Tile in the PCIe Module</span></a></p></li>
<li><p>See the <code class="docutils literal notranslate"><span class="pre">&lt;NDK-APP_root_directory&gt;/ndk/card/agi-fh400g/config/card_conf.tcl</span></code> file for supported PCIe configurations.</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Makefile targets for building the NDK firmware (valid for NDK-APP-Minimal, may vary for other apps):</dt><dd><ul>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">400g1</span></code> command for firmware with 1x400GbE (default).</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">200g2</span></code> command for firmware with 2x200GbE.</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">100g4</span></code> command for firmware with 4x100GbE.</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">50g8</span></code> command for firmware with 8x50GbE.</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">40g2</span></code> command for firmware with 2x40GbE.</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">25g8</span></code> command for firmware with 8x25GbE.</p></li>
<li><p>Use <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">10g8</span></code> command for firmware with 8x10GbE.</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Support for booting the NDK firmware using the nfb-boot tool:</dt><dd><ul>
<li><p>YES, starting with the nfb-framework version 6.16.3.</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>To build the NDK firmware for this card, you must have the Intel Quartus Prime Pro installed, including a valid license.</p>
</div>
</section>
<section id="board-revision">
<h2>Board Revision<a class="headerlink" href="#board-revision" title="Link to this heading"></a></h2>
<p>This card exists in multiple revisions. The default revision for the firmware build is BOARD_REV=0.
The correct revision for the firmware build can be selected using the Makefile parameter BOARD_REV, for example as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ cd &lt;NDK-APP_root_directory&gt;/build/agi-fh400g
$ make BOARD_REV=1
</pre></div>
</div>
<p><strong>Allowed values of BOARD_REV parameter</strong></p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">BOARD_REV=0</span></code> - The first prototypes use FPGA part number <code class="docutils literal notranslate"><span class="pre">AGIB027R29A1E2VR0</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BOARD_REV=1</span></code> - The second board revision uses FPGA part number <code class="docutils literal notranslate"><span class="pre">AGIB027R29A1E2VR3</span></code>.</p></li>
</ul>
</section>
<section id="board-test-scripts">
<h2>Board Test Scripts<a class="headerlink" href="#board-test-scripts" title="Link to this heading"></a></h2>
<p>The NDK firmware enables easy testing of the FPGA card. The firmware includes several generators and switchable loopback paths (usually part of the <a class="reference internal" href="../../../comp/mfb_tools/debug/gen_loop_switch/readme.html#gls-debug"><span class="std std-ref">the Gen Loop Switch (GLS)</span></a> module). A simplified diagram showing the testing capabilities can be found below.</p>
<a class="reference internal image-reference" href="../../../_images/ndk_loopback.drawio.svg"><img alt="../../../_images/ndk_loopback.drawio.svg" class="align-center" src="../../../_images/ndk_loopback.drawio.svg" style="width: 100%;" />
</a>
<p><strong>Prerequisites</strong></p>
<ul class="simple">
<li><p>The card must be connected to a Linux server.</p></li>
<li><p>The nfb-framework package must be installed on this server.</p></li>
<li><p>The NDK driver must be in debug mode (mi_debug - see the warning at the bottom of this readme).</p></li>
<li><p>The NDK firmware must be loaded in the FPGA card.</p></li>
<li><p>You must have Python 3 including the pytest framework installed: <code class="docutils literal notranslate"><span class="pre">pip3</span> <span class="pre">install</span> <span class="pre">--user</span> <span class="pre">pytest</span> <span class="pre">pytest-depends</span> <span class="pre">pytest-html</span></code>.</p></li>
</ul>
<p>The test scripts themselves are written in <a class="reference external" href="https://www.python.org/">Python 3</a> and use the <a class="reference external" href="https://docs.pytest.org/en/stable/">Pytest framework</a>. This makes it possible to run the test with a single command, see example:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$<span class="w"> </span>pytest<span class="w"> </span>--html<span class="o">=</span>test_pcie.html<span class="w"> </span>--self-contained-html<span class="w"> </span>ndk/cards/agi-fh400g/bts/test_pcie.py
</pre></div>
</div>
<p>The whole test takes approximately 14 minutes. The test script displays test results and generates an HTML file containing a detailed description of the test results.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>The test script requires an NDK driver in debug mode! To enable the debug mode, you must first remove the driver with the command “sudo modprobe -r nfb” and then add it with the correct flag: “sudo modprobe nfb mi_debug=1”.</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../../ndk_core/doc/faq.html" class="btn btn-neutral float-left" title="Frequently Asked Questions" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../intel/dk-dev-1sdx-p/readme.html" class="btn btn-neutral float-right" title="Intel Stratix 10 DX FPGA DK" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>