// Seed: 841514539
module module_0 (
    id_1
);
  input wire id_1;
endmodule
macromodule module_1 (
    id_1
);
  inout wire id_1;
  logic [7:0] id_2, id_3, id_4, id_5;
  generate
    uwire id_6, id_7;
    initial id_2[-1] = -1;
  endgenerate
  module_0 modCall_1 (id_1);
  wor id_8;
  and primCall (id_1, id_5, id_7, id_6, id_2, id_3);
  always assume (!id_8) id_6 = -1'b0 ? 1'b0 : 1;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  tri1 id_2 = id_2;
  assign id_3 = (id_2);
  module_0 modCall_1 (id_3);
  id_4(
      "", -1'b0
  );
  always id_3 = $realtime;
  for (id_5 = id_5; id_4; id_4 = id_4) begin : LABEL_0
    wire id_6;
  end
endmodule
