

================================================================
== Synthesis Summary Report of 'matrixa'
================================================================
+ General Information: 
    * Date:           Sat Nov  2 12:31:35 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        matrixa
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |     Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |     & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ matrixa       |     -|  1.42|       12|  120.000|         -|       13|     -|        no|     -|   -|  31 (~0%)|  178 (~0%)|    -|
    | o loop1_loop2  |     -|  7.30|       10|  100.000|         3|        1|     9|       yes|     -|   -|         -|          -|    -|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| a_0_address0    | 3        |
| a_0_q0          | 8        |
| a_1_address0    | 3        |
| a_1_q0          | 8        |
| b_0_address0    | 3        |
| b_0_q0          | 8        |
| b_1_address0    | 3        |
| b_1_q0          | 8        |
| result_address0 | 4        |
| result_d0       | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| result   | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| a        | a_0_address0    | port    | offset   |
| a        | a_0_ce0         | port    |          |
| a        | a_0_q0          | port    |          |
| a        | a_1_address0    | port    | offset   |
| a        | a_1_ce0         | port    |          |
| a        | a_1_q0          | port    |          |
| b        | b_0_address0    | port    | offset   |
| b        | b_0_ce0         | port    |          |
| b        | b_0_q0          | port    |          |
| b        | b_1_address0    | port    | offset   |
| b        | b_1_ce0         | port    |          |
| b        | b_1_q0          | port    |          |
| result   | result_address0 | port    | offset   |
| result   | result_ce0      | port    |          |
| result   | result_we0      | port    |          |
| result   | result_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------+-----+--------+-----------+-----+--------+---------+
| + matrixa             | 0   |        |           |     |        |         |
|   add_ln5_1_fu_165_p2 | -   |        | add_ln5_1 | add | fabric | 0       |
|   add_ln5_fu_177_p2   | -   |        | add_ln5   | add | fabric | 0       |
|   add_ln10_fu_280_p2  | -   |        | add_ln10  | add | fabric | 0       |
|   add_ln7_fu_233_p2   | -   |        | add_ln7   | add | fabric | 0       |
+-----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+--------------------------------------------------+
| Type            | Options                         | Location                                         |
+-----------------+---------------------------------+--------------------------------------------------+
| array_partition | block dim=2 factor=2 variable=a | matrixa/solution2/directives.tcl:6 in matrixa, a |
| array_partition | block dim=2 factor=2 variable=b | matrixa/solution2/directives.tcl:7 in matrixa, b |
+-----------------+---------------------------------+--------------------------------------------------+


