Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Mar  6 10:19:51 2025
| Host         : DESKTOP-QI8EAU8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file aic_rv32_timing_summary_routed.rpt -pb aic_rv32_timing_summary_routed.pb -rpx aic_rv32_timing_summary_routed.rpx -warn_on_violation
| Design       : aic_rv32
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-15   Warning           Byte wide write enable not inferred                               32          
SYNTH-16   Warning           Address collision                                                 32          
TIMING-16  Warning           Large setup violation                                             1           
TIMING-20  Warning           Non-clocked latch                                                 8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1834)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2940)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (8245)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1834)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg_replica/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2940)
---------------------------------------------------
 There are 2940 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8245)
---------------------------------
 There are 8245 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.049       -3.049                      1                22501        0.016        0.000                      0                22501        7.000        0.000                       0                  8253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL      {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL    {0.000 59.620}       119.240         8.386           
  clkfbout_PLL       {0.000 20.000}       40.000          25.000          
sys_clk_pin          {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL_1    {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL_1  {0.000 59.620}       119.240         8.386           
  clkfbout_PLL_1     {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    7.000        0.000                       0                     1  
  CLK_O_16M_PLL           24.403        0.000                      0                16496        0.230        0.000                      0                16496       30.125        0.000                       0                  8237  
  CLK_O_8M388_PLL        116.086        0.000                      0                   18        0.393        0.000                      0                   18       59.120        0.000                       0                    12  
  clkfbout_PLL                                                                                                                                                        38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            7.000        0.000                       0                     1  
  CLK_O_16M_PLL_1         24.444        0.000                      0                16496        0.230        0.000                      0                16496       30.125        0.000                       0                  8237  
  CLK_O_8M388_PLL_1      116.136        0.000                      0                   18        0.393        0.000                      0                   18       59.120        0.000                       0                    12  
  clkfbout_PLL_1                                                                                                                                                      38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_O_8M388_PLL    CLK_O_16M_PLL           -3.049       -3.049                      1                    1        0.225        0.000                      0                    1  
CLK_O_16M_PLL_1    CLK_O_16M_PLL           24.403        0.000                      0                16496        0.016        0.000                      0                16496  
CLK_O_8M388_PLL_1  CLK_O_16M_PLL           -3.022       -3.022                      1                    1        0.252        0.000                      0                    1  
CLK_O_8M388_PLL_1  CLK_O_8M388_PLL        116.086        0.000                      0                   18        0.152        0.000                      0                   18  
CLK_O_16M_PLL      CLK_O_16M_PLL_1         24.403        0.000                      0                16496        0.016        0.000                      0                16496  
CLK_O_8M388_PLL    CLK_O_16M_PLL_1         -3.049       -3.049                      1                    1        0.225        0.000                      0                    1  
CLK_O_8M388_PLL_1  CLK_O_16M_PLL_1         -2.999       -2.999                      1                    1        0.274        0.000                      0                    1  
CLK_O_8M388_PLL    CLK_O_8M388_PLL_1      116.086        0.000                      0                   18        0.152        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL           46.368        0.000                      0                 5986        0.531        0.000                      0                 5986  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL           46.368        0.000                      0                 5986        0.318        0.000                      0                 5986  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL_1         46.368        0.000                      0                 5986        0.318        0.000                      0                 5986  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL_1         46.410        0.000                      0                 5986        0.531        0.000                      0                 5986  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             CLK_O_16M_PLL                         
(none)             CLK_O_16M_PLL_1                       
(none)             clkfbout_PLL                          
(none)             clkfbout_PLL_1                        
(none)                                CLK_O_16M_PLL      
(none)                                CLK_O_16M_PLL_1    
(none)                                CLK_O_8M388_PLL    
(none)                                CLK_O_8M388_PLL_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.403ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.407ns  (logic 7.611ns (20.347%)  route 29.796ns (79.653%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.390    36.889    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.889    
  -------------------------------------------------------------------
                         slack                                 24.403    

Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.366ns  (logic 7.611ns (20.369%)  route 29.755ns (79.631%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.349    36.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                 24.440    

Slack (MET) :             24.526ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.277ns  (logic 7.611ns (20.418%)  route 29.666ns (79.582%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 61.575 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.260    36.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.332    61.575    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.413    61.988    
                         clock uncertainty           -0.214    61.775    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.285    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                 24.526    

Slack (MET) :             24.545ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.252ns  (logic 7.611ns (20.431%)  route 29.641ns (79.569%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 61.569 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.235    36.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.326    61.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism              0.413    61.982    
                         clock uncertainty           -0.214    61.769    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         61.279    
                         arrival time                         -36.734    
  -------------------------------------------------------------------
                         slack                                 24.545    

Slack (MET) :             24.853ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 7.611ns (20.596%)  route 29.343ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.921    34.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.008    36.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                 24.853    

Slack (MET) :             24.856ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.953ns  (logic 7.611ns (20.596%)  route 29.342ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.937    34.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I3_O)        0.105    34.444 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.991    36.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.435    
  -------------------------------------------------------------------
                         slack                                 24.856    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.583%)  route 0.149ns (44.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.563    -0.563    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X42Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[7]_1[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.830    -0.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/C
                         clock pessimism              0.255    -0.550    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092    -0.458    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.910%)  route 0.134ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.572    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X50Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.843    -0.792    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/CLK_O_16M
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.251    -0.541    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.017    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.269ns (65.107%)  route 0.144ns (34.893%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.577    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X21Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/Q
                         net (fo=1, routed)           0.144    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[171]
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9/O
                         net (fo=1, routed)           0.000    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9_n_0
    SLICE_X22Y32         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3_n_0
    SLICE_X22Y32         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.136 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.845    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.276    -0.514    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.134    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.280ns (71.759%)  route 0.110ns (28.241%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.581    -0.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[18]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.178 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[14]
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.848    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.276    -0.511    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.269ns (67.028%)  route 0.132ns (32.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/Q
                         net (fo=1, routed)           0.132    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[123]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2_n_0
    SLICE_X26Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.146 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.850    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.254    -0.531    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.134    -0.397    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.267ns (63.268%)  route 0.155ns (36.732%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X13Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/Q
                         net (fo=1, routed)           0.155    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[36]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3/O
                         net (fo=1, routed)           0.000    -0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3_n_0
    SLICE_X16Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0_n_0
    SLICE_X16Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.283ns (71.951%)  route 0.110ns (28.049%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X15Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/Q
                         net (fo=1, routed)           0.110    -0.296    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[17]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5/O
                         net (fo=1, routed)           0.000    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5_n_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0_n_0
    SLICE_X17Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[13]
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.847    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.512    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.105    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.555    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/Q
                         net (fo=20, routed)          0.177    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[0]
    SLICE_X77Y31         LUT3 (Prop_lut3_I1_O)        0.042    -0.211 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0_n_0
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.822    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.242    -0.571    
    SLICE_X77Y31         FDCE (Hold_fdce_C_D)         0.107    -0.464    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.251%)  route 0.156ns (40.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.578    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y30          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/Q
                         net (fo=3, routed)           0.156    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[13]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.099    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0_n_0
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.846    -0.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/C
                         clock pessimism              0.276    -0.513    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092    -0.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.608    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X6Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/Q
                         net (fo=1, routed)           0.081    -0.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[191]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1/O
                         net (fo=1, routed)           0.000    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.144 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.879    -0.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X3Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X3Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.595ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.589ns (25.210%)  route 1.747ns (74.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.517     1.452    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I3_O)        0.105     1.557 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     1.816    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.448   118.692    
                         clock uncertainty           -0.241   118.451    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.039   118.412    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                        118.412    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                116.595    

Slack (MET) :             116.730ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.643ns (28.263%)  route 1.632ns (71.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 f  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.731     1.650    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     1.755 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.755    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.030   118.485    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.485    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                116.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.341%)  route 0.299ns (61.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000    -0.077    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.562    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092    -0.470    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.247ns (46.782%)  route 0.281ns (53.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.281    -0.133    rtc_clk_gen/counter_reg[2]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.099    -0.034 r  rtc_clk_gen/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.034    rtc_clk_gen/counter[2]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.430    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.758%)  route 0.317ns (60.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.317    -0.081    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.036 r  rtc_clk_gen/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.036    rtc_clk_gen/counter[5]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.440    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.224ns (43.593%)  route 0.290ns (56.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  rtc_clk_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.290    -0.144    rtc_clk_gen/counter_reg[7]
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.096    -0.048 r  rtc_clk_gen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/counter[7]_i_2_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.107    -0.454    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.646%)  route 0.322ns (63.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.322    -0.099    rtc_clk_gen/counter_reg[0]
    SLICE_X59Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.054 r  rtc_clk_gen/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.054    rtc_clk_gen/counter[0]_i_1__1_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.092    -0.469    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.250ns (45.523%)  route 0.299ns (54.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[4]/Q
                         net (fo=3, routed)           0.299    -0.114    rtc_clk_gen/counter_reg[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I4_O)        0.102    -0.012 r  rtc_clk_gen/counter[4]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.012    rtc_clk_gen/counter[4]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.430    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  rtc_clk_gen/counter_reg[6]/Q
                         net (fo=4, routed)           0.357    -0.064    rtc_clk_gen/counter_reg[6]
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.019 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.019    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.091    -0.470    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.232%)  route 0.402ns (65.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.402     0.004    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.049 r  rtc_clk_gen/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.049    rtc_clk_gen/counter[3]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.440    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.218%)  route 0.410ns (68.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     0.033    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.255    -0.546    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.072    -0.474    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.539%)  route 0.454ns (68.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.454     0.056    rtc_clk_gen/counter_reg[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.101 r  rtc_clk_gen/counter[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.101    rtc_clk_gen/counter[1]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.120    -0.441    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y3    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.444ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.407ns  (logic 7.611ns (20.347%)  route 29.796ns (79.653%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.390    36.889    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.172    61.823    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.889    
  -------------------------------------------------------------------
                         slack                                 24.444    

Slack (MET) :             24.481ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.366ns  (logic 7.611ns (20.369%)  route 29.755ns (79.631%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.349    36.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.172    61.820    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.330    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                 24.481    

Slack (MET) :             24.567ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.277ns  (logic 7.611ns (20.418%)  route 29.666ns (79.582%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 61.575 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.260    36.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.332    61.575    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.413    61.988    
                         clock uncertainty           -0.172    61.816    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.326    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                 24.567    

Slack (MET) :             24.586ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.252ns  (logic 7.611ns (20.431%)  route 29.641ns (79.569%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 61.569 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.235    36.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.326    61.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism              0.413    61.982    
                         clock uncertainty           -0.172    61.810    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         61.320    
                         arrival time                         -36.734    
  -------------------------------------------------------------------
                         slack                                 24.586    

Slack (MET) :             24.894ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 7.611ns (20.596%)  route 29.343ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.921    34.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.008    36.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.172    61.820    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.330    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                 24.894    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.953ns  (logic 7.611ns (20.596%)  route 29.342ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.937    34.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I3_O)        0.105    34.444 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.991    36.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.172    61.823    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.435    
  -------------------------------------------------------------------
                         slack                                 24.898    

Slack (MET) :             24.901ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.172    61.652    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         61.229    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.901    

Slack (MET) :             24.901ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.172    61.652    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         61.229    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.901    

Slack (MET) :             24.901ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.172    61.652    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         61.229    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.901    

Slack (MET) :             24.901ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.172    61.652    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         61.229    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.583%)  route 0.149ns (44.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.563    -0.563    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X42Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[7]_1[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.830    -0.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/C
                         clock pessimism              0.255    -0.550    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092    -0.458    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.910%)  route 0.134ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.572    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X50Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.843    -0.792    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/CLK_O_16M
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.251    -0.541    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.017    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.269ns (65.107%)  route 0.144ns (34.893%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.577    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X21Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/Q
                         net (fo=1, routed)           0.144    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[171]
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9/O
                         net (fo=1, routed)           0.000    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9_n_0
    SLICE_X22Y32         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3_n_0
    SLICE_X22Y32         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.136 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.845    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.276    -0.514    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.134    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.280ns (71.759%)  route 0.110ns (28.241%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.581    -0.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[18]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.178 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[14]
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.848    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.276    -0.511    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.269ns (67.028%)  route 0.132ns (32.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/Q
                         net (fo=1, routed)           0.132    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[123]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2_n_0
    SLICE_X26Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.146 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.850    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.254    -0.531    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.134    -0.397    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.267ns (63.268%)  route 0.155ns (36.732%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X13Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/Q
                         net (fo=1, routed)           0.155    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[36]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3/O
                         net (fo=1, routed)           0.000    -0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3_n_0
    SLICE_X16Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0_n_0
    SLICE_X16Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.283ns (71.951%)  route 0.110ns (28.049%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X15Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/Q
                         net (fo=1, routed)           0.110    -0.296    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[17]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5/O
                         net (fo=1, routed)           0.000    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5_n_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0_n_0
    SLICE_X17Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[13]
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.847    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.512    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.105    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.555    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/Q
                         net (fo=20, routed)          0.177    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[0]
    SLICE_X77Y31         LUT3 (Prop_lut3_I1_O)        0.042    -0.211 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0_n_0
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.822    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.242    -0.571    
    SLICE_X77Y31         FDCE (Hold_fdce_C_D)         0.107    -0.464    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.251%)  route 0.156ns (40.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.578    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y30          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/Q
                         net (fo=3, routed)           0.156    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[13]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.099    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0_n_0
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.846    -0.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/C
                         clock pessimism              0.276    -0.513    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092    -0.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.608    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X6Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/Q
                         net (fo=1, routed)           0.081    -0.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[191]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1/O
                         net (fo=1, routed)           0.000    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.144 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.879    -0.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL_1
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X3Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X3Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X62Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.136ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.081    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.081    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.136    

Slack (MET) :             116.136ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.081    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.081    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.136    

Slack (MET) :             116.136ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.081    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.081    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.136    

Slack (MET) :             116.136ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.081    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.081    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.136    

Slack (MET) :             116.136ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.081    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.081    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.136    

Slack (MET) :             116.223ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.152    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.152    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.223    

Slack (MET) :             116.223ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.152    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.152    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.223    

Slack (MET) :             116.223ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.152    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        118.152    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.223    

Slack (MET) :             116.645ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.589ns (25.210%)  route 1.747ns (74.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.517     1.452    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I3_O)        0.105     1.557 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     1.816    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.448   118.692    
                         clock uncertainty           -0.191   118.500    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.039   118.461    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                        118.461    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                116.645    

Slack (MET) :             116.779ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.643ns (28.263%)  route 1.632ns (71.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 f  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.731     1.650    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     1.755 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.755    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.191   118.504    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.030   118.534    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.534    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                116.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.341%)  route 0.299ns (61.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000    -0.077    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.562    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092    -0.470    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.247ns (46.782%)  route 0.281ns (53.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.281    -0.133    rtc_clk_gen/counter_reg[2]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.099    -0.034 r  rtc_clk_gen/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.034    rtc_clk_gen/counter[2]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.430    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.758%)  route 0.317ns (60.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.317    -0.081    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.036 r  rtc_clk_gen/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.036    rtc_clk_gen/counter[5]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.440    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.224ns (43.593%)  route 0.290ns (56.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  rtc_clk_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.290    -0.144    rtc_clk_gen/counter_reg[7]
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.096    -0.048 r  rtc_clk_gen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/counter[7]_i_2_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.107    -0.454    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.646%)  route 0.322ns (63.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.322    -0.099    rtc_clk_gen/counter_reg[0]
    SLICE_X59Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.054 r  rtc_clk_gen/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.054    rtc_clk_gen/counter[0]_i_1__1_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.092    -0.469    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.250ns (45.523%)  route 0.299ns (54.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[4]/Q
                         net (fo=3, routed)           0.299    -0.114    rtc_clk_gen/counter_reg[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I4_O)        0.102    -0.012 r  rtc_clk_gen/counter[4]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.012    rtc_clk_gen/counter[4]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.430    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  rtc_clk_gen/counter_reg[6]/Q
                         net (fo=4, routed)           0.357    -0.064    rtc_clk_gen/counter_reg[6]
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.019 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.019    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.091    -0.470    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.232%)  route 0.402ns (65.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.402     0.004    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.049 r  rtc_clk_gen/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.049    rtc_clk_gen/counter[3]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.440    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.218%)  route 0.410ns (68.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     0.033    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.255    -0.546    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.072    -0.474    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.539%)  route 0.454ns (68.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.454     0.056    rtc_clk_gen/counter_reg[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.101 r  rtc_clk_gen/counter[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.101    rtc_clk_gen/counter[1]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.120    -0.441    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL_1
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y3    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X58Y47     rtc_clk_gen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y46     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y45     rtc_clk_gen/clk_out_reg_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X59Y47     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X58Y47     rtc_clk_gen/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_1
  To Clock:  clkfbout_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -3.049ns,  Total Violation       -3.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.152ns  (CLK_O_16M_PLL rise@14189.658ns - CLK_O_8M388_PLL rise@14189.506ns)
  Data Path Delay:        2.535ns  (logic 0.464ns (18.302%)  route 2.071ns (81.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 14188.692 - 14189.658 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 14188.986 - 14189.506 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                  14189.506 14189.506 r  
    Y14                                               0.000 14189.506 r  clk (IN)
                         net (fo=0)                   0.000 14189.506    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465 14190.971 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110 14192.081    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146 14185.935 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536 14187.471    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085 14187.556 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430 14188.985    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.379 14189.364 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.469 14189.833    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 14189.918 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         1.602 14191.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                  14189.658 14189.658 r  
    Y14                                               0.000 14189.658 r  clk (IN)
                         net (fo=0)                   0.000 14189.658    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399 14191.057 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 14192.061    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138 14185.922 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393 14187.314    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 14187.392 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301 14188.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.165 14188.857    
                         clock uncertainty           -0.361 14188.497    
    SLICE_X19Y47         FDCE (Setup_fdce_C_D)       -0.024 14188.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      14188.473    
                         arrival time                       -14191.521    
  -------------------------------------------------------------------
                         slack                                 -3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.167ns (16.571%)  route 0.841ns (83.429%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.223    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.197 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         0.643     0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.856    -0.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.561    -0.218    
                         clock uncertainty            0.361     0.143    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.078     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.403ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.407ns  (logic 7.611ns (20.347%)  route 29.796ns (79.653%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.390    36.889    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.889    
  -------------------------------------------------------------------
                         slack                                 24.403    

Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.366ns  (logic 7.611ns (20.369%)  route 29.755ns (79.631%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.349    36.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                 24.440    

Slack (MET) :             24.526ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.277ns  (logic 7.611ns (20.418%)  route 29.666ns (79.582%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 61.575 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.260    36.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.332    61.575    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.413    61.988    
                         clock uncertainty           -0.214    61.775    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.285    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                 24.526    

Slack (MET) :             24.545ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.252ns  (logic 7.611ns (20.431%)  route 29.641ns (79.569%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 61.569 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.235    36.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.326    61.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism              0.413    61.982    
                         clock uncertainty           -0.214    61.769    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         61.279    
                         arrival time                         -36.734    
  -------------------------------------------------------------------
                         slack                                 24.545    

Slack (MET) :             24.853ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 7.611ns (20.596%)  route 29.343ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.921    34.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.008    36.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                 24.853    

Slack (MET) :             24.856ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.953ns  (logic 7.611ns (20.596%)  route 29.342ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.937    34.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I3_O)        0.105    34.444 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.991    36.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.435    
  -------------------------------------------------------------------
                         slack                                 24.856    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.583%)  route 0.149ns (44.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.563    -0.563    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X42Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[7]_1[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.830    -0.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/C
                         clock pessimism              0.255    -0.550    
                         clock uncertainty            0.214    -0.337    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.910%)  route 0.134ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.572    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X50Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.843    -0.792    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/CLK_O_16M
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.251    -0.541    
                         clock uncertainty            0.214    -0.328    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.017    -0.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.269ns (65.107%)  route 0.144ns (34.893%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.577    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X21Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/Q
                         net (fo=1, routed)           0.144    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[171]
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9/O
                         net (fo=1, routed)           0.000    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9_n_0
    SLICE_X22Y32         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3_n_0
    SLICE_X22Y32         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.136 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.845    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.276    -0.514    
                         clock uncertainty            0.214    -0.301    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.134    -0.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.280ns (71.759%)  route 0.110ns (28.241%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.581    -0.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[18]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.178 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[14]
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.848    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.276    -0.511    
                         clock uncertainty            0.214    -0.298    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.269ns (67.028%)  route 0.132ns (32.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/Q
                         net (fo=1, routed)           0.132    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[123]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2_n_0
    SLICE_X26Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.146 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.850    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.214    -0.318    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.134    -0.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.267ns (63.268%)  route 0.155ns (36.732%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X13Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/Q
                         net (fo=1, routed)           0.155    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[36]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3/O
                         net (fo=1, routed)           0.000    -0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3_n_0
    SLICE_X16Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0_n_0
    SLICE_X16Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.283ns (71.951%)  route 0.110ns (28.049%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X15Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/Q
                         net (fo=1, routed)           0.110    -0.296    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[17]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5/O
                         net (fo=1, routed)           0.000    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5_n_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0_n_0
    SLICE_X17Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[13]
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.847    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.512    
                         clock uncertainty            0.214    -0.299    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.105    -0.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.555    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/Q
                         net (fo=20, routed)          0.177    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[0]
    SLICE_X77Y31         LUT3 (Prop_lut3_I1_O)        0.042    -0.211 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0_n_0
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.822    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.242    -0.571    
                         clock uncertainty            0.214    -0.358    
    SLICE_X77Y31         FDCE (Hold_fdce_C_D)         0.107    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.251%)  route 0.156ns (40.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.578    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y30          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/Q
                         net (fo=3, routed)           0.156    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[13]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.099    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0_n_0
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.846    -0.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/C
                         clock pessimism              0.276    -0.513    
                         clock uncertainty            0.214    -0.300    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092    -0.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.608    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X6Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/Q
                         net (fo=1, routed)           0.081    -0.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[191]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1/O
                         net (fo=1, routed)           0.000    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.144 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.879    -0.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -3.022ns,  Total Violation       -3.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.022ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.152ns  (CLK_O_16M_PLL rise@14189.658ns - CLK_O_8M388_PLL_1 rise@14189.506ns)
  Data Path Delay:        2.535ns  (logic 0.464ns (18.302%)  route 2.071ns (81.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 14188.692 - 14189.658 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 14188.986 - 14189.506 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                  14189.506 14189.506 r  
    Y14                                               0.000 14189.506 r  clk (IN)
                         net (fo=0)                   0.000 14189.506    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465 14190.971 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110 14192.081    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146 14185.935 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536 14187.471    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085 14187.556 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430 14188.985    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.379 14189.364 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.469 14189.833    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 14189.918 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         1.602 14191.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                  14189.658 14189.658 r  
    Y14                                               0.000 14189.658 r  clk (IN)
                         net (fo=0)                   0.000 14189.658    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399 14191.057 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 14192.061    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138 14185.922 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393 14187.314    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 14187.392 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301 14188.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.165 14188.857    
                         clock uncertainty           -0.334 14188.523    
    SLICE_X19Y47         FDCE (Setup_fdce_C_D)       -0.024 14188.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      14188.499    
                         arrival time                       -14191.521    
  -------------------------------------------------------------------
                         slack                                 -3.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.167ns (16.571%)  route 0.841ns (83.429%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.223    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.197 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         0.643     0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.856    -0.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.561    -0.218    
                         clock uncertainty            0.334     0.116    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.078     0.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.595ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.589ns (25.210%)  route 1.747ns (74.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.517     1.452    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I3_O)        0.105     1.557 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     1.816    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.448   118.692    
                         clock uncertainty           -0.241   118.451    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.039   118.412    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                        118.412    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                116.595    

Slack (MET) :             116.730ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.643ns (28.263%)  route 1.632ns (71.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 f  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.731     1.650    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     1.755 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.755    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.030   118.485    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.485    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                116.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.341%)  route 0.299ns (61.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000    -0.077    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.241    -0.322    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092    -0.230    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.247ns (46.782%)  route 0.281ns (53.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.281    -0.133    rtc_clk_gen/counter_reg[2]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.099    -0.034 r  rtc_clk_gen/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.034    rtc_clk_gen/counter[2]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.190    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.758%)  route 0.317ns (60.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.317    -0.081    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.036 r  rtc_clk_gen/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.036    rtc_clk_gen/counter[5]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.200    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.224ns (43.593%)  route 0.290ns (56.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  rtc_clk_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.290    -0.144    rtc_clk_gen/counter_reg[7]
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.096    -0.048 r  rtc_clk_gen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/counter[7]_i_2_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.107    -0.214    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.646%)  route 0.322ns (63.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.322    -0.099    rtc_clk_gen/counter_reg[0]
    SLICE_X59Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.054 r  rtc_clk_gen/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.054    rtc_clk_gen/counter[0]_i_1__1_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.092    -0.229    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.250ns (45.523%)  route 0.299ns (54.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[4]/Q
                         net (fo=3, routed)           0.299    -0.114    rtc_clk_gen/counter_reg[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I4_O)        0.102    -0.012 r  rtc_clk_gen/counter[4]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.012    rtc_clk_gen/counter[4]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.190    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  rtc_clk_gen/counter_reg[6]/Q
                         net (fo=4, routed)           0.357    -0.064    rtc_clk_gen/counter_reg[6]
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.019 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.019    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.091    -0.230    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.232%)  route 0.402ns (65.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.402     0.004    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.049 r  rtc_clk_gen/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.049    rtc_clk_gen/counter[3]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.200    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.218%)  route 0.410ns (68.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     0.033    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.255    -0.546    
                         clock uncertainty            0.241    -0.306    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.072    -0.234    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.539%)  route 0.454ns (68.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.454     0.056    rtc_clk_gen/counter_reg[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.101 r  rtc_clk_gen/counter[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.101    rtc_clk_gen/counter[1]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.120    -0.201    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.403ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.407ns  (logic 7.611ns (20.347%)  route 29.796ns (79.653%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.390    36.889    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.889    
  -------------------------------------------------------------------
                         slack                                 24.403    

Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.366ns  (logic 7.611ns (20.369%)  route 29.755ns (79.631%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.349    36.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                 24.440    

Slack (MET) :             24.526ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.277ns  (logic 7.611ns (20.418%)  route 29.666ns (79.582%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 61.575 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.260    36.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.332    61.575    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.413    61.988    
                         clock uncertainty           -0.214    61.775    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.285    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                 24.526    

Slack (MET) :             24.545ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.252ns  (logic 7.611ns (20.431%)  route 29.641ns (79.569%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 61.569 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.992    34.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.105    34.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.235    36.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.326    61.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism              0.413    61.982    
                         clock uncertainty           -0.214    61.769    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         61.279    
                         arrival time                         -36.734    
  -------------------------------------------------------------------
                         slack                                 24.545    

Slack (MET) :             24.853ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 7.611ns (20.596%)  route 29.343ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 61.579 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.921    34.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.008    36.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.336    61.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.413    61.992    
                         clock uncertainty           -0.214    61.779    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.289    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                 24.853    

Slack (MET) :             24.856ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.953ns  (logic 7.611ns (20.596%)  route 29.342ns (79.404%))
  Logic Levels:           45  (CARRY4=5 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=25)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 61.582 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          0.539    33.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X26Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.402 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__25/O
                         net (fo=23, routed)          0.937    34.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I3_O)        0.105    34.444 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.991    36.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.339    61.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKBWRCLK
                         clock pessimism              0.413    61.995    
                         clock uncertainty           -0.214    61.782    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.292    
                         arrival time                         -36.435    
  -------------------------------------------------------------------
                         slack                                 24.856    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.846ns  (logic 7.611ns (20.656%)  route 29.235ns (79.344%))
  Logic Levels:           45  (CARRY4=5 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 61.496 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.432    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X47Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q
                         net (fo=157, routed)         0.981     0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_19
    SLICE_X44Y5          LUT2 (Prop_lut2_I1_O)        0.242     1.053 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_2__44/O
                         net (fo=4, routed)           1.153     2.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/arbt_icb_rsp_biu
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.105     2.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_3__26/O
                         net (fo=13, routed)          1.365     3.676    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_6
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.105     3.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[6]_i_5__3/O
                         net (fo=69, routed)          1.283     5.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[38]_0
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.115     5.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[31]_i_24__0/O
                         net (fo=5, routed)           0.836     6.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/longp_excp_o_buserr
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.267     6.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[0]_i_6__15/O
                         net (fo=11, routed)          0.704     6.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/flush_req
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__8/O
                         net (fo=6, routed)           0.538     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[6]_i_12__2
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.734 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[2]_i_48/O
                         net (fo=32, routed)          1.065     8.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[6]_i_9__6_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40/O
                         net (fo=1, routed)           0.348     9.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_40_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.267     9.539 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27/O
                         net (fo=1, routed)           0.218     9.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_27_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105     9.862 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1/O
                         net (fo=6, routed)           1.393    11.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_10__1_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.115    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1/O
                         net (fo=3, routed)           0.816    12.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_30__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.267    12.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0/O
                         net (fo=1, routed)           0.694    13.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_32__0_n_0
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.105    13.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24/O
                         net (fo=1, routed)           0.000    13.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__24_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.008    14.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.272    14.739 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.638    15.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I3_O)        0.268    15.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.640    16.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.105    16.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.354    16.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.105    16.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__14/O
                         net (fo=12, routed)          0.409    17.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.105    17.363 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.604    17.967    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_45
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.072 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__19/O
                         net (fo=8, routed)           0.375    18.446    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__35_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.551 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__9/O
                         net (fo=8, routed)           0.272    18.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_69
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.105    18.928 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__104/O
                         net (fo=7, routed)           0.385    19.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__5/O
                         net (fo=4, routed)           0.766    20.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X44Y1          LUT6 (Prop_lut6_I0_O)        0.105    20.290 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.506    20.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.105    20.901 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30/O
                         net (fo=5, routed)           0.527    21.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__30_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.532 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__14/O
                         net (fo=7, routed)           0.493    22.025    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_8
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.105    22.130 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__28/O
                         net (fo=10, routed)          0.790    22.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.105    23.025 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.173    24.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.105    24.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.485    24.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.106    24.893 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.612    25.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.283    25.788 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    25.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.232    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.653    27.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.278    27.294 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4/O
                         net (fo=5, routed)           0.474    27.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.283    28.052 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.629    28.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.105    28.785 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_10/O
                         net (fo=2, routed)           0.487    29.272    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.105    29.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    29.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.966 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.472    30.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.275    30.714 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__2/O
                         net (fo=8, routed)           0.761    31.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.105    31.580 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=2, routed)           0.362    31.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_89
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.105    32.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=6, routed)           0.606    32.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.105    32.758 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__4/O
                         net (fo=24, routed)          1.124    33.882    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_1
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.105    33.987 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          0.908    34.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.105    35.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1/O
                         net (fo=33, routed)          1.327    36.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.253    61.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X70Y5          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.329    61.824    
                         clock uncertainty           -0.214    61.611    
    SLICE_X70Y5          FDRE (Setup_fdre_C_R)       -0.423    61.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         61.188    
                         arrival time                         -36.328    
  -------------------------------------------------------------------
                         slack                                 24.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.583%)  route 0.149ns (44.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.563    -0.563    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X42Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[7]_1[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr[4]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.830    -0.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X43Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]/C
                         clock pessimism              0.255    -0.550    
                         clock uncertainty            0.214    -0.337    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.910%)  route 0.134ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.572    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X50Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.843    -0.792    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/CLK_O_16M
    SLICE_X51Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.251    -0.541    
                         clock uncertainty            0.214    -0.328    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.017    -0.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.269ns (65.107%)  route 0.144ns (34.893%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.577    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X21Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[171]/Q
                         net (fo=1, routed)           0.144    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[171]
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9/O
                         net (fo=1, routed)           0.000    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[3]_i_7__9_n_0
    SLICE_X22Y32         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_3__3_n_0
    SLICE_X22Y32         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.136 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.845    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X22Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.276    -0.514    
                         clock uncertainty            0.214    -0.301    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.134    -0.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.280ns (71.759%)  route 0.110ns (28.241%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.581    -0.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[18]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_4__7_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.178 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_2__0_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[14]
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.848    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.276    -0.511    
                         clock uncertainty            0.214    -0.298    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.269ns (67.028%)  route 0.132ns (32.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[123]/Q
                         net (fo=1, routed)           0.132    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[123]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[3]_i_7__8_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_3__2_n_0
    SLICE_X26Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.146 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[3]
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.850    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X26Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]/C
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.214    -0.318    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.134    -0.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.267ns (63.268%)  route 0.155ns (36.732%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X13Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[36]/Q
                         net (fo=1, routed)           0.155    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[36]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3/O
                         net (fo=1, routed)           0.000    -0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[16]_i_6__3_n_0
    SLICE_X16Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_3__0_n_0
    SLICE_X16Y42         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[16]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X16Y42         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.283ns (71.951%)  route 0.110ns (28.049%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.579    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X15Y32         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[17]/Q
                         net (fo=1, routed)           0.110    -0.296    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[17]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5/O
                         net (fo=1, routed)           0.000    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_5__5_n_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_2__0_n_0
    SLICE_X17Y32         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[13]
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.847    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X17Y32         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.512    
                         clock uncertainty            0.214    -0.299    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.105    -0.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.555    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[0]/Q
                         net (fo=20, routed)          0.177    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[0]
    SLICE_X77Y31         LUT3 (Prop_lut3_I1_O)        0.042    -0.211 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in[1]_i_1__0_n_0
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.822    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/CLK_O_16M
    SLICE_X77Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.242    -0.571    
                         clock uncertainty            0.214    -0.358    
    SLICE_X77Y31         FDCE (Hold_fdce_C_D)         0.107    -0.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.251%)  route 0.156ns (40.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.578    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X9Y30          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[13]/Q
                         net (fo=3, routed)           0.156    -0.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[13]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.099    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[13]_i_1__0_n_0
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.846    -0.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X11Y30         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]/C
                         clock pessimism              0.276    -0.513    
                         clock uncertainty            0.214    -0.300    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092    -0.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[13]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.608    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X6Y33          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[191]/Q
                         net (fo=1, routed)           0.081    -0.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[191]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1/O
                         net (fo=1, routed)           0.000    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[29]_i_9__1_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_5__1_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.144 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[29]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.879    -0.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y33          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.049ns,  Total Violation       -3.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.152ns  (CLK_O_16M_PLL_1 rise@14189.658ns - CLK_O_8M388_PLL rise@14189.506ns)
  Data Path Delay:        2.535ns  (logic 0.464ns (18.302%)  route 2.071ns (81.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 14188.692 - 14189.658 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 14188.986 - 14189.506 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                  14189.506 14189.506 r  
    Y14                                               0.000 14189.506 r  clk (IN)
                         net (fo=0)                   0.000 14189.506    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465 14190.971 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110 14192.081    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146 14185.935 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536 14187.471    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085 14187.556 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430 14188.985    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.379 14189.364 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.469 14189.833    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 14189.918 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         1.602 14191.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                  14189.658 14189.658 r  
    Y14                                               0.000 14189.658 r  clk (IN)
                         net (fo=0)                   0.000 14189.658    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399 14191.057 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 14192.061    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138 14185.922 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393 14187.314    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 14187.392 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301 14188.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.165 14188.857    
                         clock uncertainty           -0.361 14188.497    
    SLICE_X19Y47         FDCE (Setup_fdce_C_D)       -0.024 14188.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      14188.473    
                         arrival time                       -14191.521    
  -------------------------------------------------------------------
                         slack                                 -3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.167ns (16.571%)  route 0.841ns (83.429%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.223    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.197 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         0.643     0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.856    -0.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.561    -0.218    
                         clock uncertainty            0.361     0.143    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.078     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.999ns,  Total Violation       -2.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.152ns  (CLK_O_16M_PLL_1 rise@14189.658ns - CLK_O_8M388_PLL_1 rise@14189.506ns)
  Data Path Delay:        2.535ns  (logic 0.464ns (18.302%)  route 2.071ns (81.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 14188.692 - 14189.658 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 14188.986 - 14189.506 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                  14189.506 14189.506 r  
    Y14                                               0.000 14189.506 r  clk (IN)
                         net (fo=0)                   0.000 14189.506    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465 14190.971 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110 14192.081    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146 14185.935 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536 14187.471    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085 14187.556 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430 14188.985    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.379 14189.364 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.469 14189.833    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 14189.918 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         1.602 14191.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                  14189.658 14189.658 r  
    Y14                                               0.000 14189.658 r  clk (IN)
                         net (fo=0)                   0.000 14189.658    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399 14191.057 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 14192.061    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138 14185.922 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393 14187.314    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 14187.392 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301 14188.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.165 14188.857    
                         clock uncertainty           -0.311 14188.546    
    SLICE_X19Y47         FDCE (Setup_fdce_C_D)       -0.024 14188.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      14188.522    
                         arrival time                       -14191.521    
  -------------------------------------------------------------------
                         slack                                 -2.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.167ns (16.571%)  route 0.841ns (83.429%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.223    CLK32768KHZ_repN_alias
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.197 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=985, routed)         0.643     0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.856    -0.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/CLK_O_16M
    SLICE_X19Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.561    -0.218    
                         clock uncertainty            0.311     0.093    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.078     0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.086ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.589ns (23.891%)  route 1.876ns (76.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.344    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.449 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.945    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.423   118.032    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.032    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                116.086    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.643ns (26.250%)  route 1.806ns (73.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 f  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.409     1.328    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.433 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     1.929    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.352   118.103    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                116.173    

Slack (MET) :             116.595ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.589ns (25.210%)  route 1.747ns (74.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.379    -0.141 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.971     0.830    rtc_clk_gen/counter_reg[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.105     0.935 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.517     1.452    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I3_O)        0.105     1.557 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     1.816    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.448   118.692    
                         clock uncertainty           -0.241   118.451    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.039   118.412    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                        118.412    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                116.595    

Slack (MET) :             116.730ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.643ns (28.263%)  route 1.632ns (71.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 118.244 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.430    -0.520    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.087 f  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.814    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.105     0.919 r  rtc_clk_gen/counter[7]_i_3/O
                         net (fo=4, routed)           0.731     1.650    rtc_clk_gen/counter[7]_i_3_n_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     1.755 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.755    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    Y14                                               0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399   120.638 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.642    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138   115.503 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393   116.896    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   116.973 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271   118.244    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.452   118.696    
                         clock uncertainty           -0.241   118.455    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.030   118.485    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.485    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                116.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.341%)  route 0.299ns (61.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000    -0.077    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.241    -0.322    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092    -0.230    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.247ns (46.782%)  route 0.281ns (53.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.281    -0.133    rtc_clk_gen/counter_reg[2]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.099    -0.034 r  rtc_clk_gen/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.034    rtc_clk_gen/counter[2]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.190    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.758%)  route 0.317ns (60.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.317    -0.081    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.036 r  rtc_clk_gen/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.036    rtc_clk_gen/counter[5]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.200    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.224ns (43.593%)  route 0.290ns (56.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  rtc_clk_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.290    -0.144    rtc_clk_gen/counter_reg[7]
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.096    -0.048 r  rtc_clk_gen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/counter[7]_i_2_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.107    -0.214    rtc_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.646%)  route 0.322ns (63.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.322    -0.099    rtc_clk_gen/counter_reg[0]
    SLICE_X59Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.054 r  rtc_clk_gen/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.054    rtc_clk_gen/counter[0]_i_1__1_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.092    -0.229    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.250ns (45.523%)  route 0.299ns (54.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  rtc_clk_gen/counter_reg[4]/Q
                         net (fo=3, routed)           0.299    -0.114    rtc_clk_gen/counter_reg[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I4_O)        0.102    -0.012 r  rtc_clk_gen/counter[4]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.012    rtc_clk_gen/counter[4]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.131    -0.190    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  rtc_clk_gen/counter_reg[6]/Q
                         net (fo=4, routed)           0.357    -0.064    rtc_clk_gen/counter_reg[6]
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.019 r  rtc_clk_gen/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.019    rtc_clk_gen/counter[6]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.091    -0.230    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.232%)  route 0.402ns (65.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.402     0.004    rtc_clk_gen/counter_reg[3]
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.049 r  rtc_clk_gen/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.049    rtc_clk_gen/counter[3]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121    -0.200    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.218%)  route 0.410ns (68.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.564    -0.562    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.299    -0.122    rtc_clk_gen/CLK32768KHZ
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.077 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     0.033    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C
                         clock pessimism              0.255    -0.546    
                         clock uncertainty            0.241    -0.306    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.072    -0.234    rtc_clk_gen/clk_out_reg_replica
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.539%)  route 0.454ns (68.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.565    -0.561    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.454     0.056    rtc_clk_gen/counter_reg[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.101 r  rtc_clk_gen/counter[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.101    rtc_clk_gen/counter[1]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.241    -0.321    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.120    -0.201    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       46.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.044%)  route 0.290ns (60.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.198    -0.065    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X81Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X81Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/C
                         clock pessimism              0.276    -0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.741%)  route 0.294ns (61.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.202    -0.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X80Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X80Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/C
                         clock pessimism              0.276    -0.504    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.206    -0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X84Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X84Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       46.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.044%)  route 0.290ns (60.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.198    -0.065    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X81Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X81Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/C
                         clock pessimism              0.276    -0.504    
                         clock uncertainty            0.214    -0.291    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.741%)  route 0.294ns (61.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.202    -0.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X80Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X80Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/C
                         clock pessimism              0.276    -0.504    
                         clock uncertainty            0.214    -0.291    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.206    -0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X84Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X84Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       46.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.368    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.214    61.644    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         61.386    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.412    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.477ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.214    61.645    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.477    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    

Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.214    61.649    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         61.318    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.044%)  route 0.290ns (60.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.198    -0.065    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X81Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X81Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/C
                         clock pessimism              0.276    -0.504    
                         clock uncertainty            0.214    -0.291    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.741%)  route 0.294ns (61.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.202    -0.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X80Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X80Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/C
                         clock pessimism              0.276    -0.504    
                         clock uncertainty            0.214    -0.291    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.206    -0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X84Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X84Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/C
                         clock pessimism              0.254    -0.526    
                         clock uncertainty            0.214    -0.313    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/C
                         clock pessimism              0.276    -0.505    
                         clock uncertainty            0.214    -0.292    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       46.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.410ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.172    61.686    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.410    

Slack (MET) :             46.410ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.427ns  (logic 0.484ns (3.137%)  route 14.943ns (96.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.730    14.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.172    61.686    
    SLICE_X21Y21         FDCE (Recov_fdce_C_CLR)     -0.331    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 46.410    

Slack (MET) :             46.453ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.172    61.685    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.427    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.453    

Slack (MET) :             46.453ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.172    61.685    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         61.427    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.453    

Slack (MET) :             46.453ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.172    61.685    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         61.427    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.453    

Slack (MET) :             46.453ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.484ns (3.131%)  route 14.972ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 61.529 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.759    14.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X22Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.286    61.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X22Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]/C
                         clock pessimism              0.329    61.857    
                         clock uncertainty           -0.172    61.685    
    SLICE_X22Y21         FDCE (Recov_fdce_C_CLR)     -0.258    61.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         61.427    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 46.453    

Slack (MET) :             46.518ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.172    61.686    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.518    

Slack (MET) :             46.518ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 0.484ns (3.160%)  route 14.835ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 61.530 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.621    14.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/AS[0]
    SLICE_X21Y22         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.287    61.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/CLK_O_16M
    SLICE_X21Y22         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]/C
                         clock pessimism              0.329    61.858    
                         clock uncertainty           -0.172    61.686    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.331    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 46.518    

Slack (MET) :             46.531ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.172    61.690    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         61.359    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.531    

Slack (MET) :             46.531ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 0.484ns (3.161%)  route 14.826ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 61.534 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.468    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.105     0.215 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)       14.612    14.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/AS[0]
    SLICE_X19Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    Y14                                               0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    63.908 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.912    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    58.773 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    60.166    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.243 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.291    61.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X19Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]/C
                         clock pessimism              0.329    61.862    
                         clock uncertainty           -0.172    61.690    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.331    61.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         61.359    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 46.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.044%)  route 0.290ns (60.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.198    -0.065    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X81Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X81Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/C
                         clock pessimism              0.276    -0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.741%)  route 0.294ns (61.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.202    -0.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X80Y40         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X80Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]/C
                         clock pessimism              0.276    -0.504    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[10][4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.203    -0.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X85Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X85Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.206    -0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X84Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X84Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]/C
                         clock pessimism              0.254    -0.526    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.427%)  route 0.354ns (65.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.585    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X85Y40         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.308    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X84Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/FSM_onehot_c_state[17]_i_3__0/O
                         net (fo=5248, routed)        0.262    -0.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AS[0]
    SLICE_X82Y39         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X82Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]/C
                         clock pessimism              0.276    -0.505    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.571    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2897 Endpoints
Min Delay          2897 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 1.087ns (12.928%)  route 7.321ns (87.072%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.516     8.292    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I1_O)        0.116     8.408 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[17]_i_1__14/O
                         net (fo=1, routed)           0.000     8.408    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[17]
    SLICE_X58Y41         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 1.076ns (12.798%)  route 7.331ns (87.202%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.527     8.302    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.105     8.407 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[16]_i_1__16/O
                         net (fo=1, routed)           0.000     8.407    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[16]
    SLICE_X56Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 1.076ns (12.814%)  route 7.321ns (87.186%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.516     8.292    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I2_O)        0.105     8.397 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[12]_i_1__19/O
                         net (fo=1, routed)           0.000     8.397    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[12]
    SLICE_X58Y41         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 1.076ns (12.907%)  route 7.261ns (87.093%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.491     6.274    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X66Y42         LUT6 (Prop_lut6_I5_O)        0.105     6.379 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[1]_i_7__9/O
                         net (fo=1, routed)           0.835     7.214    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[1]_i_7__9_n_0
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.105     7.319 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[1]_i_2__36/O
                         net (fo=1, routed)           0.913     8.232    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[1]_i_2__36_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I0_O)        0.105     8.337 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[1]_i_1__33/O
                         net (fo=1, routed)           0.000     8.337    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[1]
    SLICE_X59Y42         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 0.982ns (11.884%)  route 7.281ns (88.116%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.192     4.571    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.126     4.697 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2/O
                         net (fo=2, routed)           0.364     5.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.267     5.328 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=1, routed)           0.565     5.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.998 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2/O
                         net (fo=32, routed)          2.160     8.158    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.105     8.263 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[19]_i_1/O
                         net (fo=1, routed)           0.000     8.263    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]_1[19]
    SLICE_X64Y47         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 1.076ns (13.138%)  route 7.114ns (86.862%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.309     8.085    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I3_O)        0.105     8.190 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[15]_i_1__18/O
                         net (fo=1, routed)           0.000     8.190    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[15]
    SLICE_X58Y42         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 1.076ns (13.152%)  route 7.105ns (86.848%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.300     8.076    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I4_O)        0.105     8.181 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[14]_i_1__19/O
                         net (fo=1, routed)           0.000     8.181    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[14]
    SLICE_X58Y42         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 1.076ns (13.263%)  route 7.037ns (86.737%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.278     4.657    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X68Y39         LUT2 (Prop_lut2_I1_O)        0.115     4.772 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=6, routed)           0.744     5.516    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.267     5.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3/O
                         net (fo=3, routed)           0.215     5.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.105     6.102 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10/O
                         net (fo=6, routed)           0.569     6.671    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_2__10_n_0
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7/O
                         net (fo=28, routed)          1.232     8.008    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[31]_i_7__7_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.105     8.113 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[27]_i_1__14/O
                         net (fo=1, routed)           0.000     8.113    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[27]
    SLICE_X56Y45         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 0.982ns (12.105%)  route 7.130ns (87.895%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.192     4.571    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.126     4.697 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2/O
                         net (fo=2, routed)           0.364     5.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.267     5.328 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=1, routed)           0.565     5.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.998 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2/O
                         net (fo=32, routed)          2.009     8.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.105     8.112 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[21]_i_1/O
                         net (fo=1, routed)           0.000     8.112    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]_1[21]
    SLICE_X64Y47         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.982ns (12.110%)  route 7.127ns (87.890%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=229, routed)         4.192     4.571    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.126     4.697 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2/O
                         net (fo=2, routed)           0.364     5.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_6[31]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.267     5.328 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=1, routed)           0.565     5.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.998 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2/O
                         net (fo=32, routed)          2.006     8.004    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_2_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.105     8.109 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_2/O
                         net (fo=1, routed)           0.000     8.109    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]_1[25]
    SLICE_X64Y47         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.495%)  route 0.062ns (30.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[36]/C
    SLICE_X79Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[36]/Q
                         net (fo=2, routed)           0.062     0.203    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/data2[35]
    SLICE_X78Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.116     0.244    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X61Y36         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/C
    SLICE_X67Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/Q
                         net (fo=1, routed)           0.116     0.244    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154
    SLICE_X67Y41         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.846%)  route 0.119ns (48.154%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           0.119     0.247    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[28]
    SLICE_X50Y39         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/C
    SLICE_X77Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[6]
    SLICE_X77Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[7]/C
    SLICE_X77Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[7]
    SLICE_X77Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[8]/C
    SLICE_X77Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[8]
    SLICE_X77Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.114     0.255    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[11]
    SLICE_X51Y38         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           0.114     0.255    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[17]
    SLICE_X51Y37         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.924%)  route 0.116ns (45.076%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           0.116     0.257    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[27]
    SLICE_X50Y38         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_O_16M_PLL
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            uart0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.309ns  (logic 3.959ns (35.011%)  route 7.349ns (64.989%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.398    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CLK_O_16M
    SLICE_X77Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.379    -0.173 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/Q
                         net (fo=38, routed)          1.102     0.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]_1[0]
    SLICE_X73Y28         LUT4 (Prop_lut4_I0_O)        0.105     1.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_4/O
                         net (fo=1, routed)           0.204     1.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_4_n_0
    SLICE_X73Y28         LUT5 (Prop_lut5_I4_O)        0.105     1.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_3/O
                         net (fo=1, routed)           1.801     3.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/uart0_txd
    SLICE_X23Y36         LUT3 (Prop_lut3_I0_O)        0.105     3.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/uart0_tx_iobuf_i_1/O
                         net (fo=1, routed)           4.242     7.491    uart0_tx_iobuf/I
    M1                   OBUFT (Prop_obuft_I_O)       3.265    10.757 r  uart0_tx_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.757    uart0_tx
    M1                                                                r  uart0_tx (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 3.786ns (34.447%)  route 7.204ns (65.553%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.456    -0.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X21Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDCE (Prop_fdce_C_Q)         0.379    -0.115 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/Q
                         net (fo=2, routed)           1.109     0.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_o_oval_0[1]
    SLICE_X27Y39         LUT3 (Prop_lut3_I2_O)        0.105     1.099 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_1_iobuf_i_1/O
                         net (fo=1, routed)           6.095     7.194    gpioA_1_iobuf/I
    A7                   OBUFT (Prop_obuft_I_O)       3.302    10.495 r  gpioA_1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.495    gpioA_1
    A7                                                                r  gpioA_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 3.775ns (35.418%)  route 6.884ns (64.582%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.452    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X32Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/Q
                         net (fo=12, routed)          1.493     1.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[3]
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.105     1.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_3_iobuf_i_1/O
                         net (fo=1, routed)           5.391     6.870    gpioA_3_iobuf/I
    B8                   OBUFT (Prop_obuft_I_O)       3.291    10.161 r  gpioA_3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.161    gpioA_3
    B8                                                                r  gpioA_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 3.780ns (35.804%)  route 6.778ns (64.196%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.404    -0.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X29Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.167 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/Q
                         net (fo=12, routed)          1.402     1.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.105     1.340 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_0_iobuf_i_1/O
                         net (fo=1, routed)           5.376     6.716    gpioA_0_iobuf/I
    A5                   OBUFT (Prop_obuft_I_O)       3.296    10.012 r  gpioA_0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.012    gpioA_0
    A5                                                                r  gpioA_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 3.780ns (36.210%)  route 6.658ns (63.790%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.404    -0.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X29Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.167 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/Q
                         net (fo=12, routed)          1.306     1.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[2]
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.105     1.244 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_2_iobuf_i_1/O
                         net (fo=1, routed)           5.352     6.596    gpioA_2_iobuf/I
    A6                   OBUFT (Prop_obuft_I_O)       3.296     9.892 r  gpioA_2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.892    gpioA_2
    A6                                                                r  gpioA_2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 3.788ns (44.577%)  route 4.710ns (55.423%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.401    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/CLK_O_16M
    SLICE_X26Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDCE (Prop_fdce_C_Q)         0.433    -0.116 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/Q
                         net (fo=12, routed)          1.613     1.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer1_o[1]
    SLICE_X26Y39         LUT3 (Prop_lut3_I0_O)        0.105     1.602 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_6_iobuf_i_1/O
                         net (fo=1, routed)           3.097     4.699    gpioA_6_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       3.250     7.950 r  gpioA_6_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.950    gpioA_6
    Y17                                                               r  gpioA_6 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 0.958ns (11.712%)  route 7.222ns (88.288%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.010     6.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.303 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_1/O
                         net (fo=6, routed)           1.345     7.649    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[7]
    SLICE_X72Y25         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 0.958ns (11.741%)  route 7.202ns (88.259%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          0.958     6.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[3]_i_1/O
                         net (fo=5, routed)           1.377     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[3]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 0.958ns (11.793%)  route 7.165ns (88.207%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.066     6.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X68Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.360 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[2]_i_1/O
                         net (fo=5, routed)           1.233     7.592    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[2]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 0.958ns (12.260%)  route 6.856ns (87.740%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.267     6.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X68Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[1]_i_1/O
                         net (fo=5, routed)           0.722     7.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[1]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.501ns  (logic 0.304ns (60.731%)  route 0.197ns (39.269%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.197    -0.512    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[10]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.503ns  (logic 0.304ns (60.489%)  route 0.199ns (39.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)           0.199    -0.510    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[8]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.213    -0.495    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[7]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.543ns  (logic 0.304ns (55.992%)  route 0.239ns (44.008%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X77Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.239    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[13]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.508ns  (logic 0.304ns (59.858%)  route 0.204ns (40.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.312    -0.955    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X89Y5          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y5          FDCE (Prop_fdce_C_Q)         0.304    -0.651 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/Q
                         net (fo=1, routed)           0.204    -0.447    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[17]
    SLICE_X88Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.388ns (68.618%)  route 0.177ns (31.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.270    -0.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X55Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.304    -0.693 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.515    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][1]
    SLICE_X54Y37         LUT2 (Prop_lut2_I1_O)        0.084    -0.431 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[1]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.431    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[1]
    SLICE_X54Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.525ns  (logic 0.304ns (57.934%)  route 0.221ns (42.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.312    -0.955    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X89Y5          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y5          FDCE (Prop_fdce_C_Q)         0.304    -0.651 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/Q
                         net (fo=1, routed)           0.221    -0.430    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[27]
    SLICE_X88Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.583ns  (logic 0.304ns (52.127%)  route 0.279ns (47.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X77Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           0.279    -0.430    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[15]
    SLICE_X78Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.570ns  (logic 0.389ns (68.192%)  route 0.181ns (31.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.270    -0.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X55Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.304    -0.693 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/Q
                         net (fo=1, routed)           0.181    -0.511    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][4]
    SLICE_X54Y37         LUT2 (Prop_lut2_I1_O)        0.085    -0.426 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[4]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.426    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[4]
    SLICE_X54Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.538ns  (logic 0.304ns (56.545%)  route 0.234ns (43.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.309    -0.958    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X81Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.654 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.234    -0.420    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[3]
    SLICE_X78Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_O_16M_PLL_1
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            uart0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.309ns  (logic 3.959ns (35.011%)  route 7.349ns (64.989%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.398    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CLK_O_16M
    SLICE_X77Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.379    -0.173 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]/Q
                         net (fo=38, routed)          1.102     0.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/FSM_sequential_CS_reg[1]_1[0]
    SLICE_X73Y28         LUT4 (Prop_lut4_I0_O)        0.105     1.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_4/O
                         net (fo=1, routed)           0.204     1.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_4_n_0
    SLICE_X73Y28         LUT5 (Prop_lut5_I4_O)        0.105     1.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/uart0_tx_iobuf_i_3/O
                         net (fo=1, routed)           1.801     3.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/uart0_txd
    SLICE_X23Y36         LUT3 (Prop_lut3_I0_O)        0.105     3.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/uart0_tx_iobuf_i_1/O
                         net (fo=1, routed)           4.242     7.491    uart0_tx_iobuf/I
    M1                   OBUFT (Prop_obuft_I_O)       3.265    10.757 r  uart0_tx_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.757    uart0_tx
    M1                                                                r  uart0_tx (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 3.786ns (34.447%)  route 7.204ns (65.553%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.456    -0.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X21Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDCE (Prop_fdce_C_Q)         0.379    -0.115 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_out_reg[1]/Q
                         net (fo=2, routed)           1.109     0.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_o_oval_0[1]
    SLICE_X27Y39         LUT3 (Prop_lut3_I2_O)        0.105     1.099 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_1_iobuf_i_1/O
                         net (fo=1, routed)           6.095     7.194    gpioA_1_iobuf/I
    A7                   OBUFT (Prop_obuft_I_O)       3.302    10.495 r  gpioA_1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.495    gpioA_1
    A7                                                                r  gpioA_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 3.775ns (35.418%)  route 6.884ns (64.582%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.452    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X32Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_value_reg/Q
                         net (fo=12, routed)          1.493     1.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[3]
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.105     1.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_3_iobuf_i_1/O
                         net (fo=1, routed)           5.391     6.870    gpioA_3_iobuf/I
    B8                   OBUFT (Prop_obuft_I_O)       3.291    10.161 r  gpioA_3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.161    gpioA_3
    B8                                                                r  gpioA_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 3.780ns (35.804%)  route 6.778ns (64.196%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.404    -0.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X29Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.167 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/Q
                         net (fo=12, routed)          1.402     1.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[0]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.105     1.340 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_0_iobuf_i_1/O
                         net (fo=1, routed)           5.376     6.716    gpioA_0_iobuf/I
    A5                   OBUFT (Prop_obuft_I_O)       3.296    10.012 r  gpioA_0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.012    gpioA_0
    A5                                                                r  gpioA_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 3.780ns (36.210%)  route 6.658ns (63.790%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.404    -0.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X29Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.167 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_value_reg/Q
                         net (fo=12, routed)          1.306     1.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[2]
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.105     1.244 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_2_iobuf_i_1/O
                         net (fo=1, routed)           5.352     6.596    gpioA_2_iobuf/I
    A6                   OBUFT (Prop_obuft_I_O)       3.296     9.892 r  gpioA_2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.892    gpioA_2
    A6                                                                r  gpioA_2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            gpioA_6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 3.788ns (44.577%)  route 4.710ns (55.423%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.401    -0.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/CLK_O_16M
    SLICE_X26Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDCE (Prop_fdce_C_Q)         0.433    -0.116 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_value_reg/Q
                         net (fo=12, routed)          1.613     1.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer1_o[1]
    SLICE_X26Y39         LUT3 (Prop_lut3_I0_O)        0.105     1.602 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_6_iobuf_i_1/O
                         net (fo=1, routed)           3.097     4.699    gpioA_6_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       3.250     7.950 r  gpioA_6_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.950    gpioA_6
    Y17                                                               r  gpioA_6 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 0.958ns (11.712%)  route 7.222ns (88.288%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.010     6.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.303 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_1/O
                         net (fo=6, routed)           1.345     7.649    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[7]
    SLICE_X72Y25         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 0.958ns (11.741%)  route 7.202ns (88.259%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          0.958     6.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[3]_i_1/O
                         net (fo=5, routed)           1.377     7.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[3]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 0.958ns (11.793%)  route 7.165ns (88.207%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.066     6.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X68Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.360 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[2]_i_1/O
                         net (fo=5, routed)           1.233     7.592    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[2]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 0.958ns (12.260%)  route 6.856ns (87.740%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.419    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/CLK_O_16M
    SLICE_X58Y31         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDPE (Prop_fdpe_C_Q)         0.433    -0.098 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=108, routed)         2.434     2.336    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_dummy_rd_reg[13]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.105     2.441 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_2__24/O
                         net (fo=3, routed)           0.781     3.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_3__11/O
                         net (fo=29, routed)          1.172     4.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.105     4.604 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q[79]_i_10/O
                         net (fo=23, routed)          0.479     5.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.105     5.188 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_3/O
                         net (fo=29, routed)          1.267     6.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27
    SLICE_X68Y28         LUT5 (Prop_lut5_I0_O)        0.105     6.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[1]_i_1/O
                         net (fo=5, routed)           0.722     7.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[15]_0[1]
    SLICE_X76Y26         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.501ns  (logic 0.304ns (60.731%)  route 0.197ns (39.269%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.197    -0.512    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[10]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.503ns  (logic 0.304ns (60.489%)  route 0.199ns (39.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)           0.199    -0.510    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[8]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X75Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.213    -0.495    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[7]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.543ns  (logic 0.304ns (55.992%)  route 0.239ns (44.008%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X77Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.239    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[13]
    SLICE_X76Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.508ns  (logic 0.304ns (59.858%)  route 0.204ns (40.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.312    -0.955    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X89Y5          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y5          FDCE (Prop_fdce_C_Q)         0.304    -0.651 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[19]/Q
                         net (fo=1, routed)           0.204    -0.447    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[17]
    SLICE_X88Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.388ns (68.618%)  route 0.177ns (31.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.270    -0.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X55Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.304    -0.693 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.515    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][1]
    SLICE_X54Y37         LUT2 (Prop_lut2_I1_O)        0.084    -0.431 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[1]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.431    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[1]
    SLICE_X54Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.525ns  (logic 0.304ns (57.934%)  route 0.221ns (42.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.312    -0.955    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X89Y5          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y5          FDCE (Prop_fdce_C_Q)         0.304    -0.651 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[29]/Q
                         net (fo=1, routed)           0.221    -0.430    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[27]
    SLICE_X88Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.583ns  (logic 0.304ns (52.127%)  route 0.279ns (47.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.254    -1.013    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X77Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           0.279    -0.430    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[15]
    SLICE_X78Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.570ns  (logic 0.389ns (68.192%)  route 0.181ns (31.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.270    -0.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X55Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.304    -0.693 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/Q
                         net (fo=1, routed)           0.181    -0.511    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][4]
    SLICE_X54Y37         LUT2 (Prop_lut2_I1_O)        0.085    -0.426 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[4]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.426    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[4]
    SLICE_X54Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.538ns  (logic 0.304ns (56.545%)  route 0.234ns (43.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.309    -0.958    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/CLK_O_16M
    SLICE_X81Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDCE (Prop_fdce_C_Q)         0.304    -0.654 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.234    -0.420    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[3]
    SLICE_X78Y3          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.115ns  (logic 0.085ns (2.729%)  route 3.030ns (97.271%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL fall edge)
                                                     20.000    20.000 f  
    Y14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465    21.465 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110    22.575    sys_clk_gen/inst/CLK_I_50M_PLL
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.146    16.429 f  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.536    17.965    sys_clk_gen/inst/clkfbout_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    18.050 f  sys_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.494    19.544    sys_clk_gen/inst/clkfbout_buf_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.795ns  (logic 0.077ns (2.755%)  route 2.718ns (97.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/clkfbout_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.326    -0.941    sys_clk_gen/inst/clkfbout_buf_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.115ns  (logic 0.085ns (2.729%)  route 3.030ns (97.271%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.348ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_1 fall edge)
                                                     20.000    20.000 f  
    Y14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.465    21.465 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110    22.575    sys_clk_gen/inst/CLK_I_50M_PLL
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.146    16.429 f  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.536    17.965    sys_clk_gen/inst/clkfbout_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    18.050 f  sys_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.494    19.544    sys_clk_gen/inst/clkfbout_buf_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.795ns  (logic 0.077ns (2.755%)  route 2.718ns (97.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.348ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/clkfbout_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.326    -0.941    sys_clk_gen/inst/clkfbout_buf_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_O_16M_PLL

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpioA_0
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 1.427ns (24.792%)  route 4.328ns (75.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  gpioA_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_0_iobuf/IO
    A5                   IBUF (Prop_ibuf_I_O)         1.427     1.427 r  gpioA_0_iobuf/IBUF/O
                         net (fo=1, routed)           4.328     5.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[0]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/C

Slack:                    inf
  Source:                 gpioA_3
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.422ns (24.940%)  route 4.279ns (75.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  gpioA_3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_3_iobuf/IO
    B8                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  gpioA_3_iobuf/IBUF/O
                         net (fo=1, routed)           4.279     5.700    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[3]
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/C

Slack:                    inf
  Source:                 gpioA_1
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.432ns (25.879%)  route 4.102ns (74.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  gpioA_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_1_iobuf/IO
    A7                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  gpioA_1_iobuf/IBUF/O
                         net (fo=1, routed)           4.102     5.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[1]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/C

Slack:                    inf
  Source:                 gpioA_2
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.426ns (26.912%)  route 3.874ns (73.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  gpioA_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_2_iobuf/IO
    A6                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  gpioA_2_iobuf/IBUF/O
                         net (fo=1, routed)           3.874     5.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[2]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/C

Slack:                    inf
  Source:                 uart0_tx
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.396ns (30.748%)  route 3.144ns (69.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  uart0_tx (INOUT)
                         net (fo=1, unset)            0.000     0.000    uart0_tx_iobuf/IO
    M1                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  uart0_tx_iobuf/IBUF/O
                         net (fo=1, routed)           3.144     4.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[8]
    SLICE_X24Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.294    -0.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/C

Slack:                    inf
  Source:                 gpioA_6
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.381ns (36.655%)  route 2.387ns (63.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  gpioA_6 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_6_iobuf/IO
    Y17                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  gpioA_6_iobuf/IBUF/O
                         net (fo=1, routed)           2.387     3.768    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[5]
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.292    -0.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/C

Slack:                    inf
  Source:                 gpioA_7
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.470ns (49.120%)  route 1.522ns (50.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB14                                              0.000     0.000 r  gpioA_7 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_7_iobuf/IO
    AB14                 IBUF (Prop_ibuf_I_O)         1.470     1.470 r  gpioA_7_iobuf/IBUF/O
                         net (fo=1, routed)           1.522     2.992    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[6]
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.292    -0.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/C

Slack:                    inf
  Source:                 uart0_rx
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 1.469ns (49.935%)  route 1.473ns (50.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  uart0_rx (INOUT)
                         net (fo=1, unset)            0.000     0.000    uart0_rx_iobuf/IO
    Y13                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  uart0_rx_iobuf/IBUF/O
                         net (fo=1, routed)           1.473     2.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[7]
    SLICE_X14Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.302    -0.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X14Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/C

Slack:                    inf
  Source:                 gpioA_5
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.517ns (58.117%)  route 1.093ns (41.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  gpioA_5 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_5_iobuf/IO
    W15                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  gpioA_5_iobuf/IBUF/O
                         net (fo=1, routed)           1.093     2.611    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[4]
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.521ns (22.129%)  route 1.833ns (77.871%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         LDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/G
    SLICE_X76Y26         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/Q
                         net (fo=16, routed)          1.833     2.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[15][7]_0[2]
    SLICE_X82Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.294    -0.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/CLK_O_16M
    SLICE_X82Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/Q
                         net (fo=1, routed)           0.111     0.239    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[6]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.257%)  route 0.112ns (46.743%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.112     0.240    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[9]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/Q
                         net (fo=1, routed)           0.116     0.244    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[35]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.306%)  route 0.117ns (47.694%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[7]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.418%)  route 0.105ns (42.582%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)           0.105     0.246    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[37]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.185%)  route 0.106ns (42.815%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.106     0.247    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[12]
    SLICE_X77Y4          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y4          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.713%)  route 0.120ns (48.287%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/C
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.120     0.248    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[34]
    SLICE_X79Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X79Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/C
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)           0.120     0.248    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[33]
    SLICE_X81Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X81Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.498%)  route 0.109ns (43.502%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.109     0.250    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[15]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.862%)  route 0.112ns (43.138%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
    SLICE_X78Y7          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           0.112     0.260    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[32]
    SLICE_X78Y8          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X78Y8          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_O_16M_PLL_1

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpioA_0
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 1.427ns (24.792%)  route 4.328ns (75.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  gpioA_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_0_iobuf/IO
    A5                   IBUF (Prop_ibuf_I_O)         1.427     1.427 r  gpioA_0_iobuf/IBUF/O
                         net (fo=1, routed)           4.328     5.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[0]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/C

Slack:                    inf
  Source:                 gpioA_3
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.422ns (24.940%)  route 4.279ns (75.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  gpioA_3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_3_iobuf/IO
    B8                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  gpioA_3_iobuf/IBUF/O
                         net (fo=1, routed)           4.279     5.700    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[3]
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[3]/C

Slack:                    inf
  Source:                 gpioA_1
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.432ns (25.879%)  route 4.102ns (74.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  gpioA_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_1_iobuf/IO
    A7                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  gpioA_1_iobuf/IBUF/O
                         net (fo=1, routed)           4.102     5.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[1]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[1]/C

Slack:                    inf
  Source:                 gpioA_2
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.426ns (26.912%)  route 3.874ns (73.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  gpioA_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_2_iobuf/IO
    A6                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  gpioA_2_iobuf/IBUF/O
                         net (fo=1, routed)           3.874     5.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[2]
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X18Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/C

Slack:                    inf
  Source:                 uart0_tx
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.396ns (30.748%)  route 3.144ns (69.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  uart0_tx (INOUT)
                         net (fo=1, unset)            0.000     0.000    uart0_tx_iobuf/IO
    M1                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  uart0_tx_iobuf/IBUF/O
                         net (fo=1, routed)           3.144     4.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[8]
    SLICE_X24Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.294    -0.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X24Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[17]/C

Slack:                    inf
  Source:                 gpioA_6
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.381ns (36.655%)  route 2.387ns (63.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  gpioA_6 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_6_iobuf/IO
    Y17                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  gpioA_6_iobuf/IBUF/O
                         net (fo=1, routed)           2.387     3.768    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[5]
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.292    -0.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[6]/C

Slack:                    inf
  Source:                 gpioA_7
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.470ns (49.120%)  route 1.522ns (50.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB14                                              0.000     0.000 r  gpioA_7 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_7_iobuf/IO
    AB14                 IBUF (Prop_ibuf_I_O)         1.470     1.470 r  gpioA_7_iobuf/IBUF/O
                         net (fo=1, routed)           1.522     2.992    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[6]
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.292    -0.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X25Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[7]/C

Slack:                    inf
  Source:                 uart0_rx
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 1.469ns (49.935%)  route 1.473ns (50.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  uart0_rx (INOUT)
                         net (fo=1, unset)            0.000     0.000    uart0_rx_iobuf/IO
    Y13                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  uart0_rx_iobuf/IBUF/O
                         net (fo=1, routed)           1.473     2.942    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[7]
    SLICE_X14Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.302    -0.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X14Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[16]/C

Slack:                    inf
  Source:                 gpioA_5
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.517ns (58.117%)  route 1.093ns (41.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  gpioA_5 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_5_iobuf/IO
    W15                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  gpioA_5_iobuf/IBUF/O
                         net (fo=1, routed)           1.093     2.611    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_in[4]
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.301    -0.966    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X19Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[5]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.521ns (22.129%)  route 1.833ns (77.871%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         LDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/G
    SLICE_X76Y26         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/fifo_tx_data_reg[2]/Q
                         net (fo=16, routed)          1.833     2.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[15][7]_0[2]
    SLICE_X82Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        1.294    -0.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/CLK_O_16M
    SLICE_X82Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer_reg[3][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/Q
                         net (fo=1, routed)           0.111     0.239    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[6]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.257%)  route 0.112ns (46.743%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.112     0.240    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[9]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[35]/Q
                         net (fo=1, routed)           0.116     0.244    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[35]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.306%)  route 0.117ns (47.694%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[7]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.418%)  route 0.105ns (42.582%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
    SLICE_X77Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)           0.105     0.246    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[37]
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.832    -0.803    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y2          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.185%)  route 0.106ns (42.815%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.106     0.247    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[12]
    SLICE_X77Y4          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X77Y4          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.713%)  route 0.120ns (48.287%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/C
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.120     0.248    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[34]
    SLICE_X79Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X79Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/C
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)           0.120     0.248    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[33]
    SLICE_X81Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.855    -0.780    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X81Y7          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.498%)  route 0.109ns (43.502%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/C
    SLICE_X77Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.109     0.250    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[15]
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.831    -0.804    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X76Y6          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.862%)  route 0.112ns (43.138%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
    SLICE_X78Y7          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           0.112     0.260    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_2[32]
    SLICE_X78Y8          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8235, routed)        0.854    -0.781    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/CLK_O_16M
    SLICE_X78Y8          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_O_8M388_PLL

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.105ns (3.010%)  route 3.383ns (96.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.124     3.124    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.105     3.229 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     3.488    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.105ns (3.252%)  route 3.124ns (96.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.124     3.124    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.105     3.229 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000     3.229    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.045ns (2.646%)  route 1.656ns (97.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.656     1.656    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000     1.701    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.045ns (2.484%)  route 1.766ns (97.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.656     1.656    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     1.811    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_O_8M388_PLL_1

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.105ns (2.517%)  route 4.066ns (97.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.570     3.570    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.675 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.497     4.171    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.105ns (3.010%)  route 3.383ns (96.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.124     3.124    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.105     3.229 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.260     3.488    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.105ns (3.252%)  route 3.124ns (96.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.124     3.124    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.105     3.229 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000     3.229    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138    -3.736 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393    -2.344    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.267 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          1.271    -0.996    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.045ns (2.646%)  route 1.656ns (97.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.656     1.656    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.000     1.701    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y46         FDRE                                         r  rtc_clk_gen/clk_out_reg/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/clk_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.045ns (2.484%)  route 1.766ns (97.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.656     1.656    rtc_clk_gen/locked
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=2, routed)           0.111     1.811    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.834    -0.801    rtc_clk_gen/CLK
    SLICE_X59Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg_replica/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X58Y47         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rtc_clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_clk_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.846     1.846    rtc_clk_gen/locked
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  rtc_clk_gen/counter[7]_i_1__5/O
                         net (fo=8, routed)           0.233     2.123    rtc_clk_gen/counter[7]_i_1__5_n_0
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=10, routed)          0.835    -0.800    rtc_clk_gen/CLK
    SLICE_X59Y47         FDRE                                         r  rtc_clk_gen/counter_reg[7]/C





