{"vcs1":{"timestamp_begin":1727637668.429640760, "rt":1.93, "ut":0.82, "st":0.34}}
{"vcselab":{"timestamp_begin":1727637670.437619209, "rt":0.89, "ut":0.27, "st":0.06}}
{"link":{"timestamp_begin":1727637671.399971198, "rt":0.49, "ut":0.30, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637667.898477392}
{"VCS_COMP_START_TIME": 1727637667.898477392}
{"VCS_COMP_END_TIME": 1727637673.319968953}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353616}}
{"stitch_vcselab": {"peak_mem": 225804}}
