; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\objects\arm_q7_to_float.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_q7_to_float.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 --omf_browse=.\objects\arm_q7_to_float.crf ..\..\SRC\CMSIS_DSP_4_5\src\SupportFunctions\arm_q7_to_float.c]
                          THUMB

                          AREA ||i.arm_q7_to_float||, CODE, READONLY, ALIGN=2

                  arm_q7_to_float PROC
;;;73     
;;;74     void arm_q7_to_float(
000000  b510              PUSH     {r4,lr}
;;;75       q7_t * pSrc,
;;;76       float32_t * pDst,
;;;77       uint32_t blockSize)
;;;78     {
;;;79       q7_t *pIn = pSrc;                              /* Src pointer */
;;;80       uint32_t blkCnt;                               /* loop counter */
;;;81     
;;;82     
;;;83     #ifndef ARM_MATH_CM0_FAMILY
;;;84     
;;;85       /* Run the below code for Cortex-M4 and Cortex-M3 */
;;;86     
;;;87       /*loop Unrolling */
;;;88       blkCnt = blockSize >> 2u;
000002  0893              LSRS     r3,r2,#2
;;;89     
;;;90       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
;;;91        ** a second loop below computes the remaining 1 to 3 samples. */
;;;92       while(blkCnt > 0u)
;;;93       {
;;;94         /* C = (float32_t) A / 128 */
;;;95         /* convert from q7 to float and then store the results in the destination buffer */
;;;96         *pDst++ = ((float32_t) * pIn++ / 128.0f);
000004  ed9f0a1f          VLDR     s0,|L1.132|
000008  e029              B        |L1.94|
                  |L1.10|
00000a  f9904000          LDRSB    r4,[r0,#0]
00000e  ee004a90          VMOV     s1,r4
000012  eef80ae0          VCVT.F32.S32 s1,s1
000016  ee600a80          VMUL.F32 s1,s1,s0
00001a  ece10a01          VSTM     r1!,{s1}
;;;97         *pDst++ = ((float32_t) * pIn++ / 128.0f);
00001e  f9904001          LDRSB    r4,[r0,#1]
000022  ee004a90          VMOV     s1,r4
000026  eef80ae0          VCVT.F32.S32 s1,s1
00002a  ee600a80          VMUL.F32 s1,s1,s0
00002e  ece10a01          VSTM     r1!,{s1}
;;;98         *pDst++ = ((float32_t) * pIn++ / 128.0f);
000032  f9904002          LDRSB    r4,[r0,#2]
000036  ee004a90          VMOV     s1,r4
00003a  eef80ae0          VCVT.F32.S32 s1,s1
00003e  ee600a80          VMUL.F32 s1,s1,s0
000042  ece10a01          VSTM     r1!,{s1}
;;;99         *pDst++ = ((float32_t) * pIn++ / 128.0f);
000046  f9904003          LDRSB    r4,[r0,#3]
00004a  1d00              ADDS     r0,r0,#4
00004c  ee004a90          VMOV     s1,r4
000050  eef80ae0          VCVT.F32.S32 s1,s1
000054  ee600a80          VMUL.F32 s1,s1,s0
000058  ece10a01          VSTM     r1!,{s1}
;;;100    
;;;101        /* Decrement the loop counter */
;;;102        blkCnt--;
00005c  1e5b              SUBS     r3,r3,#1
                  |L1.94|
00005e  2b00              CMP      r3,#0                 ;92
000060  d1d3              BNE      |L1.10|
;;;103      }
;;;104    
;;;105      /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
;;;106       ** No loop unrolling is used. */
;;;107      blkCnt = blockSize % 0x4u;
000062  f0020203          AND      r2,r2,#3
;;;108    
;;;109    #else
;;;110    
;;;111      /* Run the below code for Cortex-M0 */
;;;112    
;;;113      /* Loop over blockSize number of values */
;;;114      blkCnt = blockSize;
;;;115    
;;;116    #endif /* #ifndef ARM_MATH_CM0_FAMILY */
;;;117    
;;;118      while(blkCnt > 0u)
000066  e00a              B        |L1.126|
                  |L1.104|
;;;119      {
;;;120        /* C = (float32_t) A / 128 */
;;;121        /* convert from q7 to float and then store the results in the destination buffer */
;;;122        *pDst++ = ((float32_t) * pIn++ / 128.0f);
000068  f9103b01          LDRSB    r3,[r0],#1
00006c  ee003a90          VMOV     s1,r3
000070  eef80ae0          VCVT.F32.S32 s1,s1
000074  ee600a80          VMUL.F32 s1,s1,s0
000078  ece10a01          VSTM     r1!,{s1}
;;;123    
;;;124        /* Decrement the loop counter */
;;;125        blkCnt--;
00007c  1e52              SUBS     r2,r2,#1
                  |L1.126|
00007e  2a00              CMP      r2,#0                 ;118
000080  d1f2              BNE      |L1.104|
;;;126      }
;;;127    }
000082  bd10              POP      {r4,pc}
;;;128    
                          ENDP

                  |L1.132|
000084  3c000000          DCFS     0x3c000000 ; 0.0078125

;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\SupportFunctions\\arm_q7_to_float.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___17_arm_q7_to_float_c_9ff4bf40____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___17_arm_q7_to_float_c_9ff4bf40____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___17_arm_q7_to_float_c_9ff4bf40____REVSH|
#line 144
|__asm___17_arm_q7_to_float_c_9ff4bf40____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___17_arm_q7_to_float_c_9ff4bf40____RRX|
#line 300
|__asm___17_arm_q7_to_float_c_9ff4bf40____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
