Protel Design System Design Rule Check
PCB File : D:\[2024]__bige_s02\02-ipu01\ChMC_IPMC\IPMC_V71V01_PCB_Project\IPMC_V71V01.PcbDoc
Date     : 2024/3/25
Time     : 14:21:58

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A1(118.055mil,1468.898mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A2(159.813mil,1451.601mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A3(177.11mil,1409.842mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A4(159.813mil,1368.084mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A5(118.055mil,1350.787mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A6(76.297mil,1368.084mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A7(59mil,1409.842mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-A0(118.055mil,1409.842mil) on Multi-Layer And Pad J1-A8(76.297mil,1451.601mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B1(118.055mil,224.016mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B2(159.813mil,206.719mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B3(177.11mil,164.961mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B4(159.813mil,123.202mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B5(118.055mil,105.906mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B6(76.297mil,123.202mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B7(59mil,164.961mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J1-B0(118.055mil,164.961mil) on Multi-Layer And Pad J1-B8(76.297mil,206.719mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-A0(1653.598mil,164.961mil) on Multi-Layer And Pad J2-A1(1653.598mil,105.906mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-A0(1653.598mil,164.961mil) on Multi-Layer And Pad J2-A3(1594.543mil,164.961mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-A0(1653.598mil,164.961mil) on Multi-Layer And Pad J2-A5(1653.598mil,224.016mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-A0(1653.598mil,164.961mil) on Multi-Layer And Pad J2-A7(1712.653mil,164.961mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-A0(1653.598mil,164.961mil) on Multi-Layer And Pad J2-A8(1695.357mil,123.202mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B1(1653.598mil,1350.787mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B2(1611.84mil,1368.084mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B3(1594.543mil,1409.842mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B5(1653.598mil,1468.898mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B6(1695.357mil,1451.601mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B7(1712.653mil,1409.842mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (1.968mil < 10mil) Between Pad J2-B0(1653.598mil,1409.842mil) on Multi-Layer And Pad J2-B8(1695.357mil,1368.084mil) on Multi-Layer 
Rule Violations :28

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-01(249.055mil,1259.842mil) on Bottom Layer And Pad J1-02(249.055mil,1220.473mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-02(249.055mil,1220.473mil) on Bottom Layer And Pad J1-03(249.055mil,1181.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-03(249.055mil,1181.102mil) on Bottom Layer And Pad J1-04(249.055mil,1141.732mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-05(249.055mil,1102.362mil) on Bottom Layer And Pad J1-06(249.055mil,1062.992mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-06(249.055mil,1062.992mil) on Bottom Layer And Pad J1-07(249.055mil,1023.622mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-07(249.055mil,1023.622mil) on Bottom Layer And Pad J1-08(249.055mil,984.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-08(249.055mil,984.252mil) on Bottom Layer And Pad J1-09(249.055mil,944.882mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-09(249.055mil,944.882mil) on Bottom Layer And Pad J1-10(249.055mil,905.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-10(249.055mil,905.512mil) on Bottom Layer And Pad J1-11(249.055mil,866.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-12(249.055mil,826.772mil) on Bottom Layer And Pad J1-13(249.055mil,787.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-13(249.055mil,787.402mil) on Bottom Layer And Pad J1-14(249.055mil,748.032mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-14(249.055mil,748.032mil) on Bottom Layer And Pad J1-15(249.055mil,708.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-15(249.055mil,708.661mil) on Bottom Layer And Pad J1-16(249.055mil,669.291mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-16(249.055mil,669.291mil) on Bottom Layer And Pad J1-17(249.055mil,629.921mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-17(249.055mil,629.921mil) on Bottom Layer And Pad J1-18(249.055mil,590.551mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-19(249.055mil,551.181mil) on Bottom Layer And Pad J1-20(249.055mil,511.811mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-20(249.055mil,511.811mil) on Bottom Layer And Pad J1-21(249.055mil,472.441mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-21(249.055mil,472.441mil) on Bottom Layer And Pad J1-22(249.055mil,433.071mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-22(249.055mil,433.071mil) on Bottom Layer And Pad J1-23(249.055mil,393.701mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-23(249.055mil,393.701mil) on Bottom Layer And Pad J1-24(249.055mil,354.331mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J1-24(249.055mil,354.331mil) on Bottom Layer And Pad J1-25(249.055mil,314.961mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-02(1522.598mil,354.331mil) on Bottom Layer And Pad J2-03(1522.598mil,393.701mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-03(1522.598mil,393.701mil) on Bottom Layer And Pad J2-04(1522.598mil,433.071mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-04(1522.598mil,433.071mil) on Bottom Layer And Pad J2-05(1522.598mil,472.441mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-05(1522.598mil,472.441mil) on Bottom Layer And Pad J2-06(1522.598mil,511.811mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-06(1522.598mil,511.811mil) on Bottom Layer And Pad J2-07(1522.598mil,551.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-07(1522.598mil,551.181mil) on Bottom Layer And Pad J2-08(1522.598mil,590.551mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-09(1522.598mil,629.921mil) on Bottom Layer And Pad J2-10(1522.598mil,669.291mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-10(1522.598mil,669.291mil) on Bottom Layer And Pad J2-11(1522.598mil,708.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-11(1522.598mil,708.661mil) on Bottom Layer And Pad J2-12(1522.598mil,748.032mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-12(1522.598mil,748.032mil) on Bottom Layer And Pad J2-13(1522.598mil,787.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-13(1522.598mil,787.402mil) on Bottom Layer And Pad J2-14(1522.598mil,826.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-14(1522.598mil,826.772mil) on Bottom Layer And Pad J2-15(1522.598mil,866.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-16(1522.598mil,905.512mil) on Bottom Layer And Pad J2-17(1522.598mil,944.882mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-17(1522.598mil,944.882mil) on Bottom Layer And Pad J2-18(1522.598mil,984.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-18(1522.598mil,984.252mil) on Bottom Layer And Pad J2-19(1522.598mil,1023.622mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-19(1522.598mil,1023.622mil) on Bottom Layer And Pad J2-20(1522.598mil,1062.992mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-20(1522.598mil,1062.992mil) on Bottom Layer And Pad J2-21(1522.598mil,1102.362mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-21(1522.598mil,1102.362mil) on Bottom Layer And Pad J2-22(1522.598mil,1141.732mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-23(1522.598mil,1181.102mil) on Bottom Layer And Pad J2-24(1522.598mil,1220.473mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad J2-24(1522.598mil,1220.473mil) on Bottom Layer And Pad J2-25(1522.598mil,1259.842mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-1(465.577mil,1240.158mil) on Top Layer And Pad U1-2(465.577mil,1220.473mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-10(465.577mil,1062.992mil) on Top Layer And Pad U1-11(465.577mil,1043.307mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-10(465.577mil,1062.992mil) on Top Layer And Pad U1-9(465.577mil,1082.677mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-100(1306.077mil,1082.677mil) on Top Layer And Pad U1-101(1306.077mil,1102.362mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-100(1306.077mil,1082.677mil) on Top Layer And Pad U1-99(1306.077mil,1062.992mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-101(1306.077mil,1102.362mil) on Top Layer And Pad U1-102(1306.077mil,1122.047mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-102(1306.077mil,1122.047mil) on Top Layer And Pad U1-103(1306.077mil,1141.732mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-103(1306.077mil,1141.732mil) on Top Layer And Pad U1-104(1306.077mil,1161.417mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-105(1306.077mil,1181.102mil) on Top Layer And Pad U1-106(1306.077mil,1200.787mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-106(1306.077mil,1200.787mil) on Top Layer And Pad U1-107(1306.077mil,1220.473mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-107(1306.077mil,1220.473mil) on Top Layer And Pad U1-108(1306.077mil,1240.158mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-109(1230.315mil,1315.919mil) on Top Layer And Pad U1-110(1210.63mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-11(465.577mil,1043.307mil) on Top Layer And Pad U1-12(465.577mil,1023.622mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-110(1210.63mil,1315.919mil) on Top Layer And Pad U1-111(1190.945mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-112(1171.26mil,1315.919mil) on Top Layer And Pad U1-113(1151.575mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-113(1151.575mil,1315.919mil) on Top Layer And Pad U1-114(1131.89mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-114(1131.89mil,1315.919mil) on Top Layer And Pad U1-115(1112.205mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-115(1112.205mil,1315.919mil) on Top Layer And Pad U1-116(1092.52mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-116(1092.52mil,1315.919mil) on Top Layer And Pad U1-117(1072.835mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-117(1072.835mil,1315.919mil) on Top Layer And Pad U1-118(1053.15mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-119(1033.465mil,1315.919mil) on Top Layer And Pad U1-120(1013.78mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-12(465.577mil,1023.622mil) on Top Layer And Pad U1-13(465.577mil,1003.937mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-120(1013.78mil,1315.919mil) on Top Layer And Pad U1-121(994.095mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-121(994.095mil,1315.919mil) on Top Layer And Pad U1-122(974.409mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-122(974.409mil,1315.919mil) on Top Layer And Pad U1-123(954.724mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-123(954.724mil,1315.919mil) on Top Layer And Pad U1-124(935.039mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-124(935.039mil,1315.919mil) on Top Layer And Pad U1-125(915.354mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-126(895.669mil,1315.919mil) on Top Layer And Pad U1-127(875.984mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-127(875.984mil,1315.919mil) on Top Layer And Pad U1-128(856.299mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-128(856.299mil,1315.919mil) on Top Layer And Pad U1-129(836.614mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-129(836.614mil,1315.919mil) on Top Layer And Pad U1-130(816.929mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-130(816.929mil,1315.919mil) on Top Layer And Pad U1-131(797.244mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-131(797.244mil,1315.919mil) on Top Layer And Pad U1-132(777.559mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-133(757.874mil,1315.919mil) on Top Layer And Pad U1-134(738.189mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-134(738.189mil,1315.919mil) on Top Layer And Pad U1-135(718.504mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-135(718.504mil,1315.919mil) on Top Layer And Pad U1-136(698.819mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-136(698.819mil,1315.919mil) on Top Layer And Pad U1-137(679.134mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-137(679.134mil,1315.919mil) on Top Layer And Pad U1-138(659.449mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-138(659.449mil,1315.919mil) on Top Layer And Pad U1-139(639.764mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-14(465.577mil,984.252mil) on Top Layer And Pad U1-15(465.577mil,964.567mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-140(620.079mil,1315.919mil) on Top Layer And Pad U1-141(600.394mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-141(600.394mil,1315.919mil) on Top Layer And Pad U1-142(580.709mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-142(580.709mil,1315.919mil) on Top Layer And Pad U1-143(561.024mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-143(561.024mil,1315.919mil) on Top Layer And Pad U1-144(541.339mil,1315.919mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-15(465.577mil,964.567mil) on Top Layer And Pad U1-16(465.577mil,944.882mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-16(465.577mil,944.882mil) on Top Layer And Pad U1-17(465.577mil,925.197mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-17(465.577mil,925.197mil) on Top Layer And Pad U1-18(465.577mil,905.512mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-18(465.577mil,905.512mil) on Top Layer And Pad U1-19(465.577mil,885.827mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-19(465.577mil,885.827mil) on Top Layer And Pad U1-20(465.577mil,866.142mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-2(465.577mil,1220.473mil) on Top Layer And Pad U1-3(465.577mil,1200.787mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-21(465.577mil,846.457mil) on Top Layer And Pad U1-22(465.577mil,826.772mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-22(465.577mil,826.772mil) on Top Layer And Pad U1-23(465.577mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-23(465.577mil,807.087mil) on Top Layer And Pad U1-24(465.577mil,787.402mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-24(465.577mil,787.402mil) on Top Layer And Pad U1-25(465.577mil,767.717mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-25(465.577mil,767.717mil) on Top Layer And Pad U1-26(465.577mil,748.032mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-26(465.577mil,748.032mil) on Top Layer And Pad U1-27(465.577mil,728.346mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-28(465.577mil,708.661mil) on Top Layer And Pad U1-29(465.577mil,688.976mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-29(465.577mil,688.976mil) on Top Layer And Pad U1-30(465.577mil,669.291mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-3(465.577mil,1200.787mil) on Top Layer And Pad U1-4(465.577mil,1181.102mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-30(465.577mil,669.291mil) on Top Layer And Pad U1-31(465.577mil,649.606mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-31(465.577mil,649.606mil) on Top Layer And Pad U1-32(465.577mil,629.921mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-32(465.577mil,629.921mil) on Top Layer And Pad U1-33(465.577mil,610.236mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-33(465.577mil,610.236mil) on Top Layer And Pad U1-34(465.577mil,590.551mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-35(465.577mil,570.866mil) on Top Layer And Pad U1-36(465.577mil,551.181mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-37(541.339mil,475.419mil) on Top Layer And Pad U1-38(561.024mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-38(561.024mil,475.419mil) on Top Layer And Pad U1-39(580.709mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-39(580.709mil,475.419mil) on Top Layer And Pad U1-40(600.394mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-4(465.577mil,1181.102mil) on Top Layer And Pad U1-5(465.577mil,1161.417mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-40(600.394mil,475.419mil) on Top Layer And Pad U1-41(620.079mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-42(639.764mil,475.419mil) on Top Layer And Pad U1-43(659.449mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-43(659.449mil,475.419mil) on Top Layer And Pad U1-44(679.134mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-44(679.134mil,475.419mil) on Top Layer And Pad U1-45(698.819mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-45(698.819mil,475.419mil) on Top Layer And Pad U1-46(718.504mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-46(718.504mil,475.419mil) on Top Layer And Pad U1-47(738.189mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-47(738.189mil,475.419mil) on Top Layer And Pad U1-48(757.874mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-49(777.559mil,475.419mil) on Top Layer And Pad U1-50(797.244mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-5(465.577mil,1161.417mil) on Top Layer And Pad U1-6(465.577mil,1141.732mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-50(797.244mil,475.419mil) on Top Layer And Pad U1-51(816.929mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-51(816.929mil,475.419mil) on Top Layer And Pad U1-52(836.614mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-52(836.614mil,475.419mil) on Top Layer And Pad U1-53(856.299mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-53(856.299mil,475.419mil) on Top Layer And Pad U1-54(875.984mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-54(875.984mil,475.419mil) on Top Layer And Pad U1-55(895.669mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-56(915.354mil,475.419mil) on Top Layer And Pad U1-57(935.039mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-57(935.039mil,475.419mil) on Top Layer And Pad U1-58(954.724mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-58(954.724mil,475.419mil) on Top Layer And Pad U1-59(974.409mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-59(974.409mil,475.419mil) on Top Layer And Pad U1-60(994.095mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-60(994.095mil,475.419mil) on Top Layer And Pad U1-61(1013.78mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-61(1013.78mil,475.419mil) on Top Layer And Pad U1-62(1033.465mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-63(1053.15mil,475.419mil) on Top Layer And Pad U1-64(1072.835mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-64(1072.835mil,475.419mil) on Top Layer And Pad U1-65(1092.52mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-65(1092.52mil,475.419mil) on Top Layer And Pad U1-66(1112.205mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-66(1112.205mil,475.419mil) on Top Layer And Pad U1-67(1131.89mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-67(1131.89mil,475.419mil) on Top Layer And Pad U1-68(1151.575mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-68(1151.575mil,475.419mil) on Top Layer And Pad U1-69(1171.26mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-7(465.577mil,1122.047mil) on Top Layer And Pad U1-8(465.577mil,1102.362mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-70(1190.945mil,475.419mil) on Top Layer And Pad U1-71(1210.63mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-71(1210.63mil,475.419mil) on Top Layer And Pad U1-72(1230.315mil,475.419mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-73(1306.077mil,551.181mil) on Top Layer And Pad U1-74(1306.077mil,570.866mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-74(1306.077mil,570.866mil) on Top Layer And Pad U1-75(1306.077mil,590.551mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-75(1306.077mil,590.551mil) on Top Layer And Pad U1-76(1306.077mil,610.236mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-77(1306.077mil,629.921mil) on Top Layer And Pad U1-78(1306.077mil,649.606mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-78(1306.077mil,649.606mil) on Top Layer And Pad U1-79(1306.077mil,669.291mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-79(1306.077mil,669.291mil) on Top Layer And Pad U1-80(1306.077mil,688.976mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-8(465.577mil,1102.362mil) on Top Layer And Pad U1-9(465.577mil,1082.677mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-80(1306.077mil,688.976mil) on Top Layer And Pad U1-81(1306.077mil,708.661mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-81(1306.077mil,708.661mil) on Top Layer And Pad U1-82(1306.077mil,728.346mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-82(1306.077mil,728.346mil) on Top Layer And Pad U1-83(1306.077mil,748.032mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-84(1306.077mil,767.716mil) on Top Layer And Pad U1-85(1306.077mil,787.402mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-85(1306.077mil,787.402mil) on Top Layer And Pad U1-86(1306.077mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-86(1306.077mil,807.087mil) on Top Layer And Pad U1-87(1306.077mil,826.772mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-87(1306.077mil,826.772mil) on Top Layer And Pad U1-88(1306.077mil,846.457mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-88(1306.077mil,846.457mil) on Top Layer And Pad U1-89(1306.077mil,866.142mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-89(1306.077mil,866.142mil) on Top Layer And Pad U1-90(1306.077mil,885.827mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-91(1306.077mil,905.512mil) on Top Layer And Pad U1-92(1306.077mil,925.197mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-92(1306.077mil,925.197mil) on Top Layer And Pad U1-93(1306.077mil,944.882mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-93(1306.077mil,944.882mil) on Top Layer And Pad U1-94(1306.077mil,964.567mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-94(1306.077mil,964.567mil) on Top Layer And Pad U1-95(1306.077mil,984.252mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-95(1306.077mil,984.252mil) on Top Layer And Pad U1-96(1306.077mil,1003.937mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-96(1306.077mil,1003.937mil) on Top Layer And Pad U1-97(1306.077mil,1023.622mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad U1-98(1306.077mil,1043.307mil) on Top Layer And Pad U1-99(1306.077mil,1062.992mil) on Top Layer [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U2-1(1132.25mil,208.386mil) on Top Layer And Pad U2-2(1132.25mil,182.795mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U2-3(1132.25mil,157.205mil) on Top Layer And Pad U2-4(1132.25mil,131.614mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U2-5(1307.75mil,131.614mil) on Top Layer And Pad U2-6(1307.75mil,157.205mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U2-6(1307.75mil,157.205mil) on Top Layer And Pad U2-7(1307.75mil,182.795mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U2-7(1307.75mil,182.795mil) on Top Layer And Pad U2-8(1307.75mil,208.386mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U3-1(532.25mil,208.386mil) on Top Layer And Pad U3-2(532.25mil,182.795mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U3-2(532.25mil,182.795mil) on Top Layer And Pad U3-3(532.25mil,157.205mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U3-3(532.25mil,157.205mil) on Top Layer And Pad U3-4(532.25mil,131.614mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U3-5(707.75mil,131.614mil) on Top Layer And Pad U3-6(707.75mil,157.205mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.591mil < 10mil) Between Pad U3-6(707.75mil,157.205mil) on Top Layer And Pad U3-7(707.75mil,182.795mil) on Top Layer [Top Solder] Mask Sliver [8.591mil]
Rule Violations :171

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Arc (1105.906mil,1556.89mil) on Top Overlay And Pad Y1-1(1102.756mil,1507.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C10-2(565.571mil,1220mil) on Bottom Layer And Track (538.945mil,1197mil)(538.945mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C1-1(651.437mil,670mil) on Bottom Layer And Track (620.5mil,660mil)(620.5mil,680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C1-1(651.437mil,670mil) on Bottom Layer And Track (631.5mil,646mil)(677.992mil,646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C1-1(651.437mil,670mil) on Bottom Layer And Track (631.5mil,694mil)(677.992mil,694mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C1-1(651.437mil,670mil) on Bottom Layer And Track (677.992mil,647mil)(677.992mil,694mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (553.945mil,647mil)(553.945mil,693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (553.945mil,647mil)(554.945mil,646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (553.945mil,693mil)(554.945mil,694mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (554.945mil,646mil)(598.5mil,646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (554.945mil,694mil)(598.5mil,694mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C1-2(580.571mil,670mil) on Bottom Layer And Track (609.5mil,660mil)(609.5mil,680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C12-1(555mil,933.563mil) on Bottom Layer And Track (531mil,907.008mil)(531mil,953.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C12-1(555mil,933.563mil) on Bottom Layer And Track (532mil,907.008mil)(579mil,907.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C12-1(555mil,933.563mil) on Bottom Layer And Track (545mil,964.5mil)(565mil,964.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C12-1(555mil,933.563mil) on Bottom Layer And Track (579mil,907.008mil)(579mil,953.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (531mil,1030.055mil)(532mil,1031.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (531mil,986.5mil)(531mil,1030.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (532mil,1031.055mil)(578mil,1031.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (545mil,975.5mil)(565mil,975.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (578mil,1031.055mil)(579mil,1030.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C12-2(555mil,1004.429mil) on Bottom Layer And Track (579mil,986.5mil)(579mil,1030.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C13-1(460mil,538.563mil) on Bottom Layer And Track (436mil,512.008mil)(436mil,558.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C13-1(460mil,538.563mil) on Bottom Layer And Track (437mil,512.008mil)(484mil,512.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C13-1(460mil,538.563mil) on Bottom Layer And Track (450mil,569.5mil)(470mil,569.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C13-1(460mil,538.563mil) on Bottom Layer And Track (484mil,512.008mil)(484mil,558.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (436mil,591.5mil)(436mil,635.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (436mil,635.055mil)(437mil,636.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (437mil,636.055mil)(483mil,636.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (450mil,580.5mil)(470mil,580.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (483mil,636.055mil)(484mil,635.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C13-2(460mil,609.429mil) on Bottom Layer And Track (484mil,591.5mil)(484mil,635.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C14-1(465mil,791.437mil) on Bottom Layer And Track (441mil,771.5mil)(441mil,817.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C14-1(465mil,791.437mil) on Bottom Layer And Track (441mil,817.992mil)(488mil,817.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C14-1(465mil,791.437mil) on Bottom Layer And Track (455mil,760.5mil)(475mil,760.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C14-1(465mil,791.437mil) on Bottom Layer And Track (489mil,771.5mil)(489mil,817.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (441mil,694.945mil)(441mil,738.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (441mil,694.945mil)(442mil,693.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (442mil,693.945mil)(488mil,693.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (455mil,749.5mil)(475mil,749.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (488mil,693.945mil)(489mil,694.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C14-2(465mil,720.571mil) on Bottom Layer And Track (489mil,694.945mil)(489mil,738.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C15-1(810mil,651.437mil) on Bottom Layer And Track (786mil,631.5mil)(786mil,677.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C15-1(810mil,651.437mil) on Bottom Layer And Track (786mil,677.992mil)(833mil,677.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C15-1(810mil,651.437mil) on Bottom Layer And Track (800mil,620.5mil)(820mil,620.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C15-1(810mil,651.437mil) on Bottom Layer And Track (834mil,631.5mil)(834mil,677.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (786mil,554.945mil)(786mil,598.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (786mil,554.945mil)(787mil,553.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (787mil,553.945mil)(833mil,553.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (800mil,609.5mil)(820mil,609.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (833mil,553.945mil)(834mil,554.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C15-2(810mil,580.571mil) on Bottom Layer And Track (834mil,554.945mil)(834mil,598.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C16-1(1128.563mil,730mil) on Bottom Layer And Track (1102.008mil,706mil)(1102.008mil,753mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C16-1(1128.563mil,730mil) on Bottom Layer And Track (1102.008mil,706mil)(1148.5mil,706mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C16-1(1128.563mil,730mil) on Bottom Layer And Track (1102.008mil,754mil)(1148.5mil,754mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C16-1(1128.563mil,730mil) on Bottom Layer And Track (1159.5mil,720mil)(1159.5mil,740mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1170.5mil,720mil)(1170.5mil,740mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1181.5mil,706mil)(1225.055mil,706mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1181.5mil,754mil)(1225.055mil,754mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1225.055mil,706mil)(1226.055mil,707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1225.055mil,754mil)(1226.055mil,753mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C16-2(1199.429mil,730mil) on Bottom Layer And Track (1226.055mil,707mil)(1226.055mil,753mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C17-1(1173.563mil,1255mil) on Bottom Layer And Track (1147.008mil,1231mil)(1147.008mil,1278mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C17-1(1173.563mil,1255mil) on Bottom Layer And Track (1147.008mil,1231mil)(1193.5mil,1231mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C17-1(1173.563mil,1255mil) on Bottom Layer And Track (1147.008mil,1279mil)(1193.5mil,1279mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C17-1(1173.563mil,1255mil) on Bottom Layer And Track (1204.5mil,1245mil)(1204.5mil,1265mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1215.5mil,1245mil)(1215.5mil,1265mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1226.5mil,1231mil)(1270.055mil,1231mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1226.5mil,1279mil)(1270.055mil,1279mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1270.055mil,1231mil)(1271.055mil,1232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1270.055mil,1279mil)(1271.055mil,1278mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C17-2(1244.429mil,1255mil) on Bottom Layer And Track (1271.055mil,1232mil)(1271.055mil,1278mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C18-1(1031.437mil,1220mil) on Bottom Layer And Track (1000.5mil,1210mil)(1000.5mil,1230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C18-1(1031.437mil,1220mil) on Bottom Layer And Track (1011.5mil,1196mil)(1057.992mil,1196mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C18-1(1031.437mil,1220mil) on Bottom Layer And Track (1057.992mil,1197mil)(1057.992mil,1244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (933.945mil,1197mil)(933.945mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (933.945mil,1197mil)(934.945mil,1196mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (933.945mil,1243mil)(934.945mil,1244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (934.945mil,1196mil)(978.5mil,1196mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (934.945mil,1244mil)(978.5mil,1244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C18-2(960.571mil,1220mil) on Bottom Layer And Track (989.5mil,1210mil)(989.5mil,1230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C19-1(711.437mil,1410mil) on Bottom Layer And Track (680.5mil,1400mil)(680.5mil,1420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C19-1(711.437mil,1410mil) on Bottom Layer And Track (691.5mil,1386mil)(737.992mil,1386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C19-1(711.437mil,1410mil) on Bottom Layer And Track (691.5mil,1434mil)(737.992mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C19-1(711.437mil,1410mil) on Bottom Layer And Track (737.992mil,1387mil)(737.992mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (613.945mil,1387mil)(613.945mil,1433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (613.945mil,1387mil)(614.945mil,1386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (613.945mil,1433mil)(614.945mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (614.945mil,1386mil)(658.5mil,1386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (614.945mil,1434mil)(658.5mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C19-2(640.571mil,1410mil) on Bottom Layer And Track (669.5mil,1400mil)(669.5mil,1420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C20-1(446.437mil,1375mil) on Top Layer And Track (415.5mil,1365mil)(415.5mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C20-1(446.437mil,1375mil) on Top Layer And Track (426.5mil,1351mil)(472.992mil,1351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (348.945mil,1352mil)(348.945mil,1398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (348.945mil,1352mil)(349.945mil,1351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (348.945mil,1398mil)(349.945mil,1399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (349.945mil,1351mil)(393.5mil,1351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (349.945mil,1399mil)(393.5mil,1399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C20-2(375.571mil,1375mil) on Top Layer And Track (404.5mil,1365mil)(404.5mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C2-1(695.886mil,475.419mil) on Bottom Layer And Track (664.949mil,465.419mil)(664.949mil,485.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C2-1(695.886mil,475.419mil) on Bottom Layer And Track (675.949mil,451.419mil)(722.441mil,451.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C2-1(695.886mil,475.419mil) on Bottom Layer And Track (675.949mil,499.419mil)(722.441mil,499.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C2-1(695.886mil,475.419mil) on Bottom Layer And Track (722.441mil,452.419mil)(722.441mil,499.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C21-1(1220mil,1486.437mil) on Bottom Layer And Track (1196mil,1466.5mil)(1196mil,1512.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C21-1(1220mil,1486.437mil) on Bottom Layer And Track (1196mil,1512.992mil)(1243mil,1512.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C21-1(1220mil,1486.437mil) on Bottom Layer And Track (1210mil,1455.5mil)(1230mil,1455.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C21-1(1220mil,1486.437mil) on Bottom Layer And Track (1244mil,1466.5mil)(1244mil,1512.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1196mil,1389.945mil)(1196mil,1433.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1196mil,1389.945mil)(1197mil,1388.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1197mil,1388.945mil)(1243mil,1388.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1210mil,1444.5mil)(1230mil,1444.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1243mil,1388.945mil)(1244mil,1389.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C21-2(1220mil,1415.571mil) on Bottom Layer And Track (1244mil,1389.945mil)(1244mil,1433.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (598.394mil,452.419mil)(598.394mil,498.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (598.394mil,452.419mil)(599.394mil,451.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (598.394mil,498.419mil)(599.394mil,499.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (599.394mil,451.419mil)(642.949mil,451.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (599.394mil,499.419mil)(642.949mil,499.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C2-2(625.02mil,475.419mil) on Bottom Layer And Track (653.949mil,465.419mil)(653.949mil,485.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C22-1(1205mil,206.437mil) on Bottom Layer And Track (1181mil,186.5mil)(1181mil,232.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C22-1(1205mil,206.437mil) on Bottom Layer And Track (1181mil,232.992mil)(1228mil,232.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C22-1(1205mil,206.437mil) on Bottom Layer And Track (1195mil,175.5mil)(1215mil,175.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C22-1(1205mil,206.437mil) on Bottom Layer And Track (1229mil,186.5mil)(1229mil,232.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C23-1(605mil,205mil) on Bottom Layer And Track (581mil,185.063mil)(581mil,231.555mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C23-1(605mil,205mil) on Bottom Layer And Track (581mil,231.555mil)(628mil,231.555mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C23-1(605mil,205mil) on Bottom Layer And Track (595mil,174.063mil)(615mil,174.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C23-1(605mil,205mil) on Bottom Layer And Track (629mil,185.063mil)(629mil,231.555mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C23-2(605mil,134.134mil) on Bottom Layer And Track (582mil,107.508mil)(628mil,107.508mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C23-2(605mil,134.134mil) on Bottom Layer And Track (628mil,107.508mil)(629mil,108.508mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C24-1(1305mil,683.563mil) on Bottom Layer And Track (1281mil,657.008mil)(1281mil,703.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C24-1(1305mil,683.563mil) on Bottom Layer And Track (1282mil,657.008mil)(1329mil,657.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C24-1(1305mil,683.563mil) on Bottom Layer And Track (1295mil,714.5mil)(1315mil,714.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C24-1(1305mil,683.563mil) on Bottom Layer And Track (1329mil,657.008mil)(1329mil,703.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1281mil,736.5mil)(1281mil,780.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1281mil,780.055mil)(1282mil,781.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1282mil,781.055mil)(1328mil,781.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1295mil,725.5mil)(1315mil,725.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1328mil,781.055mil)(1329mil,780.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C24-2(1305mil,754.429mil) on Bottom Layer And Track (1329mil,736.5mil)(1329mil,780.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C3-1(1210mil,949.134mil) on Bottom Layer And Track (1186mil,922.579mil)(1186mil,969.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C3-1(1210mil,949.134mil) on Bottom Layer And Track (1187mil,922.579mil)(1234mil,922.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C3-1(1210mil,949.134mil) on Bottom Layer And Track (1200mil,980.071mil)(1220mil,980.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C3-1(1210mil,949.134mil) on Bottom Layer And Track (1234mil,922.579mil)(1234mil,969.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1186mil,1002.071mil)(1186mil,1045.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1186mil,1045.626mil)(1187mil,1046.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1187mil,1046.626mil)(1233mil,1046.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1200mil,991.071mil)(1220mil,991.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1233mil,1046.626mil)(1234mil,1045.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C3-2(1210mil,1020mil) on Bottom Layer And Track (1234mil,1002.071mil)(1234mil,1045.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C4-1(1128.563mil,660mil) on Bottom Layer And Track (1102.008mil,636mil)(1102.008mil,683mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C4-1(1128.563mil,660mil) on Bottom Layer And Track (1102.008mil,636mil)(1148.5mil,636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C4-1(1128.563mil,660mil) on Bottom Layer And Track (1102.008mil,684mil)(1148.5mil,684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C4-1(1128.563mil,660mil) on Bottom Layer And Track (1159.5mil,650mil)(1159.5mil,670mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1170.5mil,650mil)(1170.5mil,670mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1181.5mil,636mil)(1225.055mil,636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1181.5mil,684mil)(1225.055mil,684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1225.055mil,636mil)(1226.055mil,637mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1225.055mil,684mil)(1226.055mil,683mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C4-2(1199.429mil,660mil) on Bottom Layer And Track (1226.055mil,637mil)(1226.055mil,683mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C5-1(1128.563mil,550mil) on Bottom Layer And Track (1102.008mil,526mil)(1102.008mil,573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C5-1(1128.563mil,550mil) on Bottom Layer And Track (1102.008mil,526mil)(1148.5mil,526mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C5-1(1128.563mil,550mil) on Bottom Layer And Track (1102.008mil,574mil)(1148.5mil,574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C5-1(1128.563mil,550mil) on Bottom Layer And Track (1159.5mil,540mil)(1159.5mil,560mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1170.5mil,540mil)(1170.5mil,560mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1181.5mil,526mil)(1225.055mil,526mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1181.5mil,574mil)(1225.055mil,574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1225.055mil,526mil)(1226.055mil,527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1225.055mil,574mil)(1226.055mil,573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C5-2(1199.429mil,550mil) on Bottom Layer And Track (1226.055mil,527mil)(1226.055mil,573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (735.5mil,1310mil)(735.5mil,1330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (746.5mil,1296mil)(790.055mil,1296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (746.5mil,1344mil)(790.055mil,1344mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (790.055mil,1296mil)(791.055mil,1297mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (790.055mil,1344mil)(791.055mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C6-2(764.429mil,1320mil) on Bottom Layer And Track (791.055mil,1297mil)(791.055mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C7-1(478.563mil,1410mil) on Bottom Layer And Track (452.008mil,1386mil)(452.008mil,1433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C7-1(478.563mil,1410mil) on Bottom Layer And Track (452.008mil,1386mil)(498.5mil,1386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C7-1(478.563mil,1410mil) on Bottom Layer And Track (452.008mil,1434mil)(498.5mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.752mil < 10mil) Between Pad C7-1(478.563mil,1410mil) on Bottom Layer And Track (509.5mil,1400mil)(509.5mil,1420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (520.5mil,1400mil)(520.5mil,1420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (531.5mil,1386mil)(575.055mil,1386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.532mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (531.5mil,1434mil)(575.055mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (575.055mil,1386mil)(576.055mil,1387mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (575.055mil,1434mil)(576.055mil,1433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Pad C7-2(549.429mil,1410mil) on Bottom Layer And Track (576.055mil,1387mil)(576.055mil,1433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Designator1_1_4_5-1(275mil,85mil) on Top Layer And Text "R17" (324.995mil,92.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-1(1406mil,1495mil) on Top Layer And Track (1387mil,1470mil)(1435mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-1(1406mil,1495mil) on Top Layer And Track (1387mil,1520mil)(1435mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-1(1406mil,1495mil) on Top Layer And Track (1435mil,1470mil)(1435mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-2(1344mil,1495mil) on Top Layer And Track (1315mil,1470mil)(1315mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-2(1344mil,1495mil) on Top Layer And Track (1315mil,1470mil)(1363mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LED1-2(1344mil,1495mil) on Top Layer And Track (1315mil,1520mil)(1363mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(655mil,55mil) on Top Layer And Track (560mil,30mil)(680mil,30mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(655mil,55mil) on Top Layer And Track (560mil,80mil)(680mil,80mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(655mil,55mil) on Top Layer And Track (680mil,30mil)(680mil,80mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(585mil,55mil) on Top Layer And Track (560mil,30mil)(560mil,80mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(585mil,55mil) on Top Layer And Track (560mil,30mil)(680mil,30mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(585mil,55mil) on Top Layer And Track (560mil,80mil)(680mil,80mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(105mil,995mil) on Top Layer And Track (130mil,970mil)(130mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(105mil,995mil) on Top Layer And Track (80mil,970mil)(130mil,970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(105mil,995mil) on Top Layer And Track (80mil,970mil)(80mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(1690mil,760mil) on Top Layer And Track (1665mil,735mil)(1665mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1690mil,760mil) on Top Layer And Track (1665mil,735mil)(1715mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(1690mil,760mil) on Top Layer And Track (1715mil,735mil)(1715mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(1690mil,830mil) on Top Layer And Track (1665mil,735mil)(1665mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1690mil,830mil) on Top Layer And Track (1665mil,855mil)(1715mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(1690mil,830mil) on Top Layer And Track (1715mil,735mil)(1715mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(105mil,1065mil) on Top Layer And Track (130mil,970mil)(130mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(105mil,1065mil) on Top Layer And Track (80mil,1090mil)(130mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(105mil,1065mil) on Top Layer And Track (80mil,970mil)(80mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(1690mil,1050mil) on Top Layer And Track (1665mil,1025mil)(1665mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1690mil,1050mil) on Top Layer And Track (1665mil,1025mil)(1715mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(1690mil,1050mil) on Top Layer And Track (1715mil,1025mil)(1715mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(1690mil,1120mil) on Top Layer And Track (1665mil,1025mil)(1665mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(1690mil,1120mil) on Top Layer And Track (1665mil,1145mil)(1715mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(1690mil,1120mil) on Top Layer And Track (1715mil,1025mil)(1715mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(430mil,210mil) on Top Layer And Track (335mil,185mil)(455mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(430mil,210mil) on Top Layer And Track (335mil,235mil)(455mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-1(430mil,210mil) on Top Layer And Track (455mil,185mil)(455mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-2(360mil,210mil) on Top Layer And Track (335mil,185mil)(335mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(360mil,210mil) on Top Layer And Track (335mil,185mil)(455mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(360mil,210mil) on Top Layer And Track (335mil,235mil)(455mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(1305mil,135mil) on Bottom Layer And Track (1280mil,110mil)(1280mil,230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-1(1305mil,135mil) on Bottom Layer And Track (1280mil,110mil)(1330mil,110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(1305mil,135mil) on Bottom Layer And Track (1330mil,110mil)(1330mil,230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(1305mil,205mil) on Bottom Layer And Track (1280mil,110mil)(1280mil,230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-2(1305mil,205mil) on Bottom Layer And Track (1280mil,230mil)(1330mil,230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(1305mil,205mil) on Bottom Layer And Track (1330mil,110mil)(1330mil,230mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(1005mil,130mil) on Top Layer And Track (1030mil,105mil)(1030mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(1005mil,130mil) on Top Layer And Track (910mil,105mil)(1030mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(1005mil,130mil) on Top Layer And Track (910mil,155mil)(1030mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(935mil,130mil) on Top Layer And Track (910mil,105mil)(1030mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-2(935mil,130mil) on Top Layer And Track (910mil,105mil)(910mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(935mil,130mil) on Top Layer And Track (910mil,155mil)(1030mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(430mil,130mil) on Top Layer And Track (335mil,105mil)(455mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(430mil,130mil) on Top Layer And Track (335mil,155mil)(455mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-1(430mil,130mil) on Top Layer And Track (455mil,105mil)(455mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-2(360mil,130mil) on Top Layer And Track (335mil,105mil)(335mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(360mil,130mil) on Top Layer And Track (335mil,105mil)(455mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(360mil,130mil) on Top Layer And Track (335mil,155mil)(455mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(1305mil,820mil) on Bottom Layer And Track (1280mil,795mil)(1280mil,915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R19-1(1305mil,820mil) on Bottom Layer And Track (1280mil,795mil)(1330mil,795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(1305mil,820mil) on Bottom Layer And Track (1330mil,795mil)(1330mil,915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(1305mil,890mil) on Bottom Layer And Track (1280mil,795mil)(1280mil,915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R19-2(1305mil,890mil) on Bottom Layer And Track (1280mil,915mil)(1330mil,915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(1305mil,890mil) on Bottom Layer And Track (1330mil,795mil)(1330mil,915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1120mil,1115mil) on Bottom Layer And Track (1095mil,1090mil)(1095mil,1140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(1120mil,1115mil) on Bottom Layer And Track (1095mil,1090mil)(1215mil,1090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(1120mil,1115mil) on Bottom Layer And Track (1095mil,1140mil)(1215mil,1140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(1190mil,1115mil) on Bottom Layer And Track (1095mil,1090mil)(1215mil,1090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(1190mil,1115mil) on Bottom Layer And Track (1095mil,1140mil)(1215mil,1140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(1190mil,1115mil) on Bottom Layer And Track (1215mil,1090mil)(1215mil,1140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(413.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(413.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(425.016mil,1457.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(425.016mil,1457.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1477.535mil)(419.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(374.016mil,1466.535mil) on Top Layer And Track (413.016mil,1477.535mil)(419.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(425.016mil,1457.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (413.016mil,1457.535mil)(425.016mil,1457.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (419.016mil,1477.535mil)(425.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (419.016mil,1477.535mil)(425.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (425.016mil,1457.535mil)(425.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(464.016mil,1466.535mil) on Top Layer And Track (425.016mil,1457.535mil)(425.016mil,1477.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(765mil,1485mil) on Top Layer And Track (740mil,1460mil)(740mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(765mil,1485mil) on Top Layer And Track (740mil,1460mil)(860mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(765mil,1485mil) on Top Layer And Track (740mil,1510mil)(860mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(1255mil,60mil) on Top Layer And Track (1160mil,35mil)(1280mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(1255mil,60mil) on Top Layer And Track (1160mil,85mil)(1280mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1255mil,60mil) on Top Layer And Track (1280mil,35mil)(1280mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(1185mil,60mil) on Top Layer And Track (1160mil,35mil)(1160mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(1185mil,60mil) on Top Layer And Track (1160mil,35mil)(1280mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(1185mil,60mil) on Top Layer And Track (1160mil,85mil)(1280mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(1690mil,415mil) on Top Layer And Track (1665mil,390mil)(1665mil,510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(1690mil,415mil) on Top Layer And Track (1665mil,390mil)(1715mil,390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(1690mil,415mil) on Top Layer And Track (1715mil,390mil)(1715mil,510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(1690mil,485mil) on Top Layer And Track (1665mil,390mil)(1665mil,510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(1690mil,485mil) on Top Layer And Track (1665mil,510mil)(1715mil,510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(1690mil,485mil) on Top Layer And Track (1715mil,390mil)(1715mil,510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(1690mil,550mil) on Top Layer And Track (1665mil,525mil)(1665mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1690mil,550mil) on Top Layer And Track (1665mil,525mil)(1715mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(1690mil,550mil) on Top Layer And Track (1715mil,525mil)(1715mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(1690mil,620mil) on Top Layer And Track (1665mil,525mil)(1665mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1690mil,620mil) on Top Layer And Track (1665mil,645mil)(1715mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(1690mil,620mil) on Top Layer And Track (1715mil,525mil)(1715mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP1-1(155mil,335mil) on Multi-Layer And Track (100mil,335mil)(110mil,335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP1-1(155mil,335mil) on Multi-Layer And Track (155mil,280mil)(155mil,290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP1-1(155mil,335mil) on Multi-Layer And Track (155mil,380mil)(155mil,390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP1-1(155mil,335mil) on Multi-Layer And Track (200mil,335mil)(210mil,335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP2-1(155mil,1255mil) on Multi-Layer And Track (100mil,1255mil)(110mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP2-1(155mil,1255mil) on Multi-Layer And Track (155mil,1200mil)(155mil,1210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP2-1(155mil,1255mil) on Multi-Layer And Track (155mil,1300mil)(155mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad TP2-1(155mil,1255mil) on Multi-Layer And Track (200mil,1255mil)(210mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Pad Y1-1(1102.756mil,1507.677mil) on Top Layer And Track (1040.945mil,1523.425mil)(1064.567mil,1523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad Y1-1(1102.756mil,1507.677mil) on Top Layer And Track (1141.339mil,1523.425mil)(1151.181mil,1523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Pad Y1-2(1002.756mil,1507.677mil) on Top Layer And Track (1040.945mil,1523.425mil)(1064.567mil,1523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad Y1-2(1002.756mil,1507.677mil) on Top Layer And Track (954.331mil,1523.425mil)(964.173mil,1523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Pad Y1-3(1002.756mil,1413.189mil) on Top Layer And Track (1040.945mil,1397.441mil)(1064.567mil,1397.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad Y1-3(1002.756mil,1413.189mil) on Top Layer And Track (954.331mil,1397.441mil)(964.173mil,1397.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Pad Y1-4(1102.756mil,1413.189mil) on Top Layer And Track (1040.945mil,1397.441mil)(1064.567mil,1397.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad Y1-4(1102.756mil,1413.189mil) on Top Layer And Track (1141.339mil,1397.441mil)(1151.181mil,1397.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
Rule Violations :301

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02