# Reading pref.tcl
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:09 on May 23,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 17:28:09 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:35 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 17:28:36 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ringbuffercontrol
# vsim work.ringbuffercontrol 
# Start time: 17:28:44 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffercontrol(arc)
add wave -position insertpoint  \
sim:/ringbuffercontrol/DAV \
sim:/ringbuffercontrol/CTS \
sim:/ringbuffercontrol/full \
sim:/ringbuffercontrol/empty \
sim:/ringbuffercontrol/Reset \
sim:/ringbuffercontrol/CLK \
sim:/ringbuffercontrol/Wr \
sim:/ringbuffercontrol/selPG \
sim:/ringbuffercontrol/Wreg \
sim:/ringbuffercontrol/DAC \
sim:/ringbuffercontrol/incPut \
sim:/ringbuffercontrol/incGet \
sim:/ringbuffercontrol/CurrentState \
sim:/ringbuffercontrol/NextState
force -freeze sim:/ringbuffercontrol/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ringbuffercontrol/DAV 0 0
force -freeze sim:/ringbuffercontrol/CTS 1 0
force -freeze sim:/ringbuffercontrol/full 0 0
force -freeze sim:/ringbuffercontrol/empty 1 0
force -freeze sim:/ringbuffercontrol/Reset 1 0
run
run
run
force -freeze sim:/ringbuffercontrol/Reset 0 0
run
run
run
run
run
force -freeze sim:/ringbuffercontrol/DAV 1 0
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBufferControl/RingBufferControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:29 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBufferControl/RingBufferControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl_tb
# -- Compiling architecture behavioral of RingBufferControl_tb
# End time: 17:52:30 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ringbuffercontrol_tb
# End time: 17:52:57 on May 23,2023, Elapsed time: 0:24:13
# Errors: 0, Warnings: 0
# vsim work.ringbuffercontrol_tb 
# Start time: 17:52:57 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffercontrol_tb(behavioral)
# Loading work.ringbuffercontrol(arc)
add wave -position insertpoint  \
sim:/ringbuffercontrol_tb/DAV_tb \
sim:/ringbuffercontrol_tb/CTS_tb \
sim:/ringbuffercontrol_tb/full_tb \
sim:/ringbuffercontrol_tb/empty_tb \
sim:/ringbuffercontrol_tb/Reset_tb \
sim:/ringbuffercontrol_tb/CLK_tb \
sim:/ringbuffercontrol_tb/Wr_tb \
sim:/ringbuffercontrol_tb/selPG_tb \
sim:/ringbuffercontrol_tb/Wreg_tb \
sim:/ringbuffercontrol_tb/DAC_tb \
sim:/ringbuffercontrol_tb/incPut_tb \
sim:/ringbuffercontrol_tb/incGet_tb \
sim:/ringbuffercontrol_tb/MCLK_PERIOD \
sim:/ringbuffercontrol_tb/MCLK_HALF_PERIOD
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MAC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:56:52 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MAC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAC_tb
# -- Compiling architecture arc of MAC_tb
# End time: 17:56:53 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.mac_tb
# End time: 17:57:09 on May 23,2023, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# vsim work.mac_tb 
# Start time: 17:57:09 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_tb(arc)
# ** Warning: (vsim-3473) Component instance "uut : MemoryAddressControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MAC_tb.vhd
add wave -position insertpoint  \
sim:/mac_tb/putget_tb \
sim:/mac_tb/incPut_tb \
sim:/mac_tb/incGet_tb \
sim:/mac_tb/CLK_tb \
sim:/mac_tb/Reset_tb \
sim:/mac_tb/full_tb \
sim:/mac_tb/empty_tb \
sim:/mac_tb/A_tb \
sim:/mac_tb/MCLK_PERIOD \
sim:/mac_tb/MCLK_HALF_PERIOD
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:12 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:01:12 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/mac_tb/putget_tb \
sim:/mac_tb/incPut_tb \
sim:/mac_tb/incGet_tb \
sim:/mac_tb/CLK_tb \
sim:/mac_tb/Reset_tb \
sim:/mac_tb/full_tb \
sim:/mac_tb/empty_tb \
sim:/mac_tb/A_tb \
sim:/mac_tb/MCLK_PERIOD \
sim:/mac_tb/MCLK_HALF_PERIOD
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memoryaddresscontrol(arc)
# ** Warning: (vsim-3473) Component instance "incrementPut : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "incrementGet : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "idxDecider : Mux2x1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
run
run
run
run
run
run
run
vsim work.memoryaddresscontrol
# End time: 18:05:52 on May 23,2023, Elapsed time: 0:08:43
# Errors: 0, Warnings: 3
# vsim work.memoryaddresscontrol 
# Start time: 18:05:52 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.memoryaddresscontrol(arc)
# ** Warning: (vsim-3473) Component instance "incrementPut : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "incrementGet : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "idxDecider : Mux2x1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
vsim work.ringbuffercontrol_tb
# End time: 18:06:32 on May 23,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim work.ringbuffercontrol_tb 
# Start time: 18:06:33 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffercontrol_tb(behavioral)
# Loading work.ringbuffercontrol(arc)
vsim work.memoryaddresscontrol
# End time: 18:07:15 on May 23,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim work.memoryaddresscontrol 
# Start time: 18:07:15 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.memoryaddresscontrol(arc)
# ** Warning: (vsim-3473) Component instance "incrementPut : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "incrementGet : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "idxDecider : Mux2x1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /memoryaddresscontrol File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
add wave -position insertpoint  \
sim:/memoryaddresscontrol/putget \
sim:/memoryaddresscontrol/incPut \
sim:/memoryaddresscontrol/incGet \
sim:/memoryaddresscontrol/CLK \
sim:/memoryaddresscontrol/Reset \
sim:/memoryaddresscontrol/full \
sim:/memoryaddresscontrol/empty \
sim:/memoryaddresscontrol/A \
sim:/memoryaddresscontrol/putIndex \
sim:/memoryaddresscontrol/getIndex \
sim:/memoryaddresscontrol/muxout
force -freeze sim:/memoryaddresscontrol/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryaddresscontrol/Reset 1 0
force -freeze sim:/memoryaddresscontrol/putget 0 0
force -freeze sim:/memoryaddresscontrol/incPut 0 0
force -freeze sim:/memoryaddresscontrol/incGet 0 0
run
force -freeze sim:/memoryaddresscontrol/putget 1 0
force -freeze sim:/memoryaddresscontrol/incPut 1 0
run
force -freeze sim:/memoryaddresscontrol/putget 0 0
force -freeze sim:/memoryaddresscontrol/incPut 0 0
force -freeze sim:/memoryaddresscontrol/incGet 1 0
run
force -freeze sim:/memoryaddresscontrol/incGet 0 0
run
run
run
force -freeze sim:/memoryaddresscontrol/Reset 0 0
run
force -freeze sim:/memoryaddresscontrol/putget 1 0
run
force -freeze sim:/memoryaddresscontrol/incPut 1 0
run
run
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:11 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd(30): Signal [mode IN port] "Reset" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd(33): Signal "r" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd(42): Signal "r" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd(62): VHDL Compiler exiting
# End time: 18:13:11 on May 23,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:13:46 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.mac_tb
# End time: 18:14:04 on May 23,2023, Elapsed time: 0:06:49
# Errors: 0, Warnings: 3
# vsim work.mac_tb 
# Start time: 18:14:04 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_tb(arc)
# Loading work.memoryaddresscontrol(arc)
# ** Warning: (vsim-3473) Component instance "incrementPut : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "incrementGet : Counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
# ** Warning: (vsim-3473) Component instance "idxDecider : Mux2x1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/MAC/MemoryAddressControl.vhd
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:15:45 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 18:15:46 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.mac_tb
# End time: 18:16:03 on May 23,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 3
# vsim work.mac_tb 
# Start time: 18:16:03 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_tb(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading work.counter(arc_cc)
# ** Warning: (vsim-3473) Component instance "ad : adder" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementPut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# Loading work.mux2x1(arc_mux)
# ** Warning: (vsim-3473) Component instance "reg : Registry" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementPut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# ** Warning: (vsim-3473) Component instance "utc : Terminal_Count" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementPut File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# ** Warning: (vsim-3473) Component instance "ad : adder" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementGet File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# ** Warning: (vsim-3473) Component instance "reg : Registry" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementGet File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# ** Warning: (vsim-3473) Component instance "utc : Terminal_Count" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mac_tb/uut/incrementGet File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:59 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 18:16:59 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:59 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 18:17:00 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:00 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:17:00 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:00 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 18:17:01 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:01 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 18:17:01 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_tb
# End time: 18:17:16 on May 23,2023, Elapsed time: 0:01:13
# Errors: 0, Warnings: 6
# vsim work.mac_tb 
# Start time: 18:17:16 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_tb(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
add wave -position insertpoint  \
sim:/mac_tb/putget_tb \
sim:/mac_tb/incPut_tb \
sim:/mac_tb/incGet_tb \
sim:/mac_tb/CLK_tb \
sim:/mac_tb/Reset_tb \
sim:/mac_tb/full_tb \
sim:/mac_tb/empty_tb \
sim:/mac_tb/A_tb \
sim:/mac_tb/MCLK_PERIOD \
sim:/mac_tb/MCLK_HALF_PERIOD
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:42 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 18:19:43 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/BufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:43 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 18:19:43 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/clkDIV.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:43 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 18:19:44 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:44 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:19:44 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Decoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:44 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 18:19:44 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 18:19:45 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 18:19:45 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:45 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:19:46 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyboardReader.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:46 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 18:19:46 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:46 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 18:19:47 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:47 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 18:19:47 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:47 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 18:19:48 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:48 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 18:19:48 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:48 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:19:49 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:49 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 18:19:49 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX4x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:50 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 18:19:50 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:51 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 18:19:52 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:52 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister
# -- Compiling architecture arc of OutputRegister
# End time: 18:19:52 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:53 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 18:19:53 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:53 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 18:19:53 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:54 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 18:19:54 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:54 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 18:19:55 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:55 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCA
# -- Compiling architecture arc_sca of SCA
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(154): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 5.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(161): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 5.
# ** Note: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(184): VHDL Compiler exiting
# End time: 18:19:55 on May 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:55 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 18:19:56 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:56 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 18:19:56 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:57 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 18:19:57 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:57 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 18:19:57 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:58 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture arc_slcdc of SLCDC
# End time: 18:19:58 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:58 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_Wrapper
# -- Compiling architecture arc_slcdc of SLCDC_Wrapper
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(58): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 3.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(49): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 1.
# ** Note: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(78): VHDL Compiler exiting
# End time: 18:19:58 on May 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:59 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 18:19:59 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:15 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 18:20:15 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/BufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:15 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 18:20:16 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/clkDIV.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:16 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 18:20:16 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:16 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:20:17 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Decoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:17 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 18:20:17 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:17 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 18:20:18 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 18:20:18 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:20:18 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyboardReader.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 18:20:19 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:19 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 18:20:19 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:19 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 18:20:20 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:20 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 18:20:20 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:20 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 18:20:21 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:21 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:20:21 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:21 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 18:20:22 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX4x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:22 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 18:20:22 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:22 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 18:20:22 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:23 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/OutputRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister
# -- Compiling architecture arc of OutputRegister
# End time: 18:20:23 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:23 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 18:20:23 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:24 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 18:20:24 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:24 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 18:20:24 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:24 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 18:20:25 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:25 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCA
# -- Compiling architecture arc_sca of SCA
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(154): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 5.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(161): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 5.
# ** Note: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SCA.vhd(184): VHDL Compiler exiting
# End time: 18:20:25 on May 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:25 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 18:20:26 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:26 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 18:20:26 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:26 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 18:20:27 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:27 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 18:20:27 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:27 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture arc_slcdc of SLCDC
# End time: 18:20:27 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_Wrapper
# -- Compiling architecture arc_slcdc of SLCDC_Wrapper
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(58): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 3.
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(49): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 1.
# ** Note: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SLCDC_Wrapper.vhd(78): VHDL Compiler exiting
# End time: 18:20:28 on May 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 18:20:28 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBuffer/RingBuffer_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:21 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBuffer/RingBuffer_tb.vhd 
# -- Loading package STANDARD
# ** Error: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBuffer/RingBuffer_tb.vhd(2): near "sue": syntax error
# End time: 18:21:22 on May 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBuffer/RingBuffer_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:44 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/RingBuffer/RingBuffer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer_tb
# -- Compiling architecture arc of RingBuffer_tb
# End time: 18:21:45 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ringbuffer_tb
# End time: 18:22:03 on May 23,2023, Elapsed time: 0:04:47
# Errors: 0, Warnings: 0
# vsim work.ringbuffer_tb 
# Start time: 18:22:03 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffer_tb(arc)
# Loading work.ringbuffer(arc)
# Loading work.ringbuffercontrol(arc)
# ** Fatal: (vsim-3817) Port "Reset" of entity "ringbuffercontrol" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/uut/control File: C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBufferControl.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 18:22:05 on May 23,2023, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:02 on May 23,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 18:24:03 on May 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ringbuffer_tb
# vsim work.ringbuffer_tb 
# Start time: 18:24:15 on May 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffer_tb(arc)
# Loading work.ringbuffer(arc)
# Loading work.ringbuffercontrol(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading ieee.std_logic_arith(body)
# Loading work.ram(behavioral)
add wave -position insertpoint  \
sim:/ringbuffer_tb/DAV_tb \
sim:/ringbuffer_tb/CTS_tb \
sim:/ringbuffer_tb/CLK_tb \
sim:/ringbuffer_tb/Reset_tb \
sim:/ringbuffer_tb/Wreg_tb \
sim:/ringbuffer_tb/DAC_tb \
sim:/ringbuffer_tb/D_tb \
sim:/ringbuffer_tb/Q_tb \
sim:/ringbuffer_tb/MCLK_PERIOD \
sim:/ringbuffer_tb/MCLK_HALF_PERIOD
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/uut/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/uut/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/uut/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/uut/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 7 ns  Iteration: 5  Instance: /ringbuffer_tb/uut/memory
# End time: 20:11:29 on May 23,2023, Elapsed time: 1:47:14
# Errors: 0, Warnings: 10
