Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: fx2lp_interface_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fx2lp_interface_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fx2lp_interface_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : fx2lp_interface_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/ipcore_dir/clk_wiz_v3_6.vhd" into library work
Parsing entity <clk_wiz_v3_6>.
Parsing architecture <xilinx> of entity <clk_wiz_v3_6>.
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fifo_512x8.vhd" into library work
Parsing entity <fifo_512x8>.
Parsing architecture <fifo_arch> of entity <fifo_512x8>.
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" into library work
Parsing entity <fx2lp_interface_top>.
Parsing architecture <fx2lp_interface_arq> of entity <fx2lp_interface_top>.
WARNING:HDLCompiler:946 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 144: Actual for formal port c1 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fx2lp_interface_top> (architecture <fx2lp_interface_arq>) with generics from library <work>.

Elaborating entity <clk_wiz_v3_6> (architecture <xilinx>) from library <work>.

Elaborating entity <fifo_512x8> (architecture <fifo_arch>) from library <work>.
INFO:HDLCompiler:679 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fifo_512x8.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fifo_512x8.vhd" Line 161. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 186: Assignment to write_empty_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 187: Assignment to read_full_flag ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 237: write_req should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 279: write_req should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 285. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fx2lp_interface_top>.
    Related source file is "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd".
        in_ep_addr = "00"
        out_ep_addr = "11"
        port_width = 15
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flagc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flagd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <send_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" line 150: Output port <CLK_OUT4> of the instance <pll> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <curr_state>.
    Found 24-bit register for signal <cont>.
    Found 1-bit register for signal <debug_clk>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | pll_90 (rising_edge)                           |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit subtractor for signal <GND_7_o_GND_7_o_sub_89_OUT<23:0>> created at line 303.
    Found 1-bit tristate buffer for signal <faddr_int<1>> created at line 195
    Found 1-bit tristate buffer for signal <faddr_int<0>> created at line 195
    Found 1-bit tristate buffer for signal <fdata<15>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<14>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<13>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<12>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<11>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<10>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<9>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<8>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<7>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<6>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<5>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<4>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<3>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<2>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<1>> created at line 216
    Found 1-bit tristate buffer for signal <fdata<0>> created at line 216
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fdata_in<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  18 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <fx2lp_interface_top> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/ipcore_dir/clk_wiz_v3_6.vhd".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <fifo_512x8>.
    Related source file is "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fifo_512x8.vhd".
    Found 512x16-bit dual-port RAM <Mram_data_array> for signal <data_array>.
    Found 1-bit register for signal <fifo_empty_s>.
    Found 9-bit register for signal <read_ptr>.
    Found 9-bit register for signal <write_ptr>.
    Found 10-bit register for signal <write_occupancy>.
    Found 10-bit register for signal <read_occupancy>.
    Found 1-bit register for signal <write_busy_d>.
    Found 1-bit register for signal <fifo_full_s>.
    Found 16-bit register for signal <dout>.
    Found 9-bit adder for signal <write_ptr[8]_GND_17_o_add_1_OUT> created at line 59.
    Found 9-bit adder for signal <read_ptr[8]_GND_17_o_add_4_OUT> created at line 78.
    Found 10-bit adder for signal <read_occupancy[9]_GND_17_o_add_15_OUT> created at line 145.
    Found 10-bit adder for signal <write_occupancy[9]_GND_17_o_add_19_OUT> created at line 159.
    Found 10-bit subtractor for signal <GND_17_o_GND_17_o_sub_15_OUT<9:0>> created at line 144.
    Found 10-bit subtractor for signal <GND_17_o_GND_17_o_sub_19_OUT<9:0>> created at line 158.
    Found 10-bit 4-to-1 multiplexer for signal <read_occ_case_sel[1]_read_occupancy[9]_wide_mux_16_OUT> created at line 142.
    Found 10-bit 4-to-1 multiplexer for signal <write_occ_case_sel[1]_write_occupancy[9]_wide_mux_20_OUT> created at line 156.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <fifo_512x8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x16-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 5
 10-bit addsub                                         : 2
 24-bit subtractor                                     : 1
 9-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 4
 10-bit register                                       : 2
 16-bit register                                       : 1
 24-bit register                                       : 1
 9-bit register                                        : 2
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 11
 10-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo_512x8>.
The following registers are absorbed into accumulator <write_occupancy>: 1 register on signal <write_occupancy>.
The following registers are absorbed into accumulator <read_occupancy>: 1 register on signal <read_occupancy>.
The following registers are absorbed into accumulator <read_ptr>: 1 register on signal <read_ptr>.
The following registers are absorbed into accumulator <write_ptr>: 1 register on signal <write_ptr>.
INFO:Xst:3226 - The RAM <Mram_data_array> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <fifo_clk>      | rise     |
    |     weA            | connected to signal <write_busy>    | high     |
    |     addrA          | connected to signal <write_ptr>     |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <fifo_clk>      | rise     |
    |     addrB          | connected to signal <("0",read_index)> |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_512x8> synthesized (advanced).

Synthesizing (advanced) Unit <fx2lp_interface_top>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
Unit <fx2lp_interface_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x16-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 3
 10-bit addsub                                         : 2
 9-bit adder                                           : 1
# Counters                                             : 1
 24-bit down counter                                   : 1
# Accumulators                                         : 4
 10-bit updown loadable accumulator                    : 2
 9-bit up loadable accumulator                         : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 10
 10-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curr_state[1:9]> with one-hot encoding.
------------------------------
 State           | Encoding
------------------------------
 idle            | 000000001
 read_addr       | 000000100
 read_wait_empty | 000001000
 read_read       | 000010000
 read_end        | 000100000
 write_addr      | 000000010
 write_no_full   | 001000000
 write_write     | 010000000
 write_end       | 100000000
------------------------------
WARNING:Xst:2677 - Node <read_ptr_8> of sequential type is unconnected in block <fifo_512x8>.

Optimizing unit <fx2lp_interface_top> ...

Optimizing unit <fifo_512x8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fx2lp_interface_top, actual ratio is 2.
FlipFlop curr_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop fifo/fifo_empty_s has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fx2lp_interface_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 245
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 1
#      LUT2                        : 28
#      LUT3                        : 14
#      LUT4                        : 20
#      LUT5                        : 40
#      LUT6                        : 28
#      MUXCY                       : 41
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 93
#      FD                          : 25
#      FDC                         : 48
#      FDP                         : 3
#      LD                          : 16
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 35
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 13
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              77  out of  11440     0%  
 Number of Slice LUTs:                  158  out of   5720     2%  
    Number used as Logic:               158  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      85  out of    162    52%  
   Number with an unused LUT:             4  out of    162     2%  
   Number of fully used LUT-FF pairs:    73  out of    162    45%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  35  out of    102    34%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
curr_state_FSM_FFd5-In1(curr_state_FSM_FFd5-In111:O)| NONE(*)(fdata_in_14)   | 16    |
clk_in                                              | DCM_SP:CLK90           | 52    |
clk_in                                              | DCM_SP:CLK180          | 2     |
clk_in                                              | DCM_SP:CLK0            | 25    |
----------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.230ns (Maximum Frequency: 236.407MHz)
   Minimum input arrival time before clock: 5.829ns
   Maximum output required time after clock: 6.262ns
   Maximum combinational path delay: 5.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.230ns (frequency: 236.407MHz)
  Total number of paths / destination ports: 1591 / 95
-------------------------------------------------------------------------
Delay:               4.230ns (Levels of Logic = 2)
  Source:            curr_state_FSM_FFd1 (FF)
  Destination:       fifo/Mram_data_array (RAM)
  Source Clock:      clk_in rising +90
  Destination Clock: clk_in rising +90

  Data Path: curr_state_FSM_FFd1 to fifo/Mram_data_array
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.525   1.394  curr_state_FSM_FFd1 (curr_state_FSM_FFd1)
     LUT6:I4->O            2   0.250   0.726  fifo/Result<3>11 (fifo/Result<3>_bdd0)
     LUT5:I4->O            1   0.254   0.681  fifo/read_index<3>1 (fifo/read_index<3>)
     RAMB8BWER:ADDRBRDADDR7        0.400          fifo/Mram_data_array
    ----------------------------------------
    Total                      4.230ns (1.429ns logic, 2.801ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'curr_state_FSM_FFd5-In1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            fdata<14> (PAD)
  Destination:       fdata_in_14 (LATCH)
  Destination Clock: curr_state_FSM_FFd5-In1 falling

  Data Path: fdata<14> to fdata_in_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.681  fdata_14_IOBUF (N9)
     LD:D                      0.036          fdata_in_14
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 310 / 106
-------------------------------------------------------------------------
Offset:              5.829ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       curr_state_FSM_FFd8 (FF)
  Destination Clock: clk_in rising +90

  Data Path: reset to curr_state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.328   1.960  reset_IBUF (fifo/Eqn_02_mand)
     INV:I->O             51   0.255   1.828  fifo_flush1_INV_0 (fifo/reset_al_inv)
     FDC:CLR                   0.459          fifo/write_busy_d
    ----------------------------------------
    Total                      5.829ns (2.042ns logic, 3.787ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 79 / 27
-------------------------------------------------------------------------
Offset:              6.262ns (Levels of Logic = 2)
  Source:            curr_state_FSM_FFd1 (FF)
  Destination:       fdata<15> (PAD)
  Source Clock:      clk_in rising +90

  Data Path: curr_state_FSM_FFd1 to fdata<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.525   1.394  curr_state_FSM_FFd1 (curr_state_FSM_FFd1)
     LUT2:I0->O           16   0.250   1.181  curr_state[3]_GND_21_o_Mux_15_o_inv1 (curr_state[3]_GND_21_o_Mux_15_o_inv)
     IOBUF:T->IO               2.912          fdata_15_IOBUF (fdata<15>)
    ----------------------------------------
    Total                      6.262ns (3.687ns logic, 2.575ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 2)
  Source:            flagb (PAD)
  Destination:       led<1> (PAD)

  Data Path: flagb to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  flagb_IBUF (led_1_OBUF)
     OBUF:I->O                 2.912          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.183ns (4.240ns logic, 0.943ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_in                 |    4.230|         |         |         |
curr_state_FSM_FFd5-In1|         |    1.562|         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.21 secs
 
--> 


Total memory usage is 407036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    4 (   0 filtered)

