0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/ADMIN/UART/UART.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/ADMIN/UART/UART.srcs/sources_1/new/UART_tb.v,1683552912,verilog,,,,UART_tb,,,,,,,,
C:/Users/ADMIN/UART/UART.srcs/sources_1/new/receive.v,1683552108,verilog,,C:/Users/ADMIN/UART/UART.srcs/sources_1/new/transmit.v,,receive,,,,,,,,
C:/Users/ADMIN/UART/UART.srcs/sources_1/new/transmit.v,1683552122,verilog,,C:/Users/ADMIN/UART/UART.srcs/sources_1/new/UART_tb.v,,transmit,,,,,,,,
