#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar  6 11:54:27 2025
# Process ID: 17876
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18212 D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_READ_0to9\OV5640_HDMI_ROM_READ_0to9.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.xpr
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
update_compile_order -fileset sources_1
save_project_as OV5640_HDMI_ROM_0to9_AXI_Lite D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite -exclude_run_results -force
delete_bd_objs [get_bd_nets vio_0_probe_out0] [get_bd_cells vio_0]
create_peripheral xilinx.com user cycle_num 1.0 -dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
set_property  ip_repo_paths  {D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_cycle_num_v1_0 -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 20
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cycle_num:1.0 cycle_num_0
endgroup
set_property location {5 1485 633} [get_bd_cells cycle_num_0]
connect_bd_net [get_bd_pins cycle_num_0/result] [get_bd_pins show_num_0/rom_addr_sel]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cycle_num_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cycle_num_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
launch_runs synth_1 -jobs 5
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
close_project
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
close_project
delete_bd_objs [get_bd_nets cycle_num_0_result] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells cycle_num_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cycle_num:1.0 cycle_num_0
endgroup
set_property location {5 1563 981} [get_bd_cells cycle_num_0]
connect_bd_net [get_bd_pins cycle_num_0/result] [get_bd_pins show_num_0/rom_addr_sel]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cycle_num_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cycle_num_0/S00_AXI]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:cycle_num:1.0 [get_ips  ZYNQ_CORE_cycle_num_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips ZYNQ_CORE_cycle_num_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_cycle_num_0_1] }
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
launch_runs ZYNQ_CORE_cycle_num_0_1_synth_1 -jobs 20
wait_on_run ZYNQ_CORE_cycle_num_0_1_synth_1
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
close_project
report_ip_status -name ip_status 
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
regenerate_bd_layout
