INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:29:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 buffer30/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer30/outs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.056ns (29.822%)  route 2.485ns (70.178%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=673, unset)          0.508     0.508    buffer30/clk
    SLICE_X11Y141        FDRE                                         r  buffer30/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer30/outs_reg[4]/Q
                         net (fo=2, routed)           0.385     1.109    buffer30/buffer30_outs[4]
    SLICE_X9Y139         LUT2 (Prop_lut2_I1_O)        0.043     1.152 r  buffer30/result0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.152    cmpi1/S[2]
    SLICE_X9Y139         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.340 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.340    cmpi1/result0_carry_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.467 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=33, routed)          0.190     1.657    init16/control/CO[0]
    SLICE_X9Y138         LUT3 (Prop_lut3_I2_O)        0.130     1.787 r  init16/control/Memory[0][0]_i_2__6/O
                         net (fo=18, routed)          0.307     2.093    buffer44/fifo/init16_outs
    SLICE_X17Y137        LUT5 (Prop_lut5_I1_O)        0.043     2.136 r  buffer44/fifo/transmitValue_i_4__5/O
                         net (fo=2, routed)           0.416     2.552    fork15/generateBlocks[1].regblock/Empty_reg_0
    SLICE_X16Y138        LUT5 (Prop_lut5_I4_O)        0.048     2.600 r  fork15/generateBlocks[1].regblock/transmitValue_i_2__19/O
                         net (fo=5, routed)           0.157     2.757    fork25/control/generateBlocks[3].regblock/transmitValue_i_6
    SLICE_X16Y138        LUT6 (Prop_lut6_I1_O)        0.132     2.889 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_12/O
                         net (fo=1, routed)           0.181     3.071    buffer60/fifo/transmitValue_i_3_1
    SLICE_X16Y140        LUT6 (Prop_lut6_I5_O)        0.043     3.114 f  buffer60/fifo/transmitValue_i_6/O
                         net (fo=2, routed)           0.292     3.406    fork24/control/generateBlocks[1].regblock/transmitValue_reg_13
    SLICE_X17Y141        LUT6 (Prop_lut6_I1_O)        0.043     3.449 r  fork24/control/generateBlocks[1].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.213     3.662    fork24/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X14Y140        LUT5 (Prop_lut5_I1_O)        0.043     3.705 r  fork24/control/generateBlocks[0].regblock/outs[7]_i_1/O
                         net (fo=9, routed)           0.344     4.049    buffer30/E[0]
    SLICE_X11Y139        FDRE                                         r  buffer30/outs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=673, unset)          0.483     4.683    buffer30/clk
    SLICE_X11Y139        FDRE                                         r  buffer30/outs_reg[1]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X11Y139        FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer30/outs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  0.404    




