INFO-FLOW: Workspace C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2 opened at Mon Sep 14 08:50:16 -0500 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.234 sec.
Command     ap_source done; 0.234 sec.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.055 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.445 sec.
Execute   set_part xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.234 sec.
Execute   create_clock -period 4 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'biconv.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling biconv.cc as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted biconv.cc 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "biconv.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E biconv.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc
Command       clang done; 1.223 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.449 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc"  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc
Command       clang done; 1.678 sec.
INFO-FLOW: Done: GCC PP time: 4.4 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.931 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.911 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.biconv.pp.0.cc.diag.yml C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.biconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.biconv.pp.0.cc.err.log 
Command       ap_eval done; 0.872 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.biconv.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.biconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.biconv.pp.0.cc.err.log 
Command         ap_eval done; 1.701 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.biconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.biconv.pp.0.cc.err.log 
Command         ap_eval done; 0.656 sec.
Command       tidy_31 done; 2.4 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pragma.1.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.171 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.bc
Command       clang done; 1.778 sec.
INFO: [HLS 200-10] Analyzing design file 'matmul.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matmul.cc as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted matmul.cc 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matmul.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matmul.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc
Command       clang done; 1.2 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.85 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc"  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc
Command       clang done; 1.553 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.812 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.862 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cc.diag.yml C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cc.err.log 
Command       ap_eval done; 0.867 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.matmul.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.matmul.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.matmul.pp.0.cc.err.log 
Command         ap_eval done; 1.724 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.matmul.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.matmul.pp.0.cc.err.log 
Command         ap_eval done; 0.564 sec.
Command       tidy_31 done; 2.307 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pragma.1.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.664 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.bc
Command       clang done; 1.674 sec.
INFO: [HLS 200-10] Analyzing design file 'net_hls.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling net_hls.cc as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted net_hls.cc 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "net_hls.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E net_hls.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc
Command       clang done; 1.257 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc"  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc
Command       clang done; 3.602 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.201 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.094 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.net_hls.pp.0.cc.diag.yml C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.net_hls.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.net_hls.pp.0.cc.err.log 
Command       ap_eval done; 2.014 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.net_hls.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.net_hls.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.net_hls.pp.0.cc.err.log 
Command         ap_eval done; 4.189 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.net_hls.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.net_hls.pp.0.cc.err.log 
Command         ap_eval done; 1.477 sec.
Command       tidy_31 done; 5.77 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pragma.1.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.825 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.bc
Command       clang done; 7.47 sec.
INFO: [HLS 200-10] Analyzing design file 'pgconv.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling pgconv.cc as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted pgconv.cc 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "pgconv.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E pgconv.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc
Command       clang done; 1.868 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.267 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc"  -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/useless.bc
Command       clang done; 2.839 sec.
INFO-FLOW: Done: GCC PP time: 7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.151 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.283 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.pgconv.pp.0.cc.diag.yml C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.pgconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-dataflow-lawyer.pgconv.pp.0.cc.err.log 
Command       ap_eval done; 2.153 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.pgconv.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.pgconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/tidy-3.1.pgconv.pp.0.cc.err.log 
Command         ap_eval done; 5.296 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.pgconv.pp.0.cc.out.log 2> C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/xilinx-legacy-rewriter.pgconv.pp.0.cc.err.log 
Command         ap_eval done; 1.722 sec.
Command       tidy_31 done; 7.754 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pragma.1.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.508 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.bc
Command       clang done; 3.228 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv.g.bc C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.g.bc C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/net_hls.g.bc C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv.g.bc -hls-opt -except-internalize FracNet -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g 
Command       llvm-ld done; 3.006 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 186.605 ; gain = 96.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 186.605 ; gain = 96.414
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.pp.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.484 sec.
Execute         llvm-ld C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.988 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FracNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.0.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.935 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:43 . Memory (MB): peak = 298.367 ; gain = 208.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.1.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'load_weight_1x1_from_axi' into 'load_weights_1x1_all' (net_hls.cc:253) automatically.
Command         transform done; 3.495 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] net_hls.cc:338: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.514 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:01:47 . Memory (MB): peak = 335.285 ; gain = 245.094
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.g.1.bc to C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.1.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:325) in function 'store_bufs_organize_s2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:290) in function 'store_bufs_organize' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:73) in function 'load_buf_from_buf_all' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:48) in function 'copy_input_layer_buf_to_DDR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (net_hls.cc:439) in function 'FracNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (net_hls.cc:451) in function 'FracNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (net_hls.cc:461) in function 'FracNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1.2.1' (net_hls.cc:501) in function 'FracNet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (net_hls.cc:523) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5.1.1.1' (net_hls.cc:530) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6.1.1.1' (net_hls.cc:547) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1.1.1' (net_hls.cc:579) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8.1.1.1' (net_hls.cc:595) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-27.1' (net_hls.cc:1049) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-27.1.1' (net_hls.cc:1050) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-28.1' (net_hls.cc:1065) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-28.1.1' (net_hls.cc:1066) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-29.1' (net_hls.cc:1098) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-29.1.1' (net_hls.cc:1099) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-30.1' (net_hls.cc:1114) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-30.1.1' (net_hls.cc:1115) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-32.1.1.1' (net_hls.cc:1160) in function 'FracNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:94) in function 'load_buf_from_DDR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (matmul.cc:28) in function 'matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (pgconv.cc:723) in function 'pgconv64_1x1_1bit' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (pgconv.cc:506) in function 'pgconv64_1bit' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (net_hls.cc:147) in function 'load_weight_3x3_from_axi' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'biconv_col' (biconv.cc:94) in function 'biconv16' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:330) in function 'store_bufs_organize_s2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:293) in function 'store_bufs_organize' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:75) in function 'load_buf_from_buf_all' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:51) in function 'copy_input_layer_buf_to_DDR' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (net_hls.cc:443) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (net_hls.cc:455) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (net_hls.cc:465) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2.1.1' (net_hls.cc:503) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (net_hls.cc:523) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1' (net_hls.cc:530) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.1' (net_hls.cc:547) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.1' (net_hls.cc:579) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (net_hls.cc:595) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-27.1' (net_hls.cc:1049) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-27.1.1' (net_hls.cc:1050) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-28.1' (net_hls.cc:1065) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-28.1.1' (net_hls.cc:1066) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-29.1' (net_hls.cc:1098) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-29.1.1' (net_hls.cc:1099) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-30.1' (net_hls.cc:1114) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-30.1.1' (net_hls.cc:1115) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-31.1' (net_hls.cc:1139) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-31.2' (net_hls.cc:1145) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-32.1.1.1.1' (net_hls.cc:1164) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-32.1.2' (net_hls.cc:1173) in function 'FracNet' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (net_hls.cc:269) in function 'load_weights_1x1_all' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:97) in function 'load_buf_from_DDR' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (net_hls.cc:235) in function 'load_weights_3x3_all' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (matmul.cc:32) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (matmul.cc:41) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (pgconv.cc:730) in function 'pgconv64_1x1_1bit' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (net_hls.cc:133) in function 'load_weight_1x1_from_axi' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (pgconv.cc:529) in function 'pgconv64_1bit' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (net_hls.cc:149) in function 'load_weight_3x3_from_axi' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (net_hls.cc:152) in function 'load_weight_3x3_from_axi' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'biconv_coo' (biconv.cc:96) in function 'biconv16' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'pg_buf0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FM_buf_acc0.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'pg_buf_all.V'  accessed through non-constant indices on dimension 1 (net_hls.cc:308:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pg_buf_all.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linear_weight_buf.V' (net_hls.cc:1151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linear_bias_buf.V' (net_hls.cc:1154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DATA.V' (net_hls.cc:263) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FM_buf0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DATA.V' (net_hls.cc:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (matmul.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf_1x1.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'thres_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bn_weight_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bn_bias_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_shiftx_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_shifty_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_weight_buf.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf_3x3.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_weights.V' (net_hls.cc:433) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'linear_weight_buf.V' (net_hls.cc:1151) accessed through non-constant indices on dimension 1 (net_hls.cc:1166:36), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'linear_weight_buf.V' (net_hls.cc:1151) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'FM_buf1.V' in dimension 3 automatically.
Command         transform done; 117.028 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:193:1) to (net_hls.cc:203:12) in function 'sum_engine.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:325:47) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:332:34) to (net_hls.cc:345:17) in function 'store_bufs_organize_s2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:290:44) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:295:34) to (net_hls.cc:308:17) in function 'store_bufs_organize'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pgconv.cc:92:22) to (pgconv.cc:98:1) in function 'relu'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pgconv.cc:733:30) to (pgconv.cc:723:36) in function 'pgconv64_1x1_1bit'... converting 377 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pgconv.cc:506:48) to (pgconv.cc:506:38) in function 'pgconv64_1bit'... converting 996 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cc:28:37) to (matmul.cc:28:29) in function 'matmul'... converting 101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cc:43:13) to (matmul.cc:45:1) in function 'matmul'... converting 91 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (biconv.cc:94:52) to (biconv.cc:94:42) in function 'biconv16'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (biconv.cc:73:20) to (biconv.cc:77:5) in function 'batch_norm'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:208:38) to (net_hls.cc:208:29) in function 'avgpool_7x7.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:212:9) to (net_hls.cc:212:9) in function 'avgpool_7x7.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:208:38) to (net_hls.cc:208:29) in function 'avgpool_7x7'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:212:9) to (net_hls.cc:212:9) in function 'avgpool_7x7'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:501:37) to (net_hls.cc:501:30) in function 'FracNet'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:451:19) to (net_hls.cc:476:31) in function 'FracNet'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'avgpool_7x7' into 'FracNet' (net_hls.cc:1147) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum_engine' (biconv.cc:54:12)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_bufs_organize_s2' (net_hls.cc:317)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_bufs_organize' (net_hls.cc:282)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_input' (net_hls.cc:354)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_buf_from_DDR' (net_hls.cc:86)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_64' (pgconv.cc:13:12)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FracNet' (net_hls.cc:371)...4 expression(s) balanced.
Command         transform done; 234.8 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:04 ; elapsed = 00:07:39 . Memory (MB): peak = 509.004 ; gain = 418.812
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.2.bc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'sum_engine.1' (net_hls.cc:210:9) in function 'FracNet' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:324:21) in function 'store_bufs_organize_s2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:289:20) in function 'store_bufs_organize'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pgconv.cc:722:18) in function 'pgconv64_1x1_1bit'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pgconv.cc:505:22) in function 'pgconv64_1bit'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:146:16) in function 'load_weight_3x3_from_axi'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:356:17) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:72:19) in function 'load_buf_from_buf_all'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:93:18) in function 'load_buf_from_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:47:21) in function 'copy_input_layer_buf_to_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'biconv_row' (biconv.cc:93:50) in function 'biconv16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (net_hls.cc:438:23) in function 'FracNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (net_hls.cc:437:19) in function 'FracNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (net_hls.cc:500:19) in function 'FracNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (net_hls.cc:477:19) in function 'FracNet' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'input_biconv' (net_hls.cc:476:52) in function 'FracNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'avgpool' (net_hls.cc:1136:47) in function 'FracNet' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-30.1.1' (net_hls.cc:1159:28) in function 'FracNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-30.1' (net_hls.cc:1158:24) in function 'FracNet' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'classifier' (net_hls.cc:1157:45) in function 'FracNet'.
WARNING: [XFORM 203-631] Renaming function 'store_bufs_organize_s2' to 'store_bufs_organize_' (net_hls.cc:322:37)
WARNING: [XFORM 203-631] Renaming function 'load_weight_3x3_from_axi9' to 'load_weight_3x3_from' (net_hls.cc:146:32)
WARNING: [XFORM 203-631] Renaming function 'load_weight_1x1_from_axi' to 'load_weight_1x1_from' (net_hls.cc:135:1)
WARNING: [XFORM 203-631] Renaming function 'load_buf_from_buf_all' to 'load_buf_from_buf_al' (net_hls.cc:71:32)
WARNING: [XFORM 203-631] Renaming function 'copy_input_layer_buf_to_DDR' to 'copy_input_layer_buf' (net_hls.cc:45:36)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'BUS32' (net_hls.cc:1182:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'BUS32' (net_hls.cc:1182:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'conv_weight_1x1_all.V' (net_hls.cc:253:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'conv_weight_1x1_all.V' (net_hls.cc:267:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 7 on port 'ddr_ptr.V' (net_hls.cc:310:45). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 7 on port 'src.V' (net_hls.cc:96:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'conv_weight_3x3_all.V' (net_hls.cc:233:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4 on port 'dest.V' (net_hls.cc:56:43). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'img.V' (net_hls.cc:366:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'top[0].V' (pgconv.cc:736:42)
INFO: [HLS 200-472] Inferring partial write operation for 'top[0].V' (pgconv.cc:544:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dest.V' (net_hls.cc:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'pg_buf0.V.0' (net_hls.cc:78:17)
INFO: [HLS 200-472] Inferring partial write operation for 'top[0].V' (biconv.cc:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_weights[0].V' (net_hls.cc:445:31)
INFO: [HLS 200-472] Inferring partial write operation for 'pg_buf_all.V.0' (net_hls.cc:505:2)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf.V' (net_hls.cc:1141:21)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf.V' (net_hls.cc:1147:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pg_buf_all.V.31' (net_hls.cc:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pg_buf_all.V.31' (net_hls.cc:308:17)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_shiftx_buf.V.0' (net_hls.cc:240:30)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_shifty_buf.V.0' (net_hls.cc:241:30)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_weight_buf.V.0' (net_hls.cc:242:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bn_weight_buf.V.0' (net_hls.cc:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bn_bias_buf.V.0' (net_hls.cc:244:26)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_shiftx_buf.V.0' (net_hls.cc:274:34)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_shifty_buf.V.0' (net_hls.cc:275:34)
INFO: [HLS 200-472] Inferring partial write operation for 'relu_weight_buf.V.0' (net_hls.cc:276:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bn_weight_buf.V.0' (net_hls.cc:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bn_bias_buf.V.0' (net_hls.cc:278:30)
INFO: [HLS 200-472] Inferring partial write operation for 'dest[0].V' (net_hls.cc:154:23)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (net_hls.cc:366:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dest[0].V' (net_hls.cc:101:17)
Command         transform done; 1555.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:31:57 ; elapsed = 00:33:34 . Memory (MB): peak = 819.395 ; gain = 729.203
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1917.53 sec.
Command     elaborate done; 2011.43 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FracNet' ...
Execute       ap_set_top_model FracNet 
WARNING: [SYN 201-103] Legalizing function name 'store_bufs_organize_' to 'store_bufs_organize_s'.
WARNING: [SYN 201-103] Legalizing function name 'sum_engine.1' to 'sum_engine_1'.
WARNING: [SYN 201-103] Legalizing function name 'avgpool_7x7.1' to 'avgpool_7x7_1'.
Execute       get_model_list FracNet -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FracNet 
Execute       preproc_iomode -model matmul 
Execute       preproc_iomode -model avgpool_7x7.1 
Execute       preproc_iomode -model sum_engine.1 
Execute       preproc_iomode -model store_bufs_organize_ 
Execute       preproc_iomode -model pgconv64_1x1_1bit 
Execute       preproc_iomode -model load_weights_1x1_all 
Execute       preproc_iomode -model load_weight_1x1_from 
Execute       preproc_iomode -model store_bufs_organize 
Execute       preproc_iomode -model pgconv64_1bit 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model compute_engine_64 
Execute       preproc_iomode -model load_buf_from_buf_al 
Execute       preproc_iomode -model load_buf_from_DDR 
Execute       preproc_iomode -model load_weights_3x3_all 
Execute       preproc_iomode -model load_weight_3x3_from 
Execute       preproc_iomode -model copy_input_layer_buf 
Execute       preproc_iomode -model biconv16 
Execute       preproc_iomode -model batch_norm 
Execute       preproc_iomode -model sum_engine 
Execute       preproc_iomode -model compute_engine_16 
Execute       preproc_iomode -model load_input 
Execute       get_model_list FracNet -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet
INFO-FLOW: Configuring Module : load_input ...
Execute       set_default_model load_input 
Execute       apply_spec_resource_limit load_input 
INFO-FLOW: Configuring Module : compute_engine_16 ...
Execute       set_default_model compute_engine_16 
Execute       apply_spec_resource_limit compute_engine_16 
INFO-FLOW: Configuring Module : sum_engine ...
Execute       set_default_model sum_engine 
Execute       apply_spec_resource_limit sum_engine 
INFO-FLOW: Configuring Module : batch_norm ...
Execute       set_default_model batch_norm 
Execute       apply_spec_resource_limit batch_norm 
INFO-FLOW: Configuring Module : biconv16 ...
Execute       set_default_model biconv16 
Execute       apply_spec_resource_limit biconv16 
INFO-FLOW: Configuring Module : copy_input_layer_buf ...
Execute       set_default_model copy_input_layer_buf 
Execute       apply_spec_resource_limit copy_input_layer_buf 
INFO-FLOW: Configuring Module : load_weight_3x3_from ...
Execute       set_default_model load_weight_3x3_from 
Execute       apply_spec_resource_limit load_weight_3x3_from 
INFO-FLOW: Configuring Module : load_weights_3x3_all ...
Execute       set_default_model load_weights_3x3_all 
Execute       apply_spec_resource_limit load_weights_3x3_all 
INFO-FLOW: Configuring Module : load_buf_from_DDR ...
Execute       set_default_model load_buf_from_DDR 
Execute       apply_spec_resource_limit load_buf_from_DDR 
INFO-FLOW: Configuring Module : load_buf_from_buf_al ...
Execute       set_default_model load_buf_from_buf_al 
Execute       apply_spec_resource_limit load_buf_from_buf_al 
INFO-FLOW: Configuring Module : compute_engine_64 ...
Execute       set_default_model compute_engine_64 
Execute       apply_spec_resource_limit compute_engine_64 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : pgconv64_1bit ...
Execute       set_default_model pgconv64_1bit 
Execute       apply_spec_resource_limit pgconv64_1bit 
INFO-FLOW: Configuring Module : store_bufs_organize ...
Execute       set_default_model store_bufs_organize 
Execute       apply_spec_resource_limit store_bufs_organize 
INFO-FLOW: Configuring Module : load_weight_1x1_from ...
Execute       set_default_model load_weight_1x1_from 
Execute       apply_spec_resource_limit load_weight_1x1_from 
INFO-FLOW: Configuring Module : load_weights_1x1_all ...
Execute       set_default_model load_weights_1x1_all 
Execute       apply_spec_resource_limit load_weights_1x1_all 
INFO-FLOW: Configuring Module : pgconv64_1x1_1bit ...
Execute       set_default_model pgconv64_1x1_1bit 
Execute       apply_spec_resource_limit pgconv64_1x1_1bit 
INFO-FLOW: Configuring Module : store_bufs_organize_ ...
Execute       set_default_model store_bufs_organize_ 
Execute       apply_spec_resource_limit store_bufs_organize_ 
INFO-FLOW: Configuring Module : sum_engine.1 ...
Execute       set_default_model sum_engine.1 
Execute       apply_spec_resource_limit sum_engine.1 
INFO-FLOW: Configuring Module : avgpool_7x7.1 ...
Execute       set_default_model avgpool_7x7.1 
Execute       apply_spec_resource_limit avgpool_7x7.1 
INFO-FLOW: Configuring Module : matmul ...
Execute       set_default_model matmul 
Execute       apply_spec_resource_limit matmul 
INFO-FLOW: Configuring Module : FracNet ...
Execute       set_default_model FracNet 
Command       set_default_model done; 2.795 sec.
Execute       apply_spec_resource_limit FracNet 
INFO-FLOW: Model list for preprocess: load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet
INFO-FLOW: Preprocessing Module: load_input ...
Execute       set_default_model load_input 
Execute       cdfg_preprocess -model load_input 
Execute       rtl_gen_preprocess load_input 
INFO-FLOW: Preprocessing Module: compute_engine_16 ...
Execute       set_default_model compute_engine_16 
Execute       cdfg_preprocess -model compute_engine_16 
Execute       rtl_gen_preprocess compute_engine_16 
INFO-FLOW: Preprocessing Module: sum_engine ...
Execute       set_default_model sum_engine 
Execute       cdfg_preprocess -model sum_engine 
Execute       rtl_gen_preprocess sum_engine 
INFO-FLOW: Preprocessing Module: batch_norm ...
Execute       set_default_model batch_norm 
Execute       cdfg_preprocess -model batch_norm 
Execute       rtl_gen_preprocess batch_norm 
INFO-FLOW: Preprocessing Module: biconv16 ...
Execute       set_default_model biconv16 
Execute       cdfg_preprocess -model biconv16 
Command       cdfg_preprocess done; 0.421 sec.
Execute       rtl_gen_preprocess biconv16 
INFO-FLOW: Preprocessing Module: copy_input_layer_buf ...
Execute       set_default_model copy_input_layer_buf 
Execute       cdfg_preprocess -model copy_input_layer_buf 
Execute       rtl_gen_preprocess copy_input_layer_buf 
INFO-FLOW: Preprocessing Module: load_weight_3x3_from ...
Execute       set_default_model load_weight_3x3_from 
Execute       cdfg_preprocess -model load_weight_3x3_from 
Execute       rtl_gen_preprocess load_weight_3x3_from 
INFO-FLOW: Preprocessing Module: load_weights_3x3_all ...
Execute       set_default_model load_weights_3x3_all 
Execute       cdfg_preprocess -model load_weights_3x3_all 
Execute       rtl_gen_preprocess load_weights_3x3_all 
INFO-FLOW: Preprocessing Module: load_buf_from_DDR ...
Execute       set_default_model load_buf_from_DDR 
Execute       cdfg_preprocess -model load_buf_from_DDR 
Execute       rtl_gen_preprocess load_buf_from_DDR 
INFO-FLOW: Preprocessing Module: load_buf_from_buf_al ...
Execute       set_default_model load_buf_from_buf_al 
Execute       cdfg_preprocess -model load_buf_from_buf_al 
Execute       rtl_gen_preprocess load_buf_from_buf_al 
INFO-FLOW: Preprocessing Module: compute_engine_64 ...
Execute       set_default_model compute_engine_64 
Execute       cdfg_preprocess -model compute_engine_64 
Execute       rtl_gen_preprocess compute_engine_64 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: pgconv64_1bit ...
Execute       set_default_model pgconv64_1bit 
Execute       cdfg_preprocess -model pgconv64_1bit 
Command       cdfg_preprocess done; 0.485 sec.
Execute       rtl_gen_preprocess pgconv64_1bit 
INFO-FLOW: Preprocessing Module: store_bufs_organize ...
Execute       set_default_model store_bufs_organize 
Execute       cdfg_preprocess -model store_bufs_organize 
Execute       rtl_gen_preprocess store_bufs_organize 
INFO-FLOW: Preprocessing Module: load_weight_1x1_from ...
Execute       set_default_model load_weight_1x1_from 
Execute       cdfg_preprocess -model load_weight_1x1_from 
Command       cdfg_preprocess done; 0.785 sec.
Execute       rtl_gen_preprocess load_weight_1x1_from 
INFO-FLOW: Preprocessing Module: load_weights_1x1_all ...
Execute       set_default_model load_weights_1x1_all 
Execute       cdfg_preprocess -model load_weights_1x1_all 
Execute       rtl_gen_preprocess load_weights_1x1_all 
INFO-FLOW: Preprocessing Module: pgconv64_1x1_1bit ...
Execute       set_default_model pgconv64_1x1_1bit 
Execute       cdfg_preprocess -model pgconv64_1x1_1bit 
Execute       rtl_gen_preprocess pgconv64_1x1_1bit 
INFO-FLOW: Preprocessing Module: store_bufs_organize_ ...
Execute       set_default_model store_bufs_organize_ 
Execute       cdfg_preprocess -model store_bufs_organize_ 
Execute       rtl_gen_preprocess store_bufs_organize_ 
INFO-FLOW: Preprocessing Module: sum_engine.1 ...
Execute       set_default_model sum_engine.1 
Execute       cdfg_preprocess -model sum_engine.1 
Execute       rtl_gen_preprocess sum_engine.1 
INFO-FLOW: Preprocessing Module: avgpool_7x7.1 ...
Execute       set_default_model avgpool_7x7.1 
Execute       cdfg_preprocess -model avgpool_7x7.1 
Execute       rtl_gen_preprocess avgpool_7x7.1 
INFO-FLOW: Preprocessing Module: matmul ...
Execute       set_default_model matmul 
Execute       cdfg_preprocess -model matmul 
Execute       rtl_gen_preprocess matmul 
INFO-FLOW: Preprocessing Module: FracNet ...
Execute       set_default_model FracNet 
Command       set_default_model done; 2.45 sec.
Execute       cdfg_preprocess -model FracNet 
Command       cdfg_preprocess done; 1.116 sec.
Execute       rtl_gen_preprocess FracNet 
WARNING: [SYN 201-107] Renaming port name 'FracNet/out' to 'FracNet/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input 
Execute       schedule -model load_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 2022.59 seconds; current allocated memory: 745.925 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.verbose.sched.rpt 
Command       syn_report done; 0.242 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.sched.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish scheduling load_input.
Execute       set_default_model load_input 
Execute       bind -model load_input 
BIND OPTION: model=load_input
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 746.182 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.verbose.bind.rpt 
Command       syn_report done; 0.125 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.bind.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish binding load_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_engine_16 
Execute       schedule -model compute_engine_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 746.302 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.verbose.sched.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.sched.adb -f 
INFO-FLOW: Finish scheduling compute_engine_16.
Execute       set_default_model compute_engine_16 
Execute       bind -model compute_engine_16 
BIND OPTION: model=compute_engine_16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 746.412 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.verbose.bind.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.bind.adb -f 
INFO-FLOW: Finish binding compute_engine_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sum_engine 
Execute       schedule -model sum_engine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum_engine'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 746.469 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.verbose.sched.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.sched.adb -f 
INFO-FLOW: Finish scheduling sum_engine.
Execute       set_default_model sum_engine 
Execute       bind -model sum_engine 
BIND OPTION: model=sum_engine
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 746.557 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.verbose.bind.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.bind.adb -f 
INFO-FLOW: Finish binding sum_engine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_norm 
Execute       schedule -model batch_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'batch_norm'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 746.675 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.verbose.sched.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.sched.adb -f 
INFO-FLOW: Finish scheduling batch_norm.
Execute       set_default_model batch_norm 
Execute       bind -model batch_norm 
BIND OPTION: model=batch_norm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 746.830 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.verbose.bind.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.bind.adb -f 
INFO-FLOW: Finish binding batch_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'biconv16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model biconv16 
Execute       schedule -model biconv16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'biconv_row_biconv_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.672 sec.
INFO: [HLS 200-111]  Elapsed time: 6.027 seconds; current allocated memory: 751.743 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.verbose.sched.rpt 
Command       syn_report done; 3.461 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.sched.adb -f 
Command       db_write done; 2.868 sec.
INFO-FLOW: Finish scheduling biconv16.
Execute       set_default_model biconv16 
Execute       bind -model biconv16 
BIND OPTION: model=biconv16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.37155ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('bottom_V_load', biconv.cc:101) on array 'bottom_V' (1.35 ns)
	'call' operation ('p_s', biconv.cc:101) to 'compute_engine_16' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.003 sec.
INFO: [HLS 200-111]  Elapsed time: 7.613 seconds; current allocated memory: 759.627 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.verbose.bind.rpt 
Command       syn_report done; 4.482 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.bind.adb -f 
Command       db_write done; 2.957 sec.
INFO-FLOW: Finish binding biconv16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_layer_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_layer_buf 
Execute       schedule -model copy_input_layer_buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 7.782 seconds; current allocated memory: 760.940 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.verbose.sched.rpt 
Command       syn_report done; 0.338 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.sched.adb -f 
Command       db_write done; 0.231 sec.
INFO-FLOW: Finish scheduling copy_input_layer_buf.
Execute       set_default_model copy_input_layer_buf 
Execute       bind -model copy_input_layer_buf 
BIND OPTION: model=copy_input_layer_buf
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 761.581 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.verbose.bind.rpt 
Command       syn_report done; 0.339 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.bind.adb -f 
Command       db_write done; 0.252 sec.
INFO-FLOW: Finish binding copy_input_layer_buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_3x3_from' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weight_3x3_from 
Execute       schedule -model load_weight_3x3_from 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 762.129 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.verbose.sched.rpt 
Command       syn_report done; 0.255 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.sched.adb -f 
Command       db_write done; 0.232 sec.
INFO-FLOW: Finish scheduling load_weight_3x3_from.
Execute       set_default_model load_weight_3x3_from 
Execute       bind -model load_weight_3x3_from 
BIND OPTION: model=load_weight_3x3_from
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 762.862 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.verbose.bind.rpt 
Command       syn_report done; 0.274 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.bind.adb -f 
Command       db_write done; 0.228 sec.
INFO-FLOW: Finish binding load_weight_3x3_from.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weights_3x3_all' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weights_3x3_all 
Execute       schedule -model load_weights_3x3_all 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.561 sec.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 766.222 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.verbose.sched.rpt 
Command       syn_report done; 2.847 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.sched.adb -f 
Command       db_write done; 2.084 sec.
INFO-FLOW: Finish scheduling load_weights_3x3_all.
Execute       set_default_model load_weights_3x3_all 
Execute       bind -model load_weights_3x3_all 
BIND OPTION: model=load_weights_3x3_all
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.311 sec.
INFO: [HLS 200-111]  Elapsed time: 5.482 seconds; current allocated memory: 771.099 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.verbose.bind.rpt 
Command       syn_report done; 2.483 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.bind.adb -f 
Command       db_write done; 1.848 sec.
INFO-FLOW: Finish binding load_weights_3x3_all.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf_from_DDR 
Execute       schedule -model load_buf_from_DDR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 4.713 seconds; current allocated memory: 772.171 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.verbose.sched.rpt 
Command       syn_report done; 0.245 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.sched.adb -f 
Command       db_write done; 0.211 sec.
INFO-FLOW: Finish scheduling load_buf_from_DDR.
Execute       set_default_model load_buf_from_DDR 
Execute       bind -model load_buf_from_DDR 
BIND OPTION: model=load_buf_from_DDR
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 772.872 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.verbose.bind.rpt 
Command       syn_report done; 0.231 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.bind.adb -f 
Command       db_write done; 0.197 sec.
INFO-FLOW: Finish binding load_buf_from_DDR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf_from_buf_al' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf_from_buf_al 
Execute       schedule -model load_buf_from_buf_al 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 773.519 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.verbose.sched.rpt 
Command       syn_report done; 0.339 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.sched.adb -f 
Command       db_write done; 0.301 sec.
INFO-FLOW: Finish scheduling load_buf_from_buf_al.
Execute       set_default_model load_buf_from_buf_al 
Execute       bind -model load_buf_from_buf_al 
BIND OPTION: model=load_buf_from_buf_al
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 774.350 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.verbose.bind.rpt 
Command       syn_report done; 0.412 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.bind.adb -f 
Command       db_write done; 0.33 sec.
INFO-FLOW: Finish binding load_buf_from_buf_al.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_engine_64 
Execute       schedule -model compute_engine_64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 774.611 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.verbose.sched.rpt 
Command       syn_report done; 0.157 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling compute_engine_64.
Execute       set_default_model compute_engine_64 
Execute       bind -model compute_engine_64 
BIND OPTION: model=compute_engine_64
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 774.943 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.verbose.bind.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding compute_engine_64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (3.544ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'mul' operation of DSP[39] ('r.V', pgconv.cc:96) [36]  (0.638 ns)
	'add' operation of DSP[39] ('ret.V', pgconv.cc:96) [39]  (2.21 ns)
	'icmp' operation ('Range2_all_ones', pgconv.cc:96) [51]  (0.698 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 775.188 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.verbose.sched.rpt 
Command       syn_report done; 0.178 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 775.474 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.verbose.bind.rpt 
Command       syn_report done; 0.166 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.bind.adb -f 
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pgconv64_1bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pgconv64_1bit 
Execute       schedule -model pgconv64_1bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.217 sec.
INFO: [HLS 200-111]  Elapsed time: 4.766 seconds; current allocated memory: 780.618 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.verbose.sched.rpt 
Command       syn_report done; 4.779 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.sched.adb -f 
Command       db_write done; 3.744 sec.
INFO-FLOW: Finish scheduling pgconv64_1bit.
Execute       set_default_model pgconv64_1bit 
Execute       bind -model pgconv64_1bit 
BIND OPTION: model=pgconv64_1bit
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.70455ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('bottom_0_V_load_1', pgconv.cc:533) on array 'bottom_0_V' (0.79 ns)
	'mux' operation ('tmp_4', pgconv.cc:533) (0.895 ns)
	'call' operation ('tmp1_V', pgconv.cc:533) to 'compute_engine_64' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.586 sec.
INFO: [HLS 200-111]  Elapsed time: 10.367 seconds; current allocated memory: 789.594 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.verbose.bind.rpt 
Command       syn_report done; 6.549 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.bind.adb -f 
Command       db_write done; 3.878 sec.
INFO-FLOW: Finish binding pgconv64_1bit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_bufs_organize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_bufs_organize 
Execute       schedule -model store_bufs_organize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.225 sec.
INFO: [HLS 200-111]  Elapsed time: 13.025 seconds; current allocated memory: 798.923 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.verbose.sched.rpt 
Command       syn_report done; 5.219 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.sched.adb -f 
Command       db_write done; 4.593 sec.
INFO-FLOW: Finish scheduling store_bufs_organize.
Execute       set_default_model store_bufs_organize 
Execute       bind -model store_bufs_organize 
BIND OPTION: model=store_bufs_organize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.262 sec.
INFO: [HLS 200-111]  Elapsed time: 11.439 seconds; current allocated memory: 809.638 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.verbose.bind.rpt 
Command       syn_report done; 7.865 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.bind.adb -f 
Command       db_write done; 8.557 sec.
INFO-FLOW: Finish binding store_bufs_organize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_1x1_from' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weight_1x1_from 
Execute       schedule -model load_weight_1x1_from 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.088 sec.
INFO: [HLS 200-111]  Elapsed time: 19.045 seconds; current allocated memory: 813.440 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.verbose.sched.rpt 
Command       syn_report done; 1.61 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.sched.adb -f 
Command       db_write done; 1.271 sec.
INFO-FLOW: Finish scheduling load_weight_1x1_from.
Execute       set_default_model load_weight_1x1_from 
Execute       bind -model load_weight_1x1_from 
BIND OPTION: model=load_weight_1x1_from
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 3.489 seconds; current allocated memory: 816.838 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.verbose.bind.rpt 
Command       syn_report done; 1.881 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.bind.adb -f 
Command       db_write done; 1.217 sec.
INFO-FLOW: Finish binding load_weight_1x1_from.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weights_1x1_all' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weights_1x1_all 
Execute       schedule -model load_weights_1x1_all 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.781 sec.
INFO: [HLS 200-111]  Elapsed time: 4.312 seconds; current allocated memory: 820.182 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.verbose.sched.rpt 
Command       syn_report done; 3.086 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.sched.adb -f 
Command       db_write done; 2.88 sec.
INFO-FLOW: Finish scheduling load_weights_1x1_all.
Execute       set_default_model load_weights_1x1_all 
Execute       bind -model load_weights_1x1_all 
BIND OPTION: model=load_weights_1x1_all
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.465 sec.
INFO: [HLS 200-111]  Elapsed time: 6.833 seconds; current allocated memory: 825.111 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.verbose.bind.rpt 
Command       syn_report done; 3.609 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.bind.adb -f 
Command       db_write done; 2.917 sec.
INFO-FLOW: Finish binding load_weights_1x1_all.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pgconv64_1x1_1bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pgconv64_1x1_1bit 
Execute       schedule -model pgconv64_1x1_1bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.625 sec.
INFO: [HLS 200-111]  Elapsed time: 8.564 seconds; current allocated memory: 828.919 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.verbose.sched.rpt 
Command       syn_report done; 3.384 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.sched.adb -f 
Command       db_write done; 2.597 sec.
INFO-FLOW: Finish scheduling pgconv64_1x1_1bit.
Execute       set_default_model pgconv64_1x1_1bit 
Execute       bind -model pgconv64_1x1_1bit 
BIND OPTION: model=pgconv64_1x1_1bit
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.4073ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('norm_V', pgconv.cc:735) to 'batch_norm' (1.1 ns)
	'call' operation ('p_s', pgconv.cc:736) to 'relu' (3.31 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.909 sec.
INFO: [HLS 200-111]  Elapsed time: 7.244 seconds; current allocated memory: 834.661 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.verbose.bind.rpt 
Command       syn_report done; 4.428 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.bind.adb -f 
Command       db_write done; 2.856 sec.
INFO-FLOW: Finish binding pgconv64_1x1_1bit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_bufs_organize_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_bufs_organize_ 
Execute       schedule -model store_bufs_organize_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.301 sec.
INFO: [HLS 200-111]  Elapsed time: 9.97 seconds; current allocated memory: 843.169 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.verbose.sched.rpt 
Command       syn_report done; 5.571 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.sched.adb -f 
Command       db_write done; 5.088 sec.
INFO-FLOW: Finish scheduling store_bufs_organize_.
Execute       set_default_model store_bufs_organize_ 
Execute       bind -model store_bufs_organize_ 
BIND OPTION: model=store_bufs_organize_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.989 sec.
INFO: [HLS 200-111]  Elapsed time: 12.061 seconds; current allocated memory: 853.776 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.verbose.bind.rpt 
Command       syn_report done; 7.406 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.bind.adb -f 
Command       db_write done; 5.732 sec.
INFO-FLOW: Finish binding store_bufs_organize_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_engine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sum_engine.1 
Execute       schedule -model sum_engine.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum_engine.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.598 seconds; current allocated memory: 855.800 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.sched.adb -f 
INFO-FLOW: Finish scheduling sum_engine.1.
Execute       set_default_model sum_engine.1 
Execute       bind -model sum_engine.1 
BIND OPTION: model=sum_engine.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 855.895 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.bind.adb -f 
INFO-FLOW: Finish binding sum_engine.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avgpool_7x7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model avgpool_7x7.1 
Execute       schedule -model avgpool_7x7.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 856.092 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.verbose.sched.rpt 
Command       syn_report done; 0.167 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.sched.adb -f 
Command       db_write done; 0.114 sec.
INFO-FLOW: Finish scheduling avgpool_7x7.1.
Execute       set_default_model avgpool_7x7.1 
Execute       bind -model avgpool_7x7.1 
BIND OPTION: model=avgpool_7x7.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 856.339 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.verbose.bind.rpt 
Command       syn_report done; 0.204 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.bind.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish binding avgpool_7x7.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul 
Execute       schedule -model matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.023 sec.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 860.336 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.verbose.sched.rpt 
Command       syn_report done; 2.618 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.sched.adb -f 
Command       db_write done; 2.506 sec.
INFO-FLOW: Finish scheduling matmul.
Execute       set_default_model matmul 
Execute       bind -model matmul 
BIND OPTION: model=matmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 5.998 seconds; current allocated memory: 867.295 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.verbose.bind.rpt 
Command       syn_report done; 3.161 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.bind.adb -f 
Command       db_write done; 2.501 sec.
INFO-FLOW: Finish binding matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FracNet 
Command       set_default_model done; 3.006 sec.
Execute       schedule -model FracNet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'input_biconv_L.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'avgpool.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'classifier_L.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'classifier_L.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.462 sec.
INFO: [HLS 200-111]  Elapsed time: 15.522 seconds; current allocated memory: 882.045 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.verbose.sched.rpt 
Command       syn_report done; 10.616 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.sched.adb -f 
Command       db_write done; 8.656 sec.
INFO-FLOW: Finish scheduling FracNet.
Execute       set_default_model FracNet 
Command       set_default_model done; 2.866 sec.
Execute       bind -model FracNet 
BIND OPTION: model=FracNet
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.17955ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'phi' operation ('col35_0_0', net_hls.cc:528) with incoming values : ('add_ln528', net_hls.cc:528) (0 ns)
	'call' operation ('call_ln529', net_hls.cc:529) to 'load_buf_from_DDR' (5.18 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 32.203 sec.
INFO: [HLS 200-111]  Elapsed time: 54.841 seconds; current allocated memory: 933.465 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.verbose.bind.rpt 
Command       syn_report done; 23.228 sec.
Execute       db_write -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.bind.adb -f 
Command       db_write done; 9.852 sec.
INFO-FLOW: Finish binding FracNet.
Execute       get_model_list FracNet -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_input 
Execute       rtl_gen_preprocess compute_engine_16 
Execute       rtl_gen_preprocess sum_engine 
Execute       rtl_gen_preprocess batch_norm 
Execute       rtl_gen_preprocess biconv16 
Execute       rtl_gen_preprocess copy_input_layer_buf 
Execute       rtl_gen_preprocess load_weight_3x3_from 
Execute       rtl_gen_preprocess load_weights_3x3_all 
Execute       rtl_gen_preprocess load_buf_from_DDR 
Execute       rtl_gen_preprocess load_buf_from_buf_al 
Execute       rtl_gen_preprocess compute_engine_64 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess pgconv64_1bit 
Execute       rtl_gen_preprocess store_bufs_organize 
Execute       rtl_gen_preprocess load_weight_1x1_from 
Execute       rtl_gen_preprocess load_weights_1x1_all 
Execute       rtl_gen_preprocess pgconv64_1x1_1bit 
Execute       rtl_gen_preprocess store_bufs_organize_ 
Execute       rtl_gen_preprocess sum_engine.1 
Execute       rtl_gen_preprocess avgpool_7x7.1 
Execute       rtl_gen_preprocess matmul 
Execute       rtl_gen_preprocess FracNet 
INFO-FLOW: Model list for RTL generation: load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_input -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_urem_7ns_5ns_7_11_1' to 'FracNet_urem_7ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_3ns_17ns_9s_20_1_1' to 'FracNet_mac_muladcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_9s_9ns_20s_20_1_1' to 'FracNet_mac_muladdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_urem_7ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 33.886 seconds; current allocated memory: 944.877 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_input -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_input -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_input 
Execute       gen_rtl load_input -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_input 
Execute       syn_report -csynth -model load_input -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_input_csynth.rpt 
Execute       syn_report -rtlxml -model load_input -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_input_csynth.xml 
Execute       syn_report -verbosereport -model load_input -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.verbose.rpt 
Command       syn_report done; 0.203 sec.
Execute       db_write -model load_input -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info load_input -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_engine_16 -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_engine_16_lut16_V_1' to 'compute_engine_16eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_16'.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 945.308 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_engine_16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/compute_engine_16 -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl compute_engine_16 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/compute_engine_16 
Execute       gen_rtl compute_engine_16 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/compute_engine_16 
Execute       syn_report -csynth -model compute_engine_16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/compute_engine_16_csynth.rpt 
Execute       syn_report -rtlxml -model compute_engine_16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/compute_engine_16_csynth.xml 
Execute       syn_report -verbosereport -model compute_engine_16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.verbose.rpt 
Execute       db_write -model compute_engine_16 -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.adb 
Execute       gen_tb_info compute_engine_16 -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sum_engine -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 945.538 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl sum_engine -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/sum_engine -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl sum_engine -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/sum_engine 
Execute       gen_rtl sum_engine -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/sum_engine 
Execute       syn_report -csynth -model sum_engine -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/sum_engine_csynth.rpt 
Execute       syn_report -rtlxml -model sum_engine -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/sum_engine_csynth.xml 
Execute       syn_report -verbosereport -model sum_engine -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.verbose.rpt 
Execute       db_write -model sum_engine -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.adb 
Execute       gen_tb_info sum_engine -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model batch_norm -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_8ns_11s_19_1_0' to 'FracNet_mul_mul_8fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_8fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 945.889 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_norm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/batch_norm -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl batch_norm -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/batch_norm 
Execute       gen_rtl batch_norm -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/batch_norm 
Execute       syn_report -csynth -model batch_norm -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/batch_norm_csynth.rpt 
Execute       syn_report -rtlxml -model batch_norm -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/batch_norm_csynth.xml 
Execute       syn_report -verbosereport -model batch_norm -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.verbose.rpt 
Command       syn_report done; 0.107 sec.
Execute       db_write -model batch_norm -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.adb 
Execute       gen_tb_info batch_norm -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'biconv16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model biconv16 -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'biconv16'.
Command       create_rtl_model done; 6.273 sec.
INFO: [HLS 200-111]  Elapsed time: 7.127 seconds; current allocated memory: 957.503 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl biconv16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/biconv16 -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl biconv16 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/biconv16 
Execute       gen_rtl biconv16 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/biconv16 
Execute       syn_report -csynth -model biconv16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/biconv16_csynth.rpt 
Command       syn_report done; 0.532 sec.
Execute       syn_report -rtlxml -model biconv16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/biconv16_csynth.xml 
Command       syn_report done; 0.257 sec.
Execute       syn_report -verbosereport -model biconv16 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.verbose.rpt 
Command       syn_report done; 5.724 sec.
Execute       db_write -model biconv16 -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.adb 
Command       db_write done; 4.38 sec.
Execute       gen_tb_info biconv16 -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_layer_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model copy_input_layer_buf -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_7ns_8ns_7ns_14_1_1' to 'FracNet_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_layer_buf'.
INFO: [HLS 200-111]  Elapsed time: 15.332 seconds; current allocated memory: 962.784 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_layer_buf -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/copy_input_layer_buf -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl copy_input_layer_buf -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/copy_input_layer_buf 
Execute       gen_rtl copy_input_layer_buf -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/copy_input_layer_buf 
Execute       syn_report -csynth -model copy_input_layer_buf -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/copy_input_layer_buf_csynth.rpt 
Execute       syn_report -rtlxml -model copy_input_layer_buf -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/copy_input_layer_buf_csynth.xml 
Execute       syn_report -verbosereport -model copy_input_layer_buf -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.verbose.rpt 
Command       syn_report done; 0.333 sec.
Execute       db_write -model copy_input_layer_buf -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.adb 
Command       db_write done; 0.425 sec.
Execute       gen_tb_info copy_input_layer_buf -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_3x3_from' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weight_3x3_from -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_3x3_from'.
INFO: [HLS 200-111]  Elapsed time: 1.703 seconds; current allocated memory: 964.406 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weight_3x3_from -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_weight_3x3_from -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_weight_3x3_from -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_weight_3x3_from 
Execute       gen_rtl load_weight_3x3_from -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_weight_3x3_from 
Execute       syn_report -csynth -model load_weight_3x3_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weight_3x3_from_csynth.rpt 
Execute       syn_report -rtlxml -model load_weight_3x3_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weight_3x3_from_csynth.xml 
Execute       syn_report -verbosereport -model load_weight_3x3_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.verbose.rpt 
Command       syn_report done; 0.349 sec.
Execute       db_write -model load_weight_3x3_from -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.adb 
Command       db_write done; 0.452 sec.
Execute       gen_tb_info load_weight_3x3_from -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weights_3x3_all' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weights_3x3_all -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weights_3x3_all'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 2.266 seconds; current allocated memory: 974.932 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weights_3x3_all -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_weights_3x3_all -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_weights_3x3_all -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_weights_3x3_all 
Execute       gen_rtl load_weights_3x3_all -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_weights_3x3_all 
Execute       syn_report -csynth -model load_weights_3x3_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weights_3x3_all_csynth.rpt 
Command       syn_report done; 0.359 sec.
Execute       syn_report -rtlxml -model load_weights_3x3_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weights_3x3_all_csynth.xml 
Command       syn_report done; 0.161 sec.
Execute       syn_report -verbosereport -model load_weights_3x3_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.verbose.rpt 
Command       syn_report done; 2.681 sec.
Execute       db_write -model load_weights_3x3_all -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.adb 
Command       db_write done; 2.833 sec.
Execute       gen_tb_info load_weights_3x3_all -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf_from_DDR -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_urem_6ns_4ns_6_10_1' to 'FracNet_urem_6ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_15ns_6ns_19_1_1' to 'FracNet_mul_mul_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_11ns_5ns_19ns_19_1_1' to 'FracNet_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_urem_6ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf_from_DDR'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 9.334 seconds; current allocated memory: 979.382 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf_from_DDR -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_buf_from_DDR -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_buf_from_DDR -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_buf_from_DDR 
Execute       gen_rtl load_buf_from_DDR -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_buf_from_DDR 
Execute       syn_report -csynth -model load_buf_from_DDR -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_buf_from_DDR_csynth.rpt 
Execute       syn_report -rtlxml -model load_buf_from_DDR -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_buf_from_DDR_csynth.xml 
Execute       syn_report -verbosereport -model load_buf_from_DDR -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.verbose.rpt 
Command       syn_report done; 0.269 sec.
Execute       db_write -model load_buf_from_DDR -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.adb 
Command       db_write done; 0.514 sec.
Execute       gen_tb_info load_buf_from_DDR -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf_from_buf_al' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf_from_buf_al -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_11ns_5ns_8s_15_1_1' to 'FracNet_mac_muladkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf_from_buf_al'.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 981.042 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf_from_buf_al -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_buf_from_buf_al -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_buf_from_buf_al -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_buf_from_buf_al 
Execute       gen_rtl load_buf_from_buf_al -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_buf_from_buf_al 
Execute       syn_report -csynth -model load_buf_from_buf_al -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_buf_from_buf_al_csynth.rpt 
Execute       syn_report -rtlxml -model load_buf_from_buf_al -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_buf_from_buf_al_csynth.xml 
Execute       syn_report -verbosereport -model load_buf_from_buf_al -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.verbose.rpt 
Command       syn_report done; 0.46 sec.
Execute       db_write -model load_buf_from_buf_al -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.adb 
Command       db_write done; 0.587 sec.
Execute       gen_tb_info load_buf_from_buf_al -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_engine_64 -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_engine_64_lut16_V' to 'compute_engine_64lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_64'.
INFO: [HLS 200-111]  Elapsed time: 1.967 seconds; current allocated memory: 981.930 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_engine_64 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/compute_engine_64 -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl compute_engine_64 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/compute_engine_64 
Execute       gen_rtl compute_engine_64 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/compute_engine_64 
Execute       syn_report -csynth -model compute_engine_64 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/compute_engine_64_csynth.rpt 
Execute       syn_report -rtlxml -model compute_engine_64 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/compute_engine_64_csynth.xml 
Execute       syn_report -verbosereport -model compute_engine_64 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.verbose.rpt 
Command       syn_report done; 0.192 sec.
Execute       db_write -model compute_engine_64 -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.adb 
Command       db_write done; 0.467 sec.
Execute       gen_tb_info compute_engine_64 -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_11s_14s_19s_25_1_0' to 'FracNet_mac_muladmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 982.590 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/relu -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/relu 
Execute       syn_report -csynth -model relu -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/relu_csynth.rpt 
Execute       syn_report -rtlxml -model relu -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/relu_csynth.xml 
Execute       syn_report -verbosereport -model relu -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.verbose.rpt 
Command       syn_report done; 0.186 sec.
Execute       db_write -model relu -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.adb 
Command       db_write done; 0.417 sec.
Execute       gen_tb_info relu -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pgconv64_1bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pgconv64_1bit -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mux_94_64_1_1' to 'FracNet_mux_94_64ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mux_94_64ncg': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pgconv64_1bit'.
Command       create_rtl_model done; 20.149 sec.
INFO: [HLS 200-111]  Elapsed time: 21.423 seconds; current allocated memory: 997.933 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pgconv64_1bit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/pgconv64_1bit -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl pgconv64_1bit -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/pgconv64_1bit 
Execute       gen_rtl pgconv64_1bit -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/pgconv64_1bit 
Execute       syn_report -csynth -model pgconv64_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/pgconv64_1bit_csynth.rpt 
Command       syn_report done; 0.429 sec.
Execute       syn_report -rtlxml -model pgconv64_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/pgconv64_1bit_csynth.xml 
Command       syn_report done; 0.192 sec.
Execute       syn_report -verbosereport -model pgconv64_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.verbose.rpt 
Command       syn_report done; 6.129 sec.
Execute       db_write -model pgconv64_1bit -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.adb 
Command       db_write done; 4.029 sec.
Execute       gen_tb_info pgconv64_1bit -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_bufs_organize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_bufs_organize -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_11ns_5ns_16_1_1' to 'FracNet_mul_mul_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_14s_11s_25_1_1' to 'FracNet_mul_mul_1pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1pcA': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_urem_6ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_bufs_organize'.
Command       create_rtl_model done; 0.697 sec.
INFO: [HLS 200-111]  Elapsed time: 14.916 seconds; current allocated memory: 1021.229 MB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_bufs_organize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/store_bufs_organize -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl store_bufs_organize -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/store_bufs_organize 
Execute       gen_rtl store_bufs_organize -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/store_bufs_organize 
Execute       syn_report -csynth -model store_bufs_organize -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/store_bufs_organize_csynth.rpt 
Command       syn_report done; 1.137 sec.
Execute       syn_report -rtlxml -model store_bufs_organize -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/store_bufs_organize_csynth.xml 
Command       syn_report done; 0.518 sec.
Execute       syn_report -verbosereport -model store_bufs_organize -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.verbose.rpt 
Command       syn_report done; 5.567 sec.
Execute       db_write -model store_bufs_organize -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.adb 
Command       db_write done; 5.433 sec.
Execute       gen_tb_info store_bufs_organize -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_1x1_from' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weight_1x1_from -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_1x1_from'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111]  Elapsed time: 18.205 seconds; current allocated memory: 1.007 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weight_1x1_from -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_weight_1x1_from -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_weight_1x1_from -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_weight_1x1_from 
Execute       gen_rtl load_weight_1x1_from -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_weight_1x1_from 
Execute       syn_report -csynth -model load_weight_1x1_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weight_1x1_from_csynth.rpt 
Execute       syn_report -rtlxml -model load_weight_1x1_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weight_1x1_from_csynth.xml 
Execute       syn_report -verbosereport -model load_weight_1x1_from -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.verbose.rpt 
Command       syn_report done; 0.785 sec.
Execute       db_write -model load_weight_1x1_from -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.adb 
Command       db_write done; 1.251 sec.
Execute       gen_tb_info load_weight_1x1_from -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weights_1x1_all' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weights_1x1_all -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weights_1x1_all'.
Command       create_rtl_model done; 0.431 sec.
INFO: [HLS 200-111]  Elapsed time: 3.836 seconds; current allocated memory: 1.017 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weights_1x1_all -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/load_weights_1x1_all -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl load_weights_1x1_all -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/load_weights_1x1_all 
Execute       gen_rtl load_weights_1x1_all -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/load_weights_1x1_all 
Execute       syn_report -csynth -model load_weights_1x1_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weights_1x1_all_csynth.rpt 
Command       syn_report done; 0.299 sec.
Execute       syn_report -rtlxml -model load_weights_1x1_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/load_weights_1x1_all_csynth.xml 
Command       syn_report done; 0.136 sec.
Execute       syn_report -verbosereport -model load_weights_1x1_all -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.verbose.rpt 
Command       syn_report done; 2.347 sec.
Execute       db_write -model load_weights_1x1_all -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.adb 
Command       db_write done; 2.776 sec.
Execute       gen_tb_info load_weights_1x1_all -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pgconv64_1x1_1bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pgconv64_1x1_1bit -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pgconv64_1x1_1bit'.
Command       create_rtl_model done; 0.774 sec.
INFO: [HLS 200-111]  Elapsed time: 9.213 seconds; current allocated memory: 1.028 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pgconv64_1x1_1bit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/pgconv64_1x1_1bit -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl pgconv64_1x1_1bit -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/pgconv64_1x1_1bit 
Execute       gen_rtl pgconv64_1x1_1bit -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/pgconv64_1x1_1bit 
Execute       syn_report -csynth -model pgconv64_1x1_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/pgconv64_1x1_1bit_csynth.rpt 
Command       syn_report done; 0.283 sec.
Execute       syn_report -rtlxml -model pgconv64_1x1_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/pgconv64_1x1_1bit_csynth.xml 
Command       syn_report done; 0.143 sec.
Execute       syn_report -verbosereport -model pgconv64_1x1_1bit -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.verbose.rpt 
Command       syn_report done; 3.043 sec.
Execute       db_write -model pgconv64_1x1_1bit -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.adb 
Command       db_write done; 2.803 sec.
Execute       gen_tb_info pgconv64_1x1_1bit -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_bufs_organize_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_bufs_organize_ -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_15ns_6ns_5ns_19_1_1' to 'FracNet_mac_muladqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1pcA': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_bufs_organize_s'.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111]  Elapsed time: 9.371 seconds; current allocated memory: 1.049 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_bufs_organize_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/store_bufs_organize_s -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl store_bufs_organize_ -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/store_bufs_organize_s 
Execute       gen_rtl store_bufs_organize_ -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/store_bufs_organize_s 
Execute       syn_report -csynth -model store_bufs_organize_ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/store_bufs_organize_s_csynth.rpt 
Command       syn_report done; 1.021 sec.
Execute       syn_report -rtlxml -model store_bufs_organize_ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/store_bufs_organize_s_csynth.xml 
Command       syn_report done; 0.526 sec.
Execute       syn_report -verbosereport -model store_bufs_organize_ -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.verbose.rpt 
Command       syn_report done; 5.845 sec.
Execute       db_write -model store_bufs_organize_ -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.adb 
Command       db_write done; 5.934 sec.
Execute       gen_tb_info store_bufs_organize_ -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_engine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sum_engine.1 -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_engine_1'.
INFO: [HLS 200-111]  Elapsed time: 20.523 seconds; current allocated memory: 1.057 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl sum_engine.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/sum_engine_1 -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl sum_engine.1 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/sum_engine_1 
Execute       gen_rtl sum_engine.1 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/sum_engine_1 
Execute       syn_report -csynth -model sum_engine.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/sum_engine_1_csynth.rpt 
Execute       syn_report -rtlxml -model sum_engine.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/sum_engine_1_csynth.xml 
Execute       syn_report -verbosereport -model sum_engine.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.verbose.rpt 
Execute       db_write -model sum_engine.1 -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.adb 
Command       db_write done; 1.682 sec.
Execute       gen_tb_info sum_engine.1 -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool_7x7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model avgpool_7x7.1 -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool_7x7_1'.
INFO: [HLS 200-111]  Elapsed time: 2.786 seconds; current allocated memory: 1.058 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl avgpool_7x7.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/avgpool_7x7_1 -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl avgpool_7x7.1 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/avgpool_7x7_1 
Execute       gen_rtl avgpool_7x7.1 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/avgpool_7x7_1 
Execute       syn_report -csynth -model avgpool_7x7.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/avgpool_7x7_1_csynth.rpt 
Execute       syn_report -rtlxml -model avgpool_7x7.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/avgpool_7x7_1_csynth.xml 
Execute       syn_report -verbosereport -model avgpool_7x7.1 -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.verbose.rpt 
Command       syn_report done; 0.244 sec.
Execute       db_write -model avgpool_7x7.1 -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.adb 
Command       db_write done; 1.725 sec.
Execute       gen_tb_info avgpool_7x7.1 -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matmul -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mux_646_11_1_1' to 'FracNet_mux_646_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_12s_11s_23_1_1' to 'FracNet_mul_mul_1sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1sc4': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mux_646_1rcU': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
Command       create_rtl_model done; 0.746 sec.
INFO: [HLS 200-111]  Elapsed time: 3.787 seconds; current allocated memory: 1.069 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/matmul -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Execute       gen_rtl matmul -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/matmul 
Execute       gen_rtl matmul -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/matmul 
Execute       syn_report -csynth -model matmul -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/matmul_csynth.rpt 
Command       syn_report done; 0.687 sec.
Execute       syn_report -rtlxml -model matmul -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/matmul_csynth.xml 
Command       syn_report done; 0.357 sec.
Execute       syn_report -verbosereport -model matmul -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.verbose.rpt 
Command       syn_report done; 4.055 sec.
Execute       db_write -model matmul -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.adb 
Command       db_write done; 4.824 sec.
Execute       gen_tb_info matmul -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FracNet -vendor xilinx -mg_file C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/IMG' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/image_thermo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_1x1_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_3x3_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/weights_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/linear_weight_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/linear_bias_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR_buff_merge_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FracNet' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_0' to 'FracNet_bn_weighttde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_1' to 'FracNet_bn_weightudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_2' to 'FracNet_bn_weightvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_3' to 'FracNet_bn_weightwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_4' to 'FracNet_bn_weightxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_5' to 'FracNet_bn_weightyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_6' to 'FracNet_bn_weightzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_7' to 'FracNet_bn_weightAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_8' to 'FracNet_bn_weightBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_9' to 'FracNet_bn_weightCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_10' to 'FracNet_bn_weightDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_11' to 'FracNet_bn_weightEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_12' to 'FracNet_bn_weightFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_13' to 'FracNet_bn_weightGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_14' to 'FracNet_bn_weightHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_15' to 'FracNet_bn_weightIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_16' to 'FracNet_bn_weightJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_17' to 'FracNet_bn_weightKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_18' to 'FracNet_bn_weightLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_19' to 'FracNet_bn_weightMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_20' to 'FracNet_bn_weightNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_21' to 'FracNet_bn_weightOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_22' to 'FracNet_bn_weightPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_23' to 'FracNet_bn_weightQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_24' to 'FracNet_bn_weightRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_25' to 'FracNet_bn_weightShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_26' to 'FracNet_bn_weightThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_27' to 'FracNet_bn_weightUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_28' to 'FracNet_bn_weightVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_29' to 'FracNet_bn_weightWhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_30' to 'FracNet_bn_weightXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_weight_buf_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_weight_buf_V_31' to 'FracNet_bn_weightYie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_0' to 'FracNet_bn_bias_bZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_1' to 'FracNet_bn_bias_b0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_2' to 'FracNet_bn_bias_b1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_3' to 'FracNet_bn_bias_b2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_4' to 'FracNet_bn_bias_b3i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_5' to 'FracNet_bn_bias_b4jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_6' to 'FracNet_bn_bias_b5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_7' to 'FracNet_bn_bias_b6jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_8' to 'FracNet_bn_bias_b7jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_9' to 'FracNet_bn_bias_b8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_10' to 'FracNet_bn_bias_b9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_11' to 'FracNet_bn_bias_bbak' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_12' to 'FracNet_bn_bias_bbbk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_13' to 'FracNet_bn_bias_bbck' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_14' to 'FracNet_bn_bias_bbdk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_15' to 'FracNet_bn_bias_bbek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_16' to 'FracNet_bn_bias_bbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_17' to 'FracNet_bn_bias_bbgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_18' to 'FracNet_bn_bias_bbhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_19' to 'FracNet_bn_bias_bbil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_20' to 'FracNet_bn_bias_bbjl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_21' to 'FracNet_bn_bias_bbkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_22' to 'FracNet_bn_bias_bbll' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_23' to 'FracNet_bn_bias_bbml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_24' to 'FracNet_bn_bias_bbnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_25' to 'FracNet_bn_bias_bbom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_26' to 'FracNet_bn_bias_bbpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_27' to 'FracNet_bn_bias_bbqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_28' to 'FracNet_bn_bias_bbrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_29' to 'FracNet_bn_bias_bbsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_30' to 'FracNet_bn_bias_bbtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bn_bias_buf_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_bn_bias_buf_V_31' to 'FracNet_bn_bias_bbun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_0' to 'FracNet_FM_buf_acbvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_1' to 'FracNet_FM_buf_acbwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_2' to 'FracNet_FM_buf_acbxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_3' to 'FracNet_FM_buf_acbyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_4' to 'FracNet_FM_buf_acbzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_5' to 'FracNet_FM_buf_acbAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_6' to 'FracNet_FM_buf_acbBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_7' to 'FracNet_FM_buf_acbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_8' to 'FracNet_FM_buf_acbDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_9' to 'FracNet_FM_buf_acbEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_10' to 'FracNet_FM_buf_acbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_11' to 'FracNet_FM_buf_acbGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_12' to 'FracNet_FM_buf_acbHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_13' to 'FracNet_FM_buf_acbIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_14' to 'FracNet_FM_buf_acbJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_15' to 'FracNet_FM_buf_acbKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_16' to 'FracNet_FM_buf_acbLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_17' to 'FracNet_FM_buf_acbMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_18' to 'FracNet_FM_buf_acbNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_19' to 'FracNet_FM_buf_acbOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_20' to 'FracNet_FM_buf_acbPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_21' to 'FracNet_FM_buf_acbQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_22' to 'FracNet_FM_buf_acbRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_23' to 'FracNet_FM_buf_acbSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_24' to 'FracNet_FM_buf_acbTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_25' to 'FracNet_FM_buf_acbUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_26' to 'FracNet_FM_buf_acbVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_27' to 'FracNet_FM_buf_acbWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_28' to 'FracNet_FM_buf_acbXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_29' to 'FracNet_FM_buf_acbYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_30' to 'FracNet_FM_buf_acbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf_acc0_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf_acc0_V_31' to 'FracNet_FM_buf_acb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_0' to 'FracNet_pg_buf_alb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_1' to 'FracNet_pg_buf_alb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_2' to 'FracNet_pg_buf_alb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_3' to 'FracNet_pg_buf_alb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_4' to 'FracNet_pg_buf_alb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_5' to 'FracNet_pg_buf_alb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_6' to 'FracNet_pg_buf_alb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_7' to 'FracNet_pg_buf_alb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_8' to 'FracNet_pg_buf_alb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_9' to 'FracNet_pg_buf_alcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_10' to 'FracNet_pg_buf_alcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_11' to 'FracNet_pg_buf_alccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_12' to 'FracNet_pg_buf_alcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_13' to 'FracNet_pg_buf_alceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_14' to 'FracNet_pg_buf_alcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_15' to 'FracNet_pg_buf_alcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_16' to 'FracNet_pg_buf_alchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_17' to 'FracNet_pg_buf_alciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_18' to 'FracNet_pg_buf_alcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_19' to 'FracNet_pg_buf_alckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_20' to 'FracNet_pg_buf_alclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_21' to 'FracNet_pg_buf_alcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_22' to 'FracNet_pg_buf_alcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_23' to 'FracNet_pg_buf_alcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_24' to 'FracNet_pg_buf_alcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_25' to 'FracNet_pg_buf_alcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_26' to 'FracNet_pg_buf_alcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_27' to 'FracNet_pg_buf_alcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_28' to 'FracNet_pg_buf_alctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_29' to 'FracNet_pg_buf_alcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_30' to 'FracNet_pg_buf_alcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_31' to 'FracNet_pg_buf_alcwx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_0' to 'FracNet_weight_bucxx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_1' to 'FracNet_weight_bucyx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_2' to 'FracNet_weight_buczy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_3' to 'FracNet_weight_bucAy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_4' to 'FracNet_weight_bucBy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_5' to 'FracNet_weight_bucCy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_6' to 'FracNet_weight_bucDy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_7' to 'FracNet_weight_bucEy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_8' to 'FracNet_weight_bucFz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_9' to 'FracNet_weight_bucGz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_10' to 'FracNet_weight_bucHz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_11' to 'FracNet_weight_bucIz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_12' to 'FracNet_weight_bucJz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_13' to 'FracNet_weight_bucKz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_14' to 'FracNet_weight_bucLz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_15' to 'FracNet_weight_bucMA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_16' to 'FracNet_weight_bucNA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_17' to 'FracNet_weight_bucOA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_18' to 'FracNet_weight_bucPA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_19' to 'FracNet_weight_bucQA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_20' to 'FracNet_weight_bucRA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_21' to 'FracNet_weight_bucSB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_22' to 'FracNet_weight_bucTB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_23' to 'FracNet_weight_bucUB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_24' to 'FracNet_weight_bucVB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_25' to 'FracNet_weight_bucWB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_26' to 'FracNet_weight_bucXB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_27' to 'FracNet_weight_bucYC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_28' to 'FracNet_weight_bucZC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_29' to 'FracNet_weight_buc0C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_30' to 'FracNet_weight_buc1C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_3x3_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_3x3_V_31' to 'FracNet_weight_buc2C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_0' to 'FracNet_relu_shifc3C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_0' to 'FracNet_relu_shifc4D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_0' to 'FracNet_relu_weigc5D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_1' to 'FracNet_relu_shifc6D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_1' to 'FracNet_relu_shifc7D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_1' to 'FracNet_relu_weigc8D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_2' to 'FracNet_relu_shifc9D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_2' to 'FracNet_relu_shifdaE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_2' to 'FracNet_relu_weigdbE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_3' to 'FracNet_relu_shifdcE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_3' to 'FracNet_relu_shifddE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_3' to 'FracNet_relu_weigdeE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_4' to 'FracNet_relu_shifdfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_4' to 'FracNet_relu_shifdgE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_4' to 'FracNet_relu_weigdhF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_5' to 'FracNet_relu_shifdiF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_5' to 'FracNet_relu_shifdjF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_5' to 'FracNet_relu_weigdkF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_6' to 'FracNet_relu_shifdlF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_6' to 'FracNet_relu_shifdmF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_6' to 'FracNet_relu_weigdnG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_7' to 'FracNet_relu_shifdoG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_7' to 'FracNet_relu_shifdpG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_7' to 'FracNet_relu_weigdqG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_8' to 'FracNet_relu_shifdrG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_8' to 'FracNet_relu_shifdsG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_8' to 'FracNet_relu_weigdtH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_9' to 'FracNet_relu_shifduH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_9' to 'FracNet_relu_shifdvH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_9' to 'FracNet_relu_weigdwH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_10' to 'FracNet_relu_shifdxH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_10' to 'FracNet_relu_shifdyH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_10' to 'FracNet_relu_weigdzI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_11' to 'FracNet_relu_shifdAI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_11' to 'FracNet_relu_shifdBI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_11' to 'FracNet_relu_weigdCI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_12' to 'FracNet_relu_shifdDI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_12' to 'FracNet_relu_shifdEI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_12' to 'FracNet_relu_weigdFJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_13' to 'FracNet_relu_shifdGJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_13' to 'FracNet_relu_shifdHJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_13' to 'FracNet_relu_weigdIJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_14' to 'FracNet_relu_shifdJJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_14' to 'FracNet_relu_shifdKJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_14' to 'FracNet_relu_weigdLJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_15' to 'FracNet_relu_shifdMK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_15' to 'FracNet_relu_shifdNK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_15' to 'FracNet_relu_weigdOK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_16' to 'FracNet_relu_shifdPK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_16' to 'FracNet_relu_shifdQK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_16' to 'FracNet_relu_weigdRK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_17' to 'FracNet_relu_shifdSL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_17' to 'FracNet_relu_shifdTL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_17' to 'FracNet_relu_weigdUL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_18' to 'FracNet_relu_shifdVL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_18' to 'FracNet_relu_shifdWL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_18' to 'FracNet_relu_weigdXL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_19' to 'FracNet_relu_shifdYM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_19' to 'FracNet_relu_shifdZM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_19' to 'FracNet_relu_weigd0M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_20' to 'FracNet_relu_shifd1M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_20' to 'FracNet_relu_shifd2M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_20' to 'FracNet_relu_weigd3M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_21' to 'FracNet_relu_shifd4N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_21' to 'FracNet_relu_shifd5N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_21' to 'FracNet_relu_weigd6N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_22' to 'FracNet_relu_shifd7N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_22' to 'FracNet_relu_shifd8N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_22' to 'FracNet_relu_weigd9N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_23' to 'FracNet_relu_shifeaO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_23' to 'FracNet_relu_shifebO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_23' to 'FracNet_relu_weigecO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_24' to 'FracNet_relu_shifedO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_24' to 'FracNet_relu_shifeeO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_24' to 'FracNet_relu_weigefO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_25' to 'FracNet_relu_shifegO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_25' to 'FracNet_relu_shifehP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_25' to 'FracNet_relu_weigeiP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_26' to 'FracNet_relu_shifejP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_26' to 'FracNet_relu_shifekP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_26' to 'FracNet_relu_weigelP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_27' to 'FracNet_relu_shifemP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_27' to 'FracNet_relu_shifenQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_27' to 'FracNet_relu_weigeoQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_28' to 'FracNet_relu_shifepQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_28' to 'FracNet_relu_shifeqQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_28' to 'FracNet_relu_weigerQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_29' to 'FracNet_relu_shifesQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_29' to 'FracNet_relu_shifetR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_29' to 'FracNet_relu_weigeuR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_30' to 'FracNet_relu_shifevR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_30' to 'FracNet_relu_shifewR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_30' to 'FracNet_relu_weigexR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shiftx_buf_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shiftx_buf_V_31' to 'FracNet_relu_shifeyR' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_shifty_buf_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_shifty_buf_V_31' to 'FracNet_relu_shifezS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'relu_weight_buf_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_relu_weight_buf_V_31' to 'FracNet_relu_weigeAS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_10' to 'FracNet_FM_buf0_VeBS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_11' to 'FracNet_FM_buf0_VeCS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_12' to 'FracNet_FM_buf0_VeDS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_13' to 'FracNet_FM_buf0_VeES' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_14' to 'FracNet_FM_buf0_VeFT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_15' to 'FracNet_FM_buf0_VeGT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_16' to 'FracNet_FM_buf0_VeHT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_17' to 'FracNet_FM_buf0_VeIT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_18' to 'FracNet_FM_buf0_VeJT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_19' to 'FracNet_FM_buf0_VeKT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_20' to 'FracNet_FM_buf0_VeLT' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_21' to 'FracNet_FM_buf0_VeMU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_22' to 'FracNet_FM_buf0_VeNU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_23' to 'FracNet_FM_buf0_VeOU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_24' to 'FracNet_FM_buf0_VePU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_25' to 'FracNet_FM_buf0_VeQU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_26' to 'FracNet_FM_buf0_VeRU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_27' to 'FracNet_FM_buf0_VeSV' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_28' to 'FracNet_FM_buf0_VeTV' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_29' to 'FracNet_FM_buf0_VeUV' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_30' to 'FracNet_FM_buf0_VeVV' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'FM_buf0_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_FM_buf0_V_31' to 'FracNet_FM_buf0_VeWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_32' to 'FracNet_pg_buf_aleXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_33' to 'FracNet_pg_buf_aleYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_34' to 'FracNet_pg_buf_aleZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_35' to 'FracNet_pg_buf_ale0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_36' to 'FracNet_pg_buf_ale1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_37' to 'FracNet_pg_buf_ale2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_38' to 'FracNet_pg_buf_ale3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_39' to 'FracNet_pg_buf_ale4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_40' to 'FracNet_pg_buf_ale5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_41' to 'FracNet_pg_buf_ale6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_42' to 'FracNet_pg_buf_ale7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_43' to 'FracNet_pg_buf_ale8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_44' to 'FracNet_pg_buf_ale9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_45' to 'FracNet_pg_buf_alfaY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_46' to 'FracNet_pg_buf_alfbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_47' to 'FracNet_pg_buf_alfcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_48' to 'FracNet_pg_buf_alfdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_49' to 'FracNet_pg_buf_alfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_50' to 'FracNet_pg_buf_alffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_51' to 'FracNet_pg_buf_alfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_52' to 'FracNet_pg_buf_alfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_53' to 'FracNet_pg_buf_alfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_54' to 'FracNet_pg_buf_alfjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_55' to 'FracNet_pg_buf_alfkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_56' to 'FracNet_pg_buf_alflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_57' to 'FracNet_pg_buf_alfmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_58' to 'FracNet_pg_buf_alfn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_59' to 'FracNet_pg_buf_alfo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_60' to 'FracNet_pg_buf_alfp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_61' to 'FracNet_pg_buf_alfq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_62' to 'FracNet_pg_buf_alfr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_pg_buf_all_V_63' to 'FracNet_pg_buf_alfs0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'pg_buf0_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_0' to 'FracNet_weight_buft1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_1' to 'FracNet_weight_bufu1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_2' to 'FracNet_weight_bufv1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_3' to 'FracNet_weight_bufw1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_4' to 'FracNet_weight_bufx1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_5' to 'FracNet_weight_bufy1' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_6' to 'FracNet_weight_bufz2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_7' to 'FracNet_weight_bufA2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_8' to 'FracNet_weight_bufB2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_9' to 'FracNet_weight_bufC2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_10' to 'FracNet_weight_bufD2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_11' to 'FracNet_weight_bufE2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_12' to 'FracNet_weight_bufF3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_13' to 'FracNet_weight_bufG3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_14' to 'FracNet_weight_bufH3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_15' to 'FracNet_weight_bufI3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_16' to 'FracNet_weight_bufJ3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_17' to 'FracNet_weight_bufK3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_18' to 'FracNet_weight_bufL3' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_19' to 'FracNet_weight_bufM4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_20' to 'FracNet_weight_bufN4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_21' to 'FracNet_weight_bufO4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_22' to 'FracNet_weight_bufP4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_23' to 'FracNet_weight_bufQ4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_24' to 'FracNet_weight_bufR4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_25' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_25' to 'FracNet_weight_bufS5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_26' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_26' to 'FracNet_weight_bufT5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_27' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_27' to 'FracNet_weight_bufU5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_28' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_28' to 'FracNet_weight_bufV5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_29' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_29' to 'FracNet_weight_bufW5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_30' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_30' to 'FracNet_weight_bufX5' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weight_buf_1x1_V_31' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'FracNet_weight_buf_1x1_V_31' to 'FracNet_weight_bufY6' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_thermo_V', 'conv_weight_1x1_all_V', 'conv_weight_3x3_all_V', 'weights_all_V', 'linear_weight_all_V', 'linear_bias_all_V', 'DDR_buff_merge_V' and 'out_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_0_V' to 'FracNet_conv1_weifZ6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_1_V' to 'FracNet_conv1_weif06' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_2_V' to 'FracNet_conv1_weif16' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_3_V' to 'FracNet_conv1_weif26' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_4_V' to 'FracNet_conv1_weif36' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_5_V' to 'FracNet_conv1_weif47' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_6_V' to 'FracNet_conv1_weif57' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_7_V' to 'FracNet_conv1_weif67' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_8_V' to 'FracNet_conv1_weif77' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_9_V' to 'FracNet_conv1_weif87' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_10_V' to 'FracNet_conv1_weif97' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_11_V' to 'FracNet_conv1_weiga8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_12_V' to 'FracNet_conv1_weigb8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_13_V' to 'FracNet_conv1_weigc8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_14_V' to 'FracNet_conv1_weigd8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_15_V' to 'FracNet_conv1_weige8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_16_V' to 'FracNet_conv1_weigf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_17_V' to 'FracNet_conv1_weigg8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_18_V' to 'FracNet_conv1_weigh9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_19_V' to 'FracNet_conv1_weigi9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_20_V' to 'FracNet_conv1_weigj9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_21_V' to 'FracNet_conv1_weigk9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_22_V' to 'FracNet_conv1_weigl9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_23_V' to 'FracNet_conv1_weigm9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_24_V' to 'FracNet_conv1_weignb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_25_V' to 'FracNet_conv1_weigob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_26_V' to 'FracNet_conv1_weigpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_27_V' to 'FracNet_conv1_weigqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_28_V' to 'FracNet_conv1_weigrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_29_V' to 'FracNet_conv1_weigsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_30_V' to 'FracNet_conv1_weigtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_weights_31_V' to 'FracNet_conv1_weigub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_img0_V' to 'FracNet_conv1_imggvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_conv1_img1_V' to 'FracNet_conv1_imggwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_fadd_32ns_32ns_32_10_full_dsp_1' to 'FracNet_fadd_32nsgxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mux_104_32_1_1' to 'FracNet_mux_104_3gyb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'FracNet' is 7151 from HDL expression: (1'b1 == ap_CS_fsm_state331)
INFO: [RTGEN 206-100] Generating core module 'FracNet_fadd_32nsgxb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mux_104_3gyb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FracNet'.
Command       create_rtl_model done; 126.45 sec.
INFO: [HLS 200-111]  Elapsed time: 140.769 seconds; current allocated memory: 1.129 GB.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl FracNet -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/systemc/FracNet -synmodules load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet 
Command       gen_rtl done; 0.316 sec.
Execute       gen_rtl FracNet -istop -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/vhdl/FracNet 
Command       gen_rtl done; 2.475 sec.
Execute       gen_rtl FracNet -istop -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/verilog/FracNet 
Command       gen_rtl done; 1.275 sec.
Execute       syn_report -csynth -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/FracNet_csynth.rpt 
Command       syn_report done; 1.171 sec.
Execute       syn_report -rtlxml -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/syn/report/FracNet_csynth.xml 
Command       syn_report done; 1.079 sec.
Execute       syn_report -verbosereport -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.verbose.rpt 
Command       syn_report done; 18.667 sec.
Execute       db_write -model FracNet -f -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.adb 
Command       db_write done; 11.319 sec.
Execute       gen_tb_info FracNet -p C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet 
Command       gen_tb_info done; 0.123 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
Execute       syn_report -designview -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.design.xml 
Command       syn_report done; 6.29 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FracNet -o C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks FracNet 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain FracNet 
INFO-FLOW: Model list for RTL component generation: load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_ sum_engine.1 avgpool_7x7.1 matmul FracNet
INFO-FLOW: Handling components in module [load_input] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
INFO-FLOW: Found component FracNet_urem_7ns_bkb.
INFO-FLOW: Append model FracNet_urem_7ns_bkb
INFO-FLOW: Found component FracNet_mac_muladcud.
INFO-FLOW: Append model FracNet_mac_muladcud
INFO-FLOW: Found component FracNet_mac_muladdEe.
INFO-FLOW: Append model FracNet_mac_muladdEe
INFO-FLOW: Handling components in module [compute_engine_16] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
INFO-FLOW: Found component compute_engine_16eOg.
INFO-FLOW: Append model compute_engine_16eOg
INFO-FLOW: Handling components in module [sum_engine] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
INFO-FLOW: Handling components in module [batch_norm] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
INFO-FLOW: Found component FracNet_mul_mul_8fYi.
INFO-FLOW: Append model FracNet_mul_mul_8fYi
INFO-FLOW: Handling components in module [biconv16] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
INFO-FLOW: Handling components in module [copy_input_layer_buf] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladg8j.
INFO-FLOW: Append model FracNet_mac_muladg8j
INFO-FLOW: Handling components in module [load_weight_3x3_from] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
INFO-FLOW: Handling components in module [load_weights_3x3_all] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
INFO-FLOW: Handling components in module [load_buf_from_DDR] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
INFO-FLOW: Found component FracNet_urem_6ns_hbi.
INFO-FLOW: Append model FracNet_urem_6ns_hbi
INFO-FLOW: Found component FracNet_mul_mul_1ibs.
INFO-FLOW: Append model FracNet_mul_mul_1ibs
INFO-FLOW: Found component FracNet_mac_muladjbC.
INFO-FLOW: Append model FracNet_mac_muladjbC
INFO-FLOW: Handling components in module [load_buf_from_buf_al] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladkbM.
INFO-FLOW: Append model FracNet_mac_muladkbM
INFO-FLOW: Handling components in module [compute_engine_64] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
INFO-FLOW: Found component compute_engine_64lbW.
INFO-FLOW: Append model compute_engine_64lbW
INFO-FLOW: Handling components in module [relu] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladmb6.
INFO-FLOW: Append model FracNet_mac_muladmb6
INFO-FLOW: Handling components in module [pgconv64_1bit] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
INFO-FLOW: Found component FracNet_mux_94_64ncg.
INFO-FLOW: Append model FracNet_mux_94_64ncg
INFO-FLOW: Handling components in module [store_bufs_organize] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
INFO-FLOW: Found component FracNet_mul_mul_1ocq.
INFO-FLOW: Append model FracNet_mul_mul_1ocq
INFO-FLOW: Found component FracNet_mul_mul_1pcA.
INFO-FLOW: Append model FracNet_mul_mul_1pcA
INFO-FLOW: Handling components in module [load_weight_1x1_from] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
INFO-FLOW: Handling components in module [load_weights_1x1_all] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
INFO-FLOW: Handling components in module [pgconv64_1x1_1bit] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
INFO-FLOW: Handling components in module [store_bufs_organize_s] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladqcK.
INFO-FLOW: Append model FracNet_mac_muladqcK
INFO-FLOW: Handling components in module [sum_engine_1] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
INFO-FLOW: Handling components in module [avgpool_7x7_1] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
INFO-FLOW: Handling components in module [matmul] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
INFO-FLOW: Found component FracNet_mux_646_1rcU.
INFO-FLOW: Append model FracNet_mux_646_1rcU
INFO-FLOW: Found component FracNet_mul_mul_1sc4.
INFO-FLOW: Append model FracNet_mul_mul_1sc4
INFO-FLOW: Handling components in module [FracNet] ... 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
INFO-FLOW: Found component FracNet_fadd_32nsgxb.
INFO-FLOW: Append model FracNet_fadd_32nsgxb
INFO-FLOW: Found component FracNet_mux_104_3gyb.
INFO-FLOW: Append model FracNet_mux_104_3gyb
INFO-FLOW: Found component FracNet_bn_weighttde.
INFO-FLOW: Append model FracNet_bn_weighttde
INFO-FLOW: Found component FracNet_FM_buf_acbvn.
INFO-FLOW: Append model FracNet_FM_buf_acbvn
INFO-FLOW: Found component FracNet_FM_buf_acbCo.
INFO-FLOW: Append model FracNet_FM_buf_acbCo
INFO-FLOW: Found component FracNet_pg_buf_alb1s.
INFO-FLOW: Append model FracNet_pg_buf_alb1s
INFO-FLOW: Found component FracNet_weight_bucxx.
INFO-FLOW: Append model FracNet_weight_bucxx
INFO-FLOW: Found component FracNet_relu_shifc3C.
INFO-FLOW: Append model FracNet_relu_shifc3C
INFO-FLOW: Found component FracNet_FM_buf0_V_0.
INFO-FLOW: Append model FracNet_FM_buf0_V_0
INFO-FLOW: Found component FracNet_pg_buf0_V_0.
INFO-FLOW: Append model FracNet_pg_buf0_V_0
INFO-FLOW: Found component FracNet_weight_buft1.
INFO-FLOW: Append model FracNet_weight_buft1
INFO-FLOW: Found component FracNet_conv1_weifZ6.
INFO-FLOW: Append model FracNet_conv1_weifZ6
INFO-FLOW: Found component FracNet_conv1_imggvb.
INFO-FLOW: Append model FracNet_conv1_imggvb
INFO-FLOW: Found component FracNet_out_buf_V.
INFO-FLOW: Append model FracNet_out_buf_V
INFO-FLOW: Found component FracNet_AXILiteS_s_axi.
INFO-FLOW: Append model FracNet_AXILiteS_s_axi
INFO-FLOW: Found component FracNet_IMG_m_axi.
INFO-FLOW: Append model FracNet_IMG_m_axi
INFO-FLOW: Found component FracNet_BUS512_m_axi.
INFO-FLOW: Append model FracNet_BUS512_m_axi
INFO-FLOW: Found component FracNet_DDR512_m_axi.
INFO-FLOW: Append model FracNet_DDR512_m_axi
INFO-FLOW: Found component FracNet_BUS32_m_axi.
INFO-FLOW: Append model FracNet_BUS32_m_axi
INFO-FLOW: Append model load_input
INFO-FLOW: Append model compute_engine_16
INFO-FLOW: Append model sum_engine
INFO-FLOW: Append model batch_norm
INFO-FLOW: Append model biconv16
INFO-FLOW: Append model copy_input_layer_buf
INFO-FLOW: Append model load_weight_3x3_from
INFO-FLOW: Append model load_weights_3x3_all
INFO-FLOW: Append model load_buf_from_DDR
INFO-FLOW: Append model load_buf_from_buf_al
INFO-FLOW: Append model compute_engine_64
INFO-FLOW: Append model relu
INFO-FLOW: Append model pgconv64_1bit
INFO-FLOW: Append model store_bufs_organize
INFO-FLOW: Append model load_weight_1x1_from
INFO-FLOW: Append model load_weights_1x1_all
INFO-FLOW: Append model pgconv64_1x1_1bit
INFO-FLOW: Append model store_bufs_organize_s
INFO-FLOW: Append model sum_engine_1
INFO-FLOW: Append model avgpool_7x7_1
INFO-FLOW: Append model matmul
INFO-FLOW: Append model FracNet
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FracNet_urem_7ns_bkb FracNet_mac_muladcud FracNet_mac_muladdEe compute_engine_16eOg FracNet_mul_mul_8fYi FracNet_mac_muladg8j FracNet_urem_6ns_hbi FracNet_mul_mul_1ibs FracNet_mac_muladjbC FracNet_mac_muladkbM compute_engine_64lbW FracNet_mac_muladmb6 FracNet_mux_94_64ncg FracNet_mul_mul_1ocq FracNet_mul_mul_1pcA FracNet_mac_muladqcK FracNet_mux_646_1rcU FracNet_mul_mul_1sc4 FracNet_fadd_32nsgxb FracNet_mux_104_3gyb FracNet_bn_weighttde FracNet_FM_buf_acbvn FracNet_FM_buf_acbCo FracNet_pg_buf_alb1s FracNet_weight_bucxx FracNet_relu_shifc3C FracNet_FM_buf0_V_0 FracNet_pg_buf0_V_0 FracNet_weight_buft1 FracNet_conv1_weifZ6 FracNet_conv1_imggvb FracNet_out_buf_V FracNet_AXILiteS_s_axi FracNet_IMG_m_axi FracNet_BUS512_m_axi FracNet_DDR512_m_axi FracNet_BUS32_m_axi load_input compute_engine_16 sum_engine batch_norm biconv16 copy_input_layer_buf load_weight_3x3_from load_weights_3x3_all load_buf_from_DDR load_buf_from_buf_al compute_engine_64 relu pgconv64_1bit store_bufs_organize load_weight_1x1_from load_weights_1x1_all pgconv64_1x1_1bit store_bufs_organize_s sum_engine_1 avgpool_7x7_1 matmul FracNet
INFO-FLOW: To file: write model FracNet_urem_7ns_bkb
INFO-FLOW: To file: write model FracNet_mac_muladcud
INFO-FLOW: To file: write model FracNet_mac_muladdEe
INFO-FLOW: To file: write model compute_engine_16eOg
INFO-FLOW: To file: write model FracNet_mul_mul_8fYi
INFO-FLOW: To file: write model FracNet_mac_muladg8j
INFO-FLOW: To file: write model FracNet_urem_6ns_hbi
INFO-FLOW: To file: write model FracNet_mul_mul_1ibs
INFO-FLOW: To file: write model FracNet_mac_muladjbC
INFO-FLOW: To file: write model FracNet_mac_muladkbM
INFO-FLOW: To file: write model compute_engine_64lbW
INFO-FLOW: To file: write model FracNet_mac_muladmb6
INFO-FLOW: To file: write model FracNet_mux_94_64ncg
INFO-FLOW: To file: write model FracNet_mul_mul_1ocq
INFO-FLOW: To file: write model FracNet_mul_mul_1pcA
INFO-FLOW: To file: write model FracNet_mac_muladqcK
INFO-FLOW: To file: write model FracNet_mux_646_1rcU
INFO-FLOW: To file: write model FracNet_mul_mul_1sc4
INFO-FLOW: To file: write model FracNet_fadd_32nsgxb
INFO-FLOW: To file: write model FracNet_mux_104_3gyb
INFO-FLOW: To file: write model FracNet_bn_weighttde
INFO-FLOW: To file: write model FracNet_FM_buf_acbvn
INFO-FLOW: To file: write model FracNet_FM_buf_acbCo
INFO-FLOW: To file: write model FracNet_pg_buf_alb1s
INFO-FLOW: To file: write model FracNet_weight_bucxx
INFO-FLOW: To file: write model FracNet_relu_shifc3C
INFO-FLOW: To file: write model FracNet_FM_buf0_V_0
INFO-FLOW: To file: write model FracNet_pg_buf0_V_0
INFO-FLOW: To file: write model FracNet_weight_buft1
INFO-FLOW: To file: write model FracNet_conv1_weifZ6
INFO-FLOW: To file: write model FracNet_conv1_imggvb
INFO-FLOW: To file: write model FracNet_out_buf_V
INFO-FLOW: To file: write model FracNet_AXILiteS_s_axi
INFO-FLOW: To file: write model FracNet_IMG_m_axi
INFO-FLOW: To file: write model FracNet_BUS512_m_axi
INFO-FLOW: To file: write model FracNet_DDR512_m_axi
INFO-FLOW: To file: write model FracNet_BUS32_m_axi
INFO-FLOW: To file: write model load_input
INFO-FLOW: To file: write model compute_engine_16
INFO-FLOW: To file: write model sum_engine
INFO-FLOW: To file: write model batch_norm
INFO-FLOW: To file: write model biconv16
INFO-FLOW: To file: write model copy_input_layer_buf
INFO-FLOW: To file: write model load_weight_3x3_from
INFO-FLOW: To file: write model load_weights_3x3_all
INFO-FLOW: To file: write model load_buf_from_DDR
INFO-FLOW: To file: write model load_buf_from_buf_al
INFO-FLOW: To file: write model compute_engine_64
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model pgconv64_1bit
INFO-FLOW: To file: write model store_bufs_organize
INFO-FLOW: To file: write model load_weight_1x1_from
INFO-FLOW: To file: write model load_weights_1x1_all
INFO-FLOW: To file: write model pgconv64_1x1_1bit
INFO-FLOW: To file: write model store_bufs_organize_s
INFO-FLOW: To file: write model sum_engine_1
INFO-FLOW: To file: write model avgpool_7x7_1
INFO-FLOW: To file: write model matmul
INFO-FLOW: To file: write model FracNet
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model FracNet -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 193.07 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.197 sec.
Command       ap_source done; 0.197 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_urem_7ns_bkb_div'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.268 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'compute_engine_16eOg_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.241 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_urem_6ns_hbi_div'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.245 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.105 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'compute_engine_64lbW_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.614 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.135 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.128 sec.
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_bn_weighttde_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_FM_buf_acbvn_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_FM_buf_acbCo_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_pg_buf_alb1s_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_weight_bucxx_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_relu_shifc3C_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_FM_buf0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_pg_buf0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_weight_buft1_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_conv1_weifZ6_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_conv1_imggvb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_out_buf_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 1.918 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.134 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FracNet xml_exists=0
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.199 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=59 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
Execute       sc_get_clocks FracNet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/impl/misc/FracNet_ap_fadd_8_full_dsp_32_ip.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:41:27 ; elapsed = 00:44:20 . Memory (MB): peak = 1755.637 ; gain = 1665.445
INFO: [VHDL 208-304] Generating VHDL RTL for FracNet.
INFO: [VLOG 209-307] Generating Verilog RTL for FracNet.
Command     autosyn done; 646.47 sec.
Command   csynth_design done; 2657.92 sec.
Command ap_source done; 2659.69 sec.
Execute cleanup_all 
Command cleanup_all done; 0.8 sec.
INFO-FLOW: Workspace C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2 opened at Mon Sep 14 09:37:26 -0500 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.156 sec.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.941 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.148 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.441 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.129 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FracNet xml_exists=1
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command     ap_source done; 0.235 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/biconv16.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/copy_input_layer_buf.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_3x3_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_3x3_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_DDR.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_buf_from_buf_al.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/compute_engine_64.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weight_1x1_from.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/load_weights_1x1_all.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/pgconv64_1x1_1bit.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/store_bufs_organize_s.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/sum_engine_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/avgpool_7x7_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/matmul.compgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FracNet
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FracNet
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.constraint.tcl 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     ap_source done; 0.134 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/Aperture/Git/ReActNetHLS_test_64_boo/model/solution2/impl/ip/pack.bat
Command   export_design done; 271.291 sec.
Command ap_source done; 272.74 sec.
Execute cleanup_all 
