<stg><name>HLS_CISR_spmv_accel</name>


<trans_list>

<trans id="201" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="cmd_start_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln49 = br i1 %cmd_start_read, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln51 = store i32 0, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln53 = br void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %slot_id = phi i3 %add_ln53, void %.split810, i3 0, void

]]></Node>
<StgValue><ssdm name="slot_id"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln53 = add i3 %slot_id, i3 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln53 = icmp_eq  i3 %slot_id, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln53 = br i1 %icmp_ln53, void %.split8, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
.split8:0 %slot_id_cast = zext i3 %slot_id

]]></Node>
<StgValue><ssdm name="slot_id_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split8:1 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
.split8:2 %zext_ln62 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:3 %row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:4 %or_ln62 = or i4 %tmp_3, i4 1

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split8:5 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:6 %row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:7 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="3">
<![CDATA[
.split8:8 %trunc_ln55 = trunc i3 %slot_id

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split8:9 %switch_ln55 = switch i2 %trunc_ln55, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:0 %store_ln55 = store i32 0, i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:1 %store_ln56 = store i32 0, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:2 %store_ln57 = store i32 0, i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch26:3 %br_ln0 = br void %.split810

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:0 %store_ln55 = store i32 0, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:1 %store_ln56 = store i32 0, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:2 %store_ln57 = store i32 0, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch25:3 %br_ln0 = br void %.split810

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:0 %store_ln55 = store i32 0, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:1 %store_ln56 = store i32 0, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:2 %store_ln57 = store i32 0, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch24:3 %br_ln0 = br void %.split810

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:0 %store_ln55 = store i32 0, i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:1 %store_ln56 = store i32 0, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:2 %store_ln57 = store i32 0, i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch27:3 %br_ln0 = br void %.split810

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split810:0 %slot_row_id_addr = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id_cast

]]></Node>
<StgValue><ssdm name="slot_row_id_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.split810:1 %store_ln58 = store i32 0, i2 %slot_row_id_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split810:2 %store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split810:3 %store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_3

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.split810:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0 %slot_arr_row_len_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %slot_arr_row_len

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_read"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %icmp_ln75 = icmp_eq  i32 %slot_arr_row_len_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %slot_id_1 = phi i3 0, void %.loopexit, i3 %add_ln70, void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="slot_id_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln70 = add i3 %slot_id_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln70 = icmp_eq  i3 %slot_id_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln70 = br i1 %icmp_ln70, void %.split4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="3">
<![CDATA[
.split4:0 %trunc_ln78 = trunc i3 %slot_id_1

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:1 %shl_ln70 = shl i3 %slot_id_1, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln70"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.split4:3 %slot_counter_0_load = load i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="slot_counter_0_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.split4:4 %slot_counter_1_load = load i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="slot_counter_1_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.split4:5 %slot_counter_2_load = load i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="slot_counter_2_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.split4:6 %slot_counter_3_load = load i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="slot_counter_3_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split4:7 %slot_row_count = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_counter_0_load, i32 %slot_counter_1_load, i32 %slot_counter_2_load, i32 %slot_counter_3_load, i2 %trunc_ln78

]]></Node>
<StgValue><ssdm name="slot_row_count"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:8 %br_ln75 = br i1 %icmp_ln75, void, void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="32">
<![CDATA[
:0 %trunc_ln78_1 = trunc i32 %slot_row_count

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln78 = add i3 %shl_ln70, i3 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln78 = zext i3 %add_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4 %store_ln78 = store i32 %slot_arr_row_len_read, i3 %row_len_slot_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln79 = add i32 %slot_row_count, i32 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:6 %switch_ln79 = switch i2 %trunc_ln78, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch22:0 %store_ln79 = store i32 %add_ln79, i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch21:0 %store_ln79 = store i32 %add_ln79, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln79 = store i32 %add_ln79, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch23:0 %store_ln79 = store i32 %add_ln79, i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln80 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %slot_id2 = phi i3 %add_ln87, void %.split2._crit_edge, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="slot_id2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %add_ln87 = add i3 %slot_id2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln87 = icmp_eq  i3 %slot_id2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln87 = br i1 %icmp_ln87, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="3">
<![CDATA[
.split2:0 %slot_id2_cast = zext i3 %slot_id2

]]></Node>
<StgValue><ssdm name="slot_id2_cast"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="3">
<![CDATA[
.split2:1 %trunc_ln96 = trunc i3 %slot_id2

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:2 %shl_ln87 = shl i3 %slot_id2, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln87"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:3 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.split2:4 %slot_row_counter_0_load = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
.split2:5 %slot_row_counter_1_load = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
.split2:6 %slot_row_counter_2_load = load i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="slot_row_counter_2_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.split2:7 %slot_row_counter_3_load = load i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="slot_row_counter_3_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split2:8 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load, i32 %slot_row_counter_1_load, i32 %slot_row_counter_2_load, i32 %slot_row_counter_3_load, i2 %trunc_ln96

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:9 %icmp_ln93 = icmp_eq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:10 %br_ln93 = br i1 %icmp_ln93, void %.split2._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:0 %slot_row_len_id_0_load = load i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="slot_row_len_id_0_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:1 %slot_row_len_id_1_load = load i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="slot_row_len_id_1_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:2 %slot_row_len_id_2_load = load i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="slot_row_len_id_2_load"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:3 %slot_row_len_id_3_load = load i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="slot_row_len_id_3_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:4 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln96

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="32">
<![CDATA[
:5 %trunc_ln96_1 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %add_ln96 = add i3 %shl_ln87, i3 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="3">
<![CDATA[
:7 %zext_ln96 = zext i3 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
:9 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %add_ln97 = add i32 %tmp_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:11 %switch_ln96 = switch i2 %trunc_ln96, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln96"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch14:1 %store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch13:1 %store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch12:1 %store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch15:1 %store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %max_row_id_load = load i32 %max_row_id

]]></Node>
<StgValue><ssdm name="max_row_id_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %slot_row_id_addr_1 = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id2_cast

]]></Node>
<StgValue><ssdm name="slot_row_id_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:2 %store_ln100 = store i32 %max_row_id_load, i2 %slot_row_id_addr_1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln101 = add i32 %max_row_id_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:4 %store_ln101 = store i32 %add_ln101, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln103 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.split2._crit_edge:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
:9 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:0 %slot_data_arr_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %slot_data_arr

]]></Node>
<StgValue><ssdm name="slot_data_arr_read"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader:1 %trunc_ln118 = trunc i64 %slot_data_arr_read

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %matrix_val = bitcast i32 %trunc_ln118

]]></Node>
<StgValue><ssdm name="matrix_val"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %inp_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %inp_vec

]]></Node>
<StgValue><ssdm name="inp_vec_read"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4 %bitcast_ln126 = bitcast i32 %inp_vec_read

]]></Node>
<StgValue><ssdm name="bitcast_ln126"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5 %mul = fmul i32 %matrix_val, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5 %mul = fmul i32 %matrix_val, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5 %mul = fmul i32 %matrix_val, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5 %mul = fmul i32 %matrix_val, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln114 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %slot_id3 = phi i3 %add_ln114, void %.split15, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="slot_id3"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln114 = add i3 %slot_id3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln114 = icmp_eq  i3 %slot_id3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln114 = br i1 %icmp_ln114, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="3">
<![CDATA[
.split:6 %trunc_ln127 = trunc i3 %slot_id3

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
.split:7 %slot_row_counter_0_load_1 = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load_1"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
.split:8 %slot_row_counter_1_load_1 = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load_1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
.split:9 %slot_row_counter_2_load_1 = load i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="slot_row_counter_2_load_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
.split:10 %slot_row_counter_3_load_1 = load i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="slot_row_counter_3_load_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:11 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln127

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:12 %add_ln127 = add i32 %tmp_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:13 %switch_ln127 = switch i2 %trunc_ln127, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln127 = br void %.split15

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln127 = br void %.split15

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln127 = br void %.split15

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln127" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln127 = br void %.split15

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.split15:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:1 %output_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_vec

]]></Node>
<StgValue><ssdm name="output_vec_read"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
.split:2 %bitcast_ln126_1 = bitcast i32 %output_vec_read

]]></Node>
<StgValue><ssdm name="bitcast_ln126_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %add = fadd i32 %bitcast_ln126_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %add = fadd i32 %bitcast_ln126_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %add = fadd i32 %bitcast_ln126_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %add = fadd i32 %bitcast_ln126_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %add = fadd i32 %bitcast_ln126_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %bitcast_ln126_2 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln126_2"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:5 %write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_vec, i32 %bitcast_ln126_2

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0">
<![CDATA[
:0 %ret_ln136 = ret

]]></Node>
<StgValue><ssdm name="ret_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="247" name="cmd_start" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmd_start"/></StgValue>
</port>
<port id="248" name="inp_vec" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inp_vec"/></StgValue>
</port>
<port id="249" name="slot_data_arr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_data_arr"/></StgValue>
</port>
<port id="250" name="slot_arr_row_len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_arr_row_len"/></StgValue>
</port>
<port id="251" name="output_vec" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_vec"/></StgValue>
</port>
<port id="252" name="max_row_id" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_row_id"/></StgValue>
</port>
<port id="253" name="slot_row_id" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="slot_row_id"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="254" name="row_len_slot_arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
<port id="255" name="slot_counter_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_0"/></StgValue>
</port>
<port id="256" name="slot_counter_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_1"/></StgValue>
</port>
<port id="257" name="slot_counter_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_2"/></StgValue>
</port>
<port id="258" name="slot_counter_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_3"/></StgValue>
</port>
<port id="259" name="slot_row_counter_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</port>
<port id="260" name="slot_row_counter_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</port>
<port id="261" name="slot_row_counter_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_2"/></StgValue>
</port>
<port id="262" name="slot_row_counter_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_3"/></StgValue>
</port>
<port id="263" name="slot_row_len_id_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</port>
<port id="264" name="slot_row_len_id_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</port>
<port id="265" name="slot_row_len_id_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_2"/></StgValue>
</port>
<port id="266" name="slot_row_len_id_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="268" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="267" toId="19">
</dataflow>
<dataflow id="270" from="empty_4" to="spectopmodule_ln0" fromId="269" toId="19">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="271" toId="20">
</dataflow>
<dataflow id="273" from="cmd_start" to="specbitsmap_ln0" fromId="247" toId="20">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="274" toId="21">
</dataflow>
<dataflow id="276" from="cmd_start" to="specinterface_ln0" fromId="247" toId="21">
</dataflow>
<dataflow id="278" from="empty_2" to="specinterface_ln0" fromId="277" toId="21">
</dataflow>
<dataflow id="280" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="281" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="283" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="284" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="285" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="286" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="287" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="288" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="289" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="290" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="291" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="292" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="293" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="294" from="empty_3" to="specinterface_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="271" toId="22">
</dataflow>
<dataflow id="296" from="inp_vec" to="specbitsmap_ln0" fromId="248" toId="22">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="274" toId="23">
</dataflow>
<dataflow id="298" from="inp_vec" to="specinterface_ln0" fromId="248" toId="23">
</dataflow>
<dataflow id="299" from="empty_2" to="specinterface_ln0" fromId="277" toId="23">
</dataflow>
<dataflow id="300" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="301" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="302" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="303" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="304" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="305" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="306" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="307" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="308" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="309" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="310" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="311" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="312" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="313" from="empty_3" to="specinterface_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="271" toId="24">
</dataflow>
<dataflow id="315" from="slot_data_arr" to="specbitsmap_ln0" fromId="249" toId="24">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="274" toId="25">
</dataflow>
<dataflow id="317" from="slot_data_arr" to="specinterface_ln0" fromId="249" toId="25">
</dataflow>
<dataflow id="318" from="empty_2" to="specinterface_ln0" fromId="277" toId="25">
</dataflow>
<dataflow id="319" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="320" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="321" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="322" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="323" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="324" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="325" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="326" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="327" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="328" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="329" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="330" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="331" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="332" from="empty_3" to="specinterface_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="271" toId="26">
</dataflow>
<dataflow id="334" from="slot_arr_row_len" to="specbitsmap_ln0" fromId="250" toId="26">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="274" toId="27">
</dataflow>
<dataflow id="336" from="slot_arr_row_len" to="specinterface_ln0" fromId="250" toId="27">
</dataflow>
<dataflow id="337" from="empty_2" to="specinterface_ln0" fromId="277" toId="27">
</dataflow>
<dataflow id="338" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="339" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="340" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="341" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="342" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="343" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="344" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="345" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="346" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="347" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="348" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="349" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="350" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="351" from="empty_3" to="specinterface_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="271" toId="28">
</dataflow>
<dataflow id="353" from="output_vec" to="specbitsmap_ln0" fromId="251" toId="28">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="274" toId="29">
</dataflow>
<dataflow id="355" from="output_vec" to="specinterface_ln0" fromId="251" toId="29">
</dataflow>
<dataflow id="356" from="empty_2" to="specinterface_ln0" fromId="277" toId="29">
</dataflow>
<dataflow id="357" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="358" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="359" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="360" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="361" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="362" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="363" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="364" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="365" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="366" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="367" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="368" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="369" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="370" from="empty_3" to="specinterface_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="372" from="_ssdm_op_Read.ap_auto.i1" to="cmd_start_read" fromId="371" toId="30">
</dataflow>
<dataflow id="373" from="cmd_start" to="cmd_start_read" fromId="247" toId="30">
</dataflow>
<dataflow id="374" from="cmd_start_read" to="br_ln49" fromId="30" toId="31">
</dataflow>
<dataflow id="375" from="StgValue_279" to="store_ln51" fromId="279" toId="32">
</dataflow>
<dataflow id="376" from="max_row_id" to="store_ln51" fromId="252" toId="32">
</dataflow>
<dataflow id="377" from="add_ln53" to="slot_id" fromId="35" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="br_ln0" to="slot_id" fromId="70" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="380" from="StgValue_379" to="slot_id" fromId="379" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln53" to="slot_id" fromId="33" toId="34">
</dataflow>
<dataflow id="382" from="slot_id" to="add_ln53" fromId="34" toId="35">
</dataflow>
<dataflow id="384" from="StgValue_383" to="add_ln53" fromId="383" toId="35">
</dataflow>
<dataflow id="386" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="385" toId="36">
</dataflow>
<dataflow id="388" from="StgValue_387" to="specpipeline_ln0" fromId="387" toId="36">
</dataflow>
<dataflow id="389" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="391" from="StgValue_390" to="specpipeline_ln0" fromId="390" toId="36">
</dataflow>
<dataflow id="392" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="394" from="p_str" to="specpipeline_ln0" fromId="393" toId="36">
</dataflow>
<dataflow id="395" from="slot_id" to="icmp_ln53" fromId="34" toId="37">
</dataflow>
<dataflow id="397" from="StgValue_396" to="icmp_ln53" fromId="396" toId="37">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="398" toId="38">
</dataflow>
<dataflow id="401" from="StgValue_400" to="empty" fromId="400" toId="38">
</dataflow>
<dataflow id="402" from="StgValue_400" to="empty" fromId="400" toId="38">
</dataflow>
<dataflow id="403" from="StgValue_400" to="empty" fromId="400" toId="38">
</dataflow>
<dataflow id="404" from="icmp_ln53" to="br_ln53" fromId="37" toId="39">
</dataflow>
<dataflow id="405" from="slot_id" to="slot_id_cast" fromId="34" toId="40">
</dataflow>
<dataflow id="407" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_3" fromId="406" toId="41">
</dataflow>
<dataflow id="408" from="slot_id" to="tmp_3" fromId="34" toId="41">
</dataflow>
<dataflow id="410" from="StgValue_409" to="tmp_3" fromId="409" toId="41">
</dataflow>
<dataflow id="411" from="tmp_3" to="zext_ln62" fromId="41" toId="42">
</dataflow>
<dataflow id="412" from="row_len_slot_arr" to="row_len_slot_arr_addr_2" fromId="254" toId="43">
</dataflow>
<dataflow id="414" from="StgValue_413" to="row_len_slot_arr_addr_2" fromId="413" toId="43">
</dataflow>
<dataflow id="415" from="zext_ln62" to="row_len_slot_arr_addr_2" fromId="42" toId="43">
</dataflow>
<dataflow id="416" from="tmp_3" to="or_ln62" fromId="41" toId="44">
</dataflow>
<dataflow id="418" from="StgValue_417" to="or_ln62" fromId="417" toId="44">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitConcatenate.i64.i60.i4" to="tmp_4" fromId="419" toId="45">
</dataflow>
<dataflow id="422" from="StgValue_421" to="tmp_4" fromId="421" toId="45">
</dataflow>
<dataflow id="423" from="or_ln62" to="tmp_4" fromId="44" toId="45">
</dataflow>
<dataflow id="424" from="row_len_slot_arr" to="row_len_slot_arr_addr_3" fromId="254" toId="46">
</dataflow>
<dataflow id="425" from="StgValue_413" to="row_len_slot_arr_addr_3" fromId="413" toId="46">
</dataflow>
<dataflow id="426" from="tmp_4" to="row_len_slot_arr_addr_3" fromId="45" toId="46">
</dataflow>
<dataflow id="428" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="427" toId="47">
</dataflow>
<dataflow id="430" from="empty" to="specloopname_ln53" fromId="429" toId="47">
</dataflow>
<dataflow id="431" from="slot_id" to="trunc_ln55" fromId="34" toId="48">
</dataflow>
<dataflow id="432" from="trunc_ln55" to="switch_ln55" fromId="48" toId="49">
</dataflow>
<dataflow id="434" from="StgValue_433" to="switch_ln55" fromId="433" toId="49">
</dataflow>
<dataflow id="436" from="StgValue_435" to="switch_ln55" fromId="435" toId="49">
</dataflow>
<dataflow id="438" from="StgValue_437" to="switch_ln55" fromId="437" toId="49">
</dataflow>
<dataflow id="439" from="StgValue_279" to="store_ln55" fromId="279" toId="50">
</dataflow>
<dataflow id="440" from="slot_counter_2" to="store_ln55" fromId="257" toId="50">
</dataflow>
<dataflow id="441" from="StgValue_279" to="store_ln56" fromId="279" toId="51">
</dataflow>
<dataflow id="442" from="slot_row_counter_2" to="store_ln56" fromId="261" toId="51">
</dataflow>
<dataflow id="443" from="StgValue_279" to="store_ln57" fromId="279" toId="52">
</dataflow>
<dataflow id="444" from="slot_row_len_id_2" to="store_ln57" fromId="265" toId="52">
</dataflow>
<dataflow id="445" from="StgValue_279" to="store_ln55" fromId="279" toId="54">
</dataflow>
<dataflow id="446" from="slot_counter_1" to="store_ln55" fromId="256" toId="54">
</dataflow>
<dataflow id="447" from="StgValue_279" to="store_ln56" fromId="279" toId="55">
</dataflow>
<dataflow id="448" from="slot_row_counter_1" to="store_ln56" fromId="260" toId="55">
</dataflow>
<dataflow id="449" from="StgValue_279" to="store_ln57" fromId="279" toId="56">
</dataflow>
<dataflow id="450" from="slot_row_len_id_1" to="store_ln57" fromId="264" toId="56">
</dataflow>
<dataflow id="451" from="StgValue_279" to="store_ln55" fromId="279" toId="58">
</dataflow>
<dataflow id="452" from="slot_counter_0" to="store_ln55" fromId="255" toId="58">
</dataflow>
<dataflow id="453" from="StgValue_279" to="store_ln56" fromId="279" toId="59">
</dataflow>
<dataflow id="454" from="slot_row_counter_0" to="store_ln56" fromId="259" toId="59">
</dataflow>
<dataflow id="455" from="StgValue_279" to="store_ln57" fromId="279" toId="60">
</dataflow>
<dataflow id="456" from="slot_row_len_id_0" to="store_ln57" fromId="263" toId="60">
</dataflow>
<dataflow id="457" from="StgValue_279" to="store_ln55" fromId="279" toId="62">
</dataflow>
<dataflow id="458" from="slot_counter_3" to="store_ln55" fromId="258" toId="62">
</dataflow>
<dataflow id="459" from="StgValue_279" to="store_ln56" fromId="279" toId="63">
</dataflow>
<dataflow id="460" from="slot_row_counter_3" to="store_ln56" fromId="262" toId="63">
</dataflow>
<dataflow id="461" from="StgValue_279" to="store_ln57" fromId="279" toId="64">
</dataflow>
<dataflow id="462" from="slot_row_len_id_3" to="store_ln57" fromId="266" toId="64">
</dataflow>
<dataflow id="463" from="slot_row_id" to="slot_row_id_addr" fromId="253" toId="66">
</dataflow>
<dataflow id="464" from="StgValue_413" to="slot_row_id_addr" fromId="413" toId="66">
</dataflow>
<dataflow id="465" from="slot_id_cast" to="slot_row_id_addr" fromId="40" toId="66">
</dataflow>
<dataflow id="466" from="StgValue_279" to="store_ln58" fromId="279" toId="67">
</dataflow>
<dataflow id="467" from="slot_row_id_addr" to="store_ln58" fromId="66" toId="67">
</dataflow>
<dataflow id="468" from="StgValue_279" to="store_ln62" fromId="279" toId="68">
</dataflow>
<dataflow id="469" from="row_len_slot_arr_addr_2" to="store_ln62" fromId="43" toId="68">
</dataflow>
<dataflow id="470" from="StgValue_279" to="store_ln62" fromId="279" toId="69">
</dataflow>
<dataflow id="471" from="row_len_slot_arr_addr_3" to="store_ln62" fromId="46" toId="69">
</dataflow>
<dataflow id="473" from="_ssdm_op_Read.ap_auto.i32P0A" to="slot_arr_row_len_read" fromId="472" toId="72">
</dataflow>
<dataflow id="474" from="slot_arr_row_len" to="slot_arr_row_len_read" fromId="250" toId="72">
</dataflow>
<dataflow id="475" from="slot_arr_row_len_read" to="icmp_ln75" fromId="72" toId="73">
</dataflow>
<dataflow id="476" from="StgValue_387" to="icmp_ln75" fromId="387" toId="73">
</dataflow>
<dataflow id="477" from="StgValue_379" to="slot_id_1" fromId="379" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="478" from="br_ln70" to="slot_id_1" fromId="74" toId="75">
</dataflow>
<dataflow id="479" from="add_ln70" to="slot_id_1" fromId="76" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="480" from="br_ln0" to="slot_id_1" fromId="106" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="481" from="slot_id_1" to="add_ln70" fromId="75" toId="76">
</dataflow>
<dataflow id="482" from="StgValue_383" to="add_ln70" fromId="383" toId="76">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="385" toId="77">
</dataflow>
<dataflow id="484" from="StgValue_387" to="specpipeline_ln0" fromId="387" toId="77">
</dataflow>
<dataflow id="485" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="77">
</dataflow>
<dataflow id="486" from="StgValue_390" to="specpipeline_ln0" fromId="390" toId="77">
</dataflow>
<dataflow id="487" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="77">
</dataflow>
<dataflow id="488" from="p_str" to="specpipeline_ln0" fromId="393" toId="77">
</dataflow>
<dataflow id="489" from="slot_id_1" to="icmp_ln70" fromId="75" toId="78">
</dataflow>
<dataflow id="490" from="StgValue_396" to="icmp_ln70" fromId="396" toId="78">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="398" toId="79">
</dataflow>
<dataflow id="492" from="StgValue_400" to="empty_14" fromId="400" toId="79">
</dataflow>
<dataflow id="493" from="StgValue_400" to="empty_14" fromId="400" toId="79">
</dataflow>
<dataflow id="494" from="StgValue_400" to="empty_14" fromId="400" toId="79">
</dataflow>
<dataflow id="495" from="icmp_ln70" to="br_ln70" fromId="78" toId="80">
</dataflow>
<dataflow id="496" from="slot_id_1" to="trunc_ln78" fromId="75" toId="81">
</dataflow>
<dataflow id="497" from="slot_id_1" to="shl_ln70" fromId="75" toId="82">
</dataflow>
<dataflow id="498" from="StgValue_383" to="shl_ln70" fromId="383" toId="82">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="427" toId="83">
</dataflow>
<dataflow id="501" from="empty_0" to="specloopname_ln70" fromId="500" toId="83">
</dataflow>
<dataflow id="502" from="slot_counter_0" to="slot_counter_0_load" fromId="255" toId="84">
</dataflow>
<dataflow id="503" from="slot_counter_1" to="slot_counter_1_load" fromId="256" toId="85">
</dataflow>
<dataflow id="504" from="slot_counter_2" to="slot_counter_2_load" fromId="257" toId="86">
</dataflow>
<dataflow id="505" from="slot_counter_3" to="slot_counter_3_load" fromId="258" toId="87">
</dataflow>
<dataflow id="507" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="slot_row_count" fromId="506" toId="88">
</dataflow>
<dataflow id="508" from="slot_counter_0_load" to="slot_row_count" fromId="84" toId="88">
</dataflow>
<dataflow id="509" from="slot_counter_1_load" to="slot_row_count" fromId="85" toId="88">
</dataflow>
<dataflow id="510" from="slot_counter_2_load" to="slot_row_count" fromId="86" toId="88">
</dataflow>
<dataflow id="511" from="slot_counter_3_load" to="slot_row_count" fromId="87" toId="88">
</dataflow>
<dataflow id="512" from="trunc_ln78" to="slot_row_count" fromId="81" toId="88">
</dataflow>
<dataflow id="513" from="icmp_ln75" to="br_ln75" fromId="73" toId="89">
</dataflow>
<dataflow id="514" from="slot_row_count" to="trunc_ln78_1" fromId="88" toId="90">
</dataflow>
<dataflow id="515" from="shl_ln70" to="add_ln78" fromId="82" toId="91">
</dataflow>
<dataflow id="516" from="trunc_ln78_1" to="add_ln78" fromId="90" toId="91">
</dataflow>
<dataflow id="517" from="add_ln78" to="zext_ln78" fromId="91" toId="92">
</dataflow>
<dataflow id="518" from="row_len_slot_arr" to="row_len_slot_arr_addr" fromId="254" toId="93">
</dataflow>
<dataflow id="519" from="StgValue_413" to="row_len_slot_arr_addr" fromId="413" toId="93">
</dataflow>
<dataflow id="520" from="zext_ln78" to="row_len_slot_arr_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="521" from="slot_arr_row_len_read" to="store_ln78" fromId="72" toId="94">
</dataflow>
<dataflow id="522" from="row_len_slot_arr_addr" to="store_ln78" fromId="93" toId="94">
</dataflow>
<dataflow id="523" from="slot_row_count" to="add_ln79" fromId="88" toId="95">
</dataflow>
<dataflow id="524" from="StgValue_390" to="add_ln79" fromId="390" toId="95">
</dataflow>
<dataflow id="525" from="trunc_ln78" to="switch_ln79" fromId="81" toId="96">
</dataflow>
<dataflow id="526" from="StgValue_433" to="switch_ln79" fromId="433" toId="96">
</dataflow>
<dataflow id="527" from="StgValue_435" to="switch_ln79" fromId="435" toId="96">
</dataflow>
<dataflow id="528" from="StgValue_437" to="switch_ln79" fromId="437" toId="96">
</dataflow>
<dataflow id="529" from="add_ln79" to="store_ln79" fromId="95" toId="97">
</dataflow>
<dataflow id="530" from="slot_counter_2" to="store_ln79" fromId="257" toId="97">
</dataflow>
<dataflow id="531" from="add_ln79" to="store_ln79" fromId="95" toId="99">
</dataflow>
<dataflow id="532" from="slot_counter_1" to="store_ln79" fromId="256" toId="99">
</dataflow>
<dataflow id="533" from="add_ln79" to="store_ln79" fromId="95" toId="101">
</dataflow>
<dataflow id="534" from="slot_counter_0" to="store_ln79" fromId="255" toId="101">
</dataflow>
<dataflow id="535" from="add_ln79" to="store_ln79" fromId="95" toId="103">
</dataflow>
<dataflow id="536" from="slot_counter_3" to="store_ln79" fromId="258" toId="103">
</dataflow>
<dataflow id="537" from="add_ln87" to="slot_id2" fromId="109" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="538" from="br_ln0" to="slot_id2" fromId="147" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="539" from="StgValue_379" to="slot_id2" fromId="379" toId="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="540" from="br_ln0" to="slot_id2" fromId="107" toId="108">
</dataflow>
<dataflow id="541" from="slot_id2" to="add_ln87" fromId="108" toId="109">
</dataflow>
<dataflow id="542" from="StgValue_383" to="add_ln87" fromId="383" toId="109">
</dataflow>
<dataflow id="543" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="385" toId="110">
</dataflow>
<dataflow id="544" from="StgValue_387" to="specpipeline_ln0" fromId="387" toId="110">
</dataflow>
<dataflow id="545" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="110">
</dataflow>
<dataflow id="546" from="StgValue_390" to="specpipeline_ln0" fromId="390" toId="110">
</dataflow>
<dataflow id="547" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="110">
</dataflow>
<dataflow id="548" from="p_str" to="specpipeline_ln0" fromId="393" toId="110">
</dataflow>
<dataflow id="549" from="slot_id2" to="icmp_ln87" fromId="108" toId="111">
</dataflow>
<dataflow id="550" from="StgValue_396" to="icmp_ln87" fromId="396" toId="111">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="398" toId="112">
</dataflow>
<dataflow id="552" from="StgValue_400" to="empty_15" fromId="400" toId="112">
</dataflow>
<dataflow id="553" from="StgValue_400" to="empty_15" fromId="400" toId="112">
</dataflow>
<dataflow id="554" from="StgValue_400" to="empty_15" fromId="400" toId="112">
</dataflow>
<dataflow id="555" from="icmp_ln87" to="br_ln87" fromId="111" toId="113">
</dataflow>
<dataflow id="556" from="slot_id2" to="slot_id2_cast" fromId="108" toId="114">
</dataflow>
<dataflow id="557" from="slot_id2" to="trunc_ln96" fromId="108" toId="115">
</dataflow>
<dataflow id="558" from="slot_id2" to="shl_ln87" fromId="108" toId="116">
</dataflow>
<dataflow id="559" from="StgValue_383" to="shl_ln87" fromId="383" toId="116">
</dataflow>
<dataflow id="560" from="_ssdm_op_SpecLoopName" to="specloopname_ln87" fromId="427" toId="117">
</dataflow>
<dataflow id="562" from="empty_1" to="specloopname_ln87" fromId="561" toId="117">
</dataflow>
<dataflow id="563" from="slot_row_counter_0" to="slot_row_counter_0_load" fromId="259" toId="118">
</dataflow>
<dataflow id="564" from="slot_row_counter_1" to="slot_row_counter_1_load" fromId="260" toId="119">
</dataflow>
<dataflow id="565" from="slot_row_counter_2" to="slot_row_counter_2_load" fromId="261" toId="120">
</dataflow>
<dataflow id="566" from="slot_row_counter_3" to="slot_row_counter_3_load" fromId="262" toId="121">
</dataflow>
<dataflow id="567" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp" fromId="506" toId="122">
</dataflow>
<dataflow id="568" from="slot_row_counter_0_load" to="tmp" fromId="118" toId="122">
</dataflow>
<dataflow id="569" from="slot_row_counter_1_load" to="tmp" fromId="119" toId="122">
</dataflow>
<dataflow id="570" from="slot_row_counter_2_load" to="tmp" fromId="120" toId="122">
</dataflow>
<dataflow id="571" from="slot_row_counter_3_load" to="tmp" fromId="121" toId="122">
</dataflow>
<dataflow id="572" from="trunc_ln96" to="tmp" fromId="115" toId="122">
</dataflow>
<dataflow id="573" from="tmp" to="icmp_ln93" fromId="122" toId="123">
</dataflow>
<dataflow id="574" from="StgValue_279" to="icmp_ln93" fromId="279" toId="123">
</dataflow>
<dataflow id="575" from="icmp_ln93" to="br_ln93" fromId="123" toId="124">
</dataflow>
<dataflow id="576" from="slot_row_len_id_0" to="slot_row_len_id_0_load" fromId="263" toId="125">
</dataflow>
<dataflow id="577" from="slot_row_len_id_1" to="slot_row_len_id_1_load" fromId="264" toId="126">
</dataflow>
<dataflow id="578" from="slot_row_len_id_2" to="slot_row_len_id_2_load" fromId="265" toId="127">
</dataflow>
<dataflow id="579" from="slot_row_len_id_3" to="slot_row_len_id_3_load" fromId="266" toId="128">
</dataflow>
<dataflow id="580" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_1" fromId="506" toId="129">
</dataflow>
<dataflow id="581" from="slot_row_len_id_0_load" to="tmp_1" fromId="125" toId="129">
</dataflow>
<dataflow id="582" from="slot_row_len_id_1_load" to="tmp_1" fromId="126" toId="129">
</dataflow>
<dataflow id="583" from="slot_row_len_id_2_load" to="tmp_1" fromId="127" toId="129">
</dataflow>
<dataflow id="584" from="slot_row_len_id_3_load" to="tmp_1" fromId="128" toId="129">
</dataflow>
<dataflow id="585" from="trunc_ln96" to="tmp_1" fromId="115" toId="129">
</dataflow>
<dataflow id="586" from="tmp_1" to="trunc_ln96_1" fromId="129" toId="130">
</dataflow>
<dataflow id="587" from="shl_ln87" to="add_ln96" fromId="116" toId="131">
</dataflow>
<dataflow id="588" from="trunc_ln96_1" to="add_ln96" fromId="130" toId="131">
</dataflow>
<dataflow id="589" from="add_ln96" to="zext_ln96" fromId="131" toId="132">
</dataflow>
<dataflow id="590" from="row_len_slot_arr" to="row_len_slot_arr_addr_1" fromId="254" toId="133">
</dataflow>
<dataflow id="591" from="StgValue_413" to="row_len_slot_arr_addr_1" fromId="413" toId="133">
</dataflow>
<dataflow id="592" from="zext_ln96" to="row_len_slot_arr_addr_1" fromId="132" toId="133">
</dataflow>
<dataflow id="593" from="row_len_slot_arr_addr_1" to="row_len_slot_arr_load" fromId="133" toId="134">
</dataflow>
<dataflow id="594" from="tmp_1" to="add_ln97" fromId="129" toId="135">
</dataflow>
<dataflow id="595" from="StgValue_390" to="add_ln97" fromId="390" toId="135">
</dataflow>
<dataflow id="596" from="trunc_ln96" to="switch_ln96" fromId="115" toId="136">
</dataflow>
<dataflow id="597" from="StgValue_433" to="switch_ln96" fromId="433" toId="136">
</dataflow>
<dataflow id="598" from="StgValue_435" to="switch_ln96" fromId="435" toId="136">
</dataflow>
<dataflow id="599" from="StgValue_437" to="switch_ln96" fromId="437" toId="136">
</dataflow>
<dataflow id="600" from="add_ln97" to="store_ln97" fromId="135" toId="137">
</dataflow>
<dataflow id="601" from="slot_row_len_id_2" to="store_ln97" fromId="265" toId="137">
</dataflow>
<dataflow id="602" from="add_ln97" to="store_ln97" fromId="135" toId="138">
</dataflow>
<dataflow id="603" from="slot_row_len_id_1" to="store_ln97" fromId="264" toId="138">
</dataflow>
<dataflow id="604" from="add_ln97" to="store_ln97" fromId="135" toId="139">
</dataflow>
<dataflow id="605" from="slot_row_len_id_0" to="store_ln97" fromId="263" toId="139">
</dataflow>
<dataflow id="606" from="add_ln97" to="store_ln97" fromId="135" toId="140">
</dataflow>
<dataflow id="607" from="slot_row_len_id_3" to="store_ln97" fromId="266" toId="140">
</dataflow>
<dataflow id="608" from="max_row_id" to="max_row_id_load" fromId="252" toId="141">
</dataflow>
<dataflow id="609" from="slot_row_id" to="slot_row_id_addr_1" fromId="253" toId="142">
</dataflow>
<dataflow id="610" from="StgValue_413" to="slot_row_id_addr_1" fromId="413" toId="142">
</dataflow>
<dataflow id="611" from="slot_id2_cast" to="slot_row_id_addr_1" fromId="114" toId="142">
</dataflow>
<dataflow id="612" from="max_row_id_load" to="store_ln100" fromId="141" toId="143">
</dataflow>
<dataflow id="613" from="slot_row_id_addr_1" to="store_ln100" fromId="142" toId="143">
</dataflow>
<dataflow id="614" from="max_row_id_load" to="add_ln101" fromId="141" toId="144">
</dataflow>
<dataflow id="615" from="StgValue_390" to="add_ln101" fromId="390" toId="144">
</dataflow>
<dataflow id="616" from="add_ln101" to="store_ln101" fromId="144" toId="145">
</dataflow>
<dataflow id="617" from="max_row_id" to="store_ln101" fromId="252" toId="145">
</dataflow>
<dataflow id="618" from="row_len_slot_arr_addr_1" to="row_len_slot_arr_load" fromId="133" toId="148">
</dataflow>
<dataflow id="619" from="row_len_slot_arr_load" to="store_ln96" fromId="148" toId="149">
</dataflow>
<dataflow id="620" from="slot_row_counter_2" to="store_ln96" fromId="261" toId="149">
</dataflow>
<dataflow id="621" from="row_len_slot_arr_load" to="store_ln96" fromId="148" toId="151">
</dataflow>
<dataflow id="622" from="slot_row_counter_1" to="store_ln96" fromId="260" toId="151">
</dataflow>
<dataflow id="623" from="row_len_slot_arr_load" to="store_ln96" fromId="148" toId="153">
</dataflow>
<dataflow id="624" from="slot_row_counter_0" to="store_ln96" fromId="259" toId="153">
</dataflow>
<dataflow id="625" from="row_len_slot_arr_load" to="store_ln96" fromId="148" toId="155">
</dataflow>
<dataflow id="626" from="slot_row_counter_3" to="store_ln96" fromId="262" toId="155">
</dataflow>
<dataflow id="628" from="_ssdm_op_Read.ap_auto.i64P0A" to="slot_data_arr_read" fromId="627" toId="157">
</dataflow>
<dataflow id="629" from="slot_data_arr" to="slot_data_arr_read" fromId="249" toId="157">
</dataflow>
<dataflow id="630" from="slot_data_arr_read" to="trunc_ln118" fromId="157" toId="158">
</dataflow>
<dataflow id="631" from="trunc_ln118" to="matrix_val" fromId="158" toId="159">
</dataflow>
<dataflow id="632" from="_ssdm_op_Read.ap_auto.i32P0A" to="inp_vec_read" fromId="472" toId="160">
</dataflow>
<dataflow id="633" from="inp_vec" to="inp_vec_read" fromId="248" toId="160">
</dataflow>
<dataflow id="634" from="inp_vec_read" to="bitcast_ln126" fromId="160" toId="161">
</dataflow>
<dataflow id="635" from="matrix_val" to="mul" fromId="159" toId="162">
</dataflow>
<dataflow id="636" from="bitcast_ln126" to="mul" fromId="161" toId="162">
</dataflow>
<dataflow id="637" from="matrix_val" to="mul" fromId="159" toId="163">
</dataflow>
<dataflow id="638" from="bitcast_ln126" to="mul" fromId="161" toId="163">
</dataflow>
<dataflow id="639" from="matrix_val" to="mul" fromId="159" toId="164">
</dataflow>
<dataflow id="640" from="bitcast_ln126" to="mul" fromId="161" toId="164">
</dataflow>
<dataflow id="641" from="matrix_val" to="mul" fromId="159" toId="165">
</dataflow>
<dataflow id="642" from="bitcast_ln126" to="mul" fromId="161" toId="165">
</dataflow>
<dataflow id="643" from="add_ln114" to="slot_id3" fromId="168" toId="167">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="644" from="br_ln0" to="slot_id3" fromId="189" toId="167">
<BackEdge/>
</dataflow>
<dataflow id="645" from="StgValue_379" to="slot_id3" fromId="379" toId="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="646" from="br_ln114" to="slot_id3" fromId="166" toId="167">
</dataflow>
<dataflow id="647" from="slot_id3" to="add_ln114" fromId="167" toId="168">
</dataflow>
<dataflow id="648" from="StgValue_383" to="add_ln114" fromId="383" toId="168">
</dataflow>
<dataflow id="649" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="385" toId="169">
</dataflow>
<dataflow id="650" from="StgValue_387" to="specpipeline_ln0" fromId="387" toId="169">
</dataflow>
<dataflow id="651" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="169">
</dataflow>
<dataflow id="652" from="StgValue_390" to="specpipeline_ln0" fromId="390" toId="169">
</dataflow>
<dataflow id="653" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="169">
</dataflow>
<dataflow id="654" from="p_str" to="specpipeline_ln0" fromId="393" toId="169">
</dataflow>
<dataflow id="655" from="slot_id3" to="icmp_ln114" fromId="167" toId="170">
</dataflow>
<dataflow id="656" from="StgValue_396" to="icmp_ln114" fromId="396" toId="170">
</dataflow>
<dataflow id="657" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="398" toId="171">
</dataflow>
<dataflow id="658" from="StgValue_400" to="empty_16" fromId="400" toId="171">
</dataflow>
<dataflow id="659" from="StgValue_400" to="empty_16" fromId="400" toId="171">
</dataflow>
<dataflow id="660" from="StgValue_400" to="empty_16" fromId="400" toId="171">
</dataflow>
<dataflow id="661" from="icmp_ln114" to="br_ln114" fromId="170" toId="172">
</dataflow>
<dataflow id="662" from="slot_id3" to="trunc_ln127" fromId="167" toId="173">
</dataflow>
<dataflow id="663" from="slot_row_counter_0" to="slot_row_counter_0_load_1" fromId="259" toId="174">
</dataflow>
<dataflow id="664" from="slot_row_counter_1" to="slot_row_counter_1_load_1" fromId="260" toId="175">
</dataflow>
<dataflow id="665" from="slot_row_counter_2" to="slot_row_counter_2_load_1" fromId="261" toId="176">
</dataflow>
<dataflow id="666" from="slot_row_counter_3" to="slot_row_counter_3_load_1" fromId="262" toId="177">
</dataflow>
<dataflow id="667" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_2" fromId="506" toId="178">
</dataflow>
<dataflow id="668" from="slot_row_counter_0_load_1" to="tmp_2" fromId="174" toId="178">
</dataflow>
<dataflow id="669" from="slot_row_counter_1_load_1" to="tmp_2" fromId="175" toId="178">
</dataflow>
<dataflow id="670" from="slot_row_counter_2_load_1" to="tmp_2" fromId="176" toId="178">
</dataflow>
<dataflow id="671" from="slot_row_counter_3_load_1" to="tmp_2" fromId="177" toId="178">
</dataflow>
<dataflow id="672" from="trunc_ln127" to="tmp_2" fromId="173" toId="178">
</dataflow>
<dataflow id="673" from="tmp_2" to="add_ln127" fromId="178" toId="179">
</dataflow>
<dataflow id="674" from="StgValue_387" to="add_ln127" fromId="387" toId="179">
</dataflow>
<dataflow id="675" from="trunc_ln127" to="switch_ln127" fromId="173" toId="180">
</dataflow>
<dataflow id="676" from="StgValue_433" to="switch_ln127" fromId="433" toId="180">
</dataflow>
<dataflow id="677" from="StgValue_435" to="switch_ln127" fromId="435" toId="180">
</dataflow>
<dataflow id="678" from="StgValue_437" to="switch_ln127" fromId="437" toId="180">
</dataflow>
<dataflow id="679" from="add_ln127" to="store_ln127" fromId="179" toId="181">
</dataflow>
<dataflow id="680" from="slot_row_counter_2" to="store_ln127" fromId="261" toId="181">
</dataflow>
<dataflow id="681" from="add_ln127" to="store_ln127" fromId="179" toId="183">
</dataflow>
<dataflow id="682" from="slot_row_counter_1" to="store_ln127" fromId="260" toId="183">
</dataflow>
<dataflow id="683" from="add_ln127" to="store_ln127" fromId="179" toId="185">
</dataflow>
<dataflow id="684" from="slot_row_counter_0" to="store_ln127" fromId="259" toId="185">
</dataflow>
<dataflow id="685" from="add_ln127" to="store_ln127" fromId="179" toId="187">
</dataflow>
<dataflow id="686" from="slot_row_counter_3" to="store_ln127" fromId="262" toId="187">
</dataflow>
<dataflow id="687" from="_ssdm_op_Read.ap_auto.i32P0A" to="output_vec_read" fromId="472" toId="190">
</dataflow>
<dataflow id="688" from="output_vec" to="output_vec_read" fromId="251" toId="190">
</dataflow>
<dataflow id="689" from="output_vec_read" to="bitcast_ln126_1" fromId="190" toId="191">
</dataflow>
<dataflow id="690" from="bitcast_ln126_1" to="add" fromId="191" toId="192">
</dataflow>
<dataflow id="691" from="mul" to="add" fromId="165" toId="192">
</dataflow>
<dataflow id="692" from="bitcast_ln126_1" to="add" fromId="191" toId="193">
</dataflow>
<dataflow id="693" from="mul" to="add" fromId="165" toId="193">
</dataflow>
<dataflow id="694" from="bitcast_ln126_1" to="add" fromId="191" toId="194">
</dataflow>
<dataflow id="695" from="mul" to="add" fromId="165" toId="194">
</dataflow>
<dataflow id="696" from="bitcast_ln126_1" to="add" fromId="191" toId="195">
</dataflow>
<dataflow id="697" from="mul" to="add" fromId="165" toId="195">
</dataflow>
<dataflow id="698" from="_ssdm_op_SpecLoopName" to="specloopname_ln114" fromId="427" toId="196">
</dataflow>
<dataflow id="700" from="empty_5" to="specloopname_ln114" fromId="699" toId="196">
</dataflow>
<dataflow id="701" from="bitcast_ln126_1" to="add" fromId="191" toId="197">
</dataflow>
<dataflow id="702" from="mul" to="add" fromId="165" toId="197">
</dataflow>
<dataflow id="703" from="add" to="bitcast_ln126_2" fromId="197" toId="198">
</dataflow>
<dataflow id="705" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln126" fromId="704" toId="199">
</dataflow>
<dataflow id="706" from="output_vec" to="write_ln126" fromId="251" toId="199">
</dataflow>
<dataflow id="707" from="bitcast_ln126_2" to="write_ln126" fromId="198" toId="199">
</dataflow>
<dataflow id="708" from="cmd_start_read" to="StgValue_1" fromId="30" toId="1">
</dataflow>
<dataflow id="709" from="icmp_ln53" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="710" from="trunc_ln55" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="711" from="cmd_start_read" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="712" from="icmp_ln70" to="StgValue_4" fromId="78" toId="4">
</dataflow>
<dataflow id="713" from="icmp_ln75" to="StgValue_4" fromId="73" toId="4">
</dataflow>
<dataflow id="714" from="trunc_ln78" to="StgValue_4" fromId="81" toId="4">
</dataflow>
<dataflow id="715" from="icmp_ln87" to="StgValue_6" fromId="111" toId="6">
</dataflow>
<dataflow id="716" from="icmp_ln93" to="StgValue_6" fromId="123" toId="6">
</dataflow>
<dataflow id="717" from="trunc_ln96" to="StgValue_6" fromId="115" toId="6">
</dataflow>
<dataflow id="718" from="icmp_ln93" to="StgValue_7" fromId="123" toId="7">
</dataflow>
<dataflow id="719" from="trunc_ln96" to="StgValue_7" fromId="115" toId="7">
</dataflow>
<dataflow id="720" from="icmp_ln114" to="StgValue_12" fromId="170" toId="12">
</dataflow>
<dataflow id="721" from="trunc_ln127" to="StgValue_12" fromId="173" toId="12">
</dataflow>
<dataflow id="722" from="icmp_ln114" to="StgValue_13" fromId="170" toId="13">
</dataflow>
<dataflow id="723" from="icmp_ln114" to="StgValue_14" fromId="170" toId="14">
</dataflow>
<dataflow id="724" from="icmp_ln114" to="StgValue_15" fromId="170" toId="15">
</dataflow>
<dataflow id="725" from="icmp_ln114" to="StgValue_16" fromId="170" toId="16">
</dataflow>
<dataflow id="726" from="cmd_start_read" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="727" from="icmp_ln87" to="StgValue_7" fromId="111" toId="7">
</dataflow>
<dataflow id="728" from="icmp_ln114" to="StgValue_17" fromId="170" toId="17">
</dataflow>
</dataflows>


</stg>
