// Seed: 4056263816
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4
);
  reg id_5;
  always @(1'd0 or posedge 1 ^ id_1[1 : 'h0]) id_5 <= id_2;
endmodule
