<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本文主要利用Vivado工具，结合实际应用进行巩固学习，重点对设计思路进行理解">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog之由浅入深学习">
<meta property="og:url" content="http://ssy的小天地.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本文主要利用Vivado工具，结合实际应用进行巩固学习，重点对设计思路进行理解">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105112155627.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105105058413.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105105258480.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105110145328.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105110200795.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114939129.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114641913.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114807577.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115328827.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115813666.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115838942.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115905275.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120008185.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120047146.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120323311.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120559933.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105121227412.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105124655320.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105124900805.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125001515.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125355216.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125543056.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125650162.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106121303404.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106124156404.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106155844156.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106160011927.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230108232720454.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230108232946416.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230109202839388.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230109205926993.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210172236844.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210201852096.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210200729375.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213213410699.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213213555843.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213231306851.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213232632326.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213232842741.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213224507939.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230214225300750.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230214225608426.png">
<meta property="article:published_time" content="2023-01-05T02:07:12.000Z">
<meta property="article:modified_time" content="2023-02-14T14:56:44.943Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105112155627.png">

<link rel="canonical" href="http://ssy的小天地.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>Verilog之由浅入深学习 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog之由浅入深学习
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2023-01-05 10:07:12" itemprop="dateCreated datePublished" datetime="2023-01-05T10:07:12+08:00">2023-01-05</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2023-02-14 22:56:44" itemprop="dateModified" datetime="2023-02-14T22:56:44+08:00">2023-02-14</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本文主要利用Vivado工具，结合实际应用进行巩固学习，重点对设计思路进行理解</p>
<span id="more"></span>
<h1 id="PLL的IP核配置"><a href="#PLL的IP核配置" class="headerlink" title="PLL的IP核配置"></a>PLL的IP核配置</h1><h2 id="1-配置过程"><a href="#1-配置过程" class="headerlink" title="1.配置过程"></a>1.配置过程</h2><ul>
<li><p>PLL实际相当于FPGA内部的一个时钟管理模块，能提供不同频率、相位、占空比的时钟</p>
</li>
<li><p>配置过程：</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105112155627.png" alt="image-20230105112155627"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105105058413.png" alt="image-20230105105058413" style="zoom: 50%;"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105105258480.png" alt="image-20230105105258480" style="zoom: 50%;"></p>
</li>
</ul>
<h2 id="2-实例应用"><a href="#2-实例应用" class="headerlink" title="2.实例应用"></a>2.实例应用</h2><ul>
<li>利用PLL进行时钟分频，并通过PLL产生的4个不同频率的时钟，分别驱动4个LED指示灯闪烁一样的频率</li>
</ul>
<h3 id="2-1源文件"><a href="#2-1源文件" class="headerlink" title="2.1源文件"></a>2.1源文件</h3><ul>
<li><p>PLL_design.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> PLL_design(</span><br><span class="line">	<span class="keyword">input</span> i_sys_clk,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> i_rst_n,	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] o_led		<span class="comment">//8个LED指示灯亮灭控制</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> clk_12m5;	<span class="comment">//PLL输出12.5MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_25m;	<span class="comment">//PLL输出25MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_50m;	<span class="comment">//PLL输出50MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_100m;	<span class="comment">//PLL输出100MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> sys_rst_n;	<span class="comment">//PLL输出的locked信号，作为FPGA内部的复位信号，低电平复位，高电平正常工作</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//`define SIMULATION_AT7 //仿真取消注释，实际应用则加上注释</span></span><br><span class="line">    <span class="meta">`<span class="keyword">ifdef</span> SIMULATION_AT7</span></span><br><span class="line">    	<span class="meta">`<span class="keyword">define</span>	PARAMETER_COUNTER	9</span></span><br><span class="line">    <span class="meta">`<span class="keyword">else</span></span></span><br><span class="line">    	<span class="meta">`<span class="keyword">define</span>	PARAMETER_COUNTER	23</span></span><br><span class="line">    <span class="meta">`<span class="keyword">endif</span></span></span><br><span class="line"></span><br><span class="line">    clk_wiz_0 clk_wiz_0_U1(</span><br><span class="line">    <span class="comment">// Clock out ports</span></span><br><span class="line">    <span class="variable">.clk_out1</span>(clk_12m5),     <span class="comment">// output clk_out1</span></span><br><span class="line">    <span class="variable">.clk_out2</span>(clk_25m),     <span class="comment">// output clk_out2</span></span><br><span class="line">    <span class="variable">.clk_out3</span>(clk_50m),     <span class="comment">// output clk_out3</span></span><br><span class="line">    <span class="variable">.clk_out4</span>(clk_100m),     <span class="comment">// output clk_out4</span></span><br><span class="line">    <span class="comment">// Status and control signals</span></span><br><span class="line">    <span class="variable">.reset</span>(!i_rst_n), <span class="comment">// input reset</span></span><br><span class="line">    <span class="variable">.locked</span>(sys_rst_n),       <span class="comment">// output locked</span></span><br><span class="line">    <span class="comment">// Clock in ports</span></span><br><span class="line">    <span class="variable">.clk_in1</span>(i_sys_clk)      <span class="comment">// input clk_in1</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//12.5MHz时钟进行分频闪烁，计数器为23位															</span></span><br><span class="line">    led_controller	<span class="variable">#(`PARAMETER_COUNTER)</span>		</span><br><span class="line">    u2_led_controller_clk12m5(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_12m5),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.sled</span>(o_led[<span class="number">0</span>])		<span class="comment">//LED指示灯接口	</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//25MHz时钟进行分频闪烁，计数器为24位																</span></span><br><span class="line">    led_controller	<span class="variable">#(`PARAMETER_COUNTER+1)</span>		</span><br><span class="line">    u3_led_controller_clk25m(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_25m),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.sled</span>(o_led[<span class="number">1</span>])		<span class="comment">//LED指示灯接口	</span></span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//50MHz时钟进行分频闪烁，计数器为25位																</span></span><br><span class="line">    led_controller	<span class="variable">#(`PARAMETER_COUNTER+2)</span>		</span><br><span class="line">    u4_led_controller_clk50m(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_50m),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.sled</span>(o_led[<span class="number">2</span>])		<span class="comment">//LED指示灯接口	</span></span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//100MHz时钟进行分频闪烁，计数器为26位																</span></span><br><span class="line">    led_controller	<span class="variable">#(`PARAMETER_COUNTER+3)</span>		</span><br><span class="line">    u5_led_controller_clk100m(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_100m),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.sled</span>(o_led[<span class="number">3</span>])		<span class="comment">//LED指示灯接口	</span></span><br><span class="line">    );		</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------							</span></span><br><span class="line">    <span class="comment">//高4位LED指示灯关闭							</span></span><br><span class="line">    <span class="keyword">assign</span> o_led[<span class="number">7</span>:<span class="number">4</span>] = <span class="number">4&#x27;b1111</span>;			</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>led_controller.v</p>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> led_controller(</span><br><span class="line">	<span class="keyword">input</span> clk,		<span class="comment">//时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">output</span> sled		<span class="comment">//LED指示灯接口	</span></span><br><span class="line">	);													</span><br><span class="line">	</span><br><span class="line">    <span class="keyword">parameter</span> CNT_HIGH = <span class="number">24</span>;	<span class="comment">//计数器最高位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="keyword">reg</span>[(CNT_HIGH-<span class="number">1</span>):<span class="number">0</span>] cnt;		<span class="comment">//24位计数器															</span></span><br><span class="line">    <span class="comment">//cnt计数器进行循环计数</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)	<span class="keyword">begin</span>								</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">0</span>;											</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt+<span class="number">1&#x27;b1</span>;																		</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> sled = cnt[CNT_HIGH-<span class="number">1</span>];		</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="2-2Testbench"><a href="#2-2Testbench" class="headerlink" title="2.2Testbench"></a>2.2Testbench</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> PLL_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> sys_clk_i;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> ext_rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] led;	<span class="comment">//8个LED指示灯接口	</span></span><br><span class="line">    </span><br><span class="line">    PLL_design PLL_design_U1(</span><br><span class="line">    	<span class="variable">.i_sys_clk</span>(sys_clk_i),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    	<span class="variable">.i_rst_n</span>(ext_rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.o_led</span>(led)		<span class="comment">//8个LED指示灯接口	</span></span><br><span class="line">    );			</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	sys_clk_i &lt;= <span class="number">0</span>;</span><br><span class="line">    	ext_rst_n &lt;= <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line">    	ext_rst_n &lt;= <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line">    	#<span class="number">200_000</span>;</span><br><span class="line">    	<span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sys_clk_i &lt;= ~sys_clk_i;	<span class="comment">//50MHz时钟产生</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="2-3仿真结果"><a href="#2-3仿真结果" class="headerlink" title="2.3仿真结果"></a>2.3仿真结果</h3><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105110145328.png" alt="image-20230105110145328"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105110200795.png" alt="image-20230105110200795"></p>
<hr>
<h1 id="自定义IP核的创建与配置"><a href="#自定义IP核的创建与配置" class="headerlink" title="自定义IP核的创建与配置"></a>自定义IP核的创建与配置</h1><h2 id="1-IP核的创建"><a href="#1-IP核的创建" class="headerlink" title="1.IP核的创建"></a>1.IP核的创建</h2><p>工程源码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> led_controller(</span><br><span class="line">    <span class="keyword">input</span> i_clk, <span class="comment">//时钟信号</span></span><br><span class="line">    <span class="keyword">input</span> i_rst_n, <span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">output</span> o_sled <span class="comment">//LED 指示灯接口</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> CLK_FREQUENCY = <span class="number">25000</span>; <span class="comment">//clk 的时钟频率，KHz</span></span><br><span class="line">    <span class="keyword">parameter</span> LED_FLASH_FREQUENCY = <span class="number">1</span>; <span class="comment">//LED 输出的闪烁频率，Hz</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//cnt 分频计数最大值</span></span><br><span class="line">    <span class="meta">`<span class="keyword">define</span> MAX_CNT ((CLK_FREQUENCY*1000/LED_FLASH_FREQUENCY)-1)</span></span><br><span class="line">    <span class="comment">//cnt 分频计数最大值的一半</span></span><br><span class="line">    <span class="meta">`<span class="keyword">define</span> MAX_CNT_DIV2 (`MAX_CNT/2-1)</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] cnt; <span class="comment">//计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//cnt 计数器进行循环计数</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> i_clk <span class="keyword">or</span> <span class="keyword">negedge</span> i_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!i_rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt &lt; `MAX_CNT) </span><br><span class="line">            cnt &lt;= cnt+<span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> o_sled = (cnt &lt; `MAX_CNT_DIV2) ? <span class="number">1&#x27;b1</span>:<span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114939129.png" alt="image-20230105114939129"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114641913.png" alt="image-20230105114641913"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105114807577.png" alt="image-20230105114807577"></p>
<h2 id="2-IP核的配置"><a href="#2-IP核的配置" class="headerlink" title="2.IP核的配置"></a>2.IP核的配置</h2><ul>
<li><p>配置页面：</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115328827.png" alt="image-20230105115328827"></p>
</li>
<li><p><strong>第一个配置页面名为 Identification</strong>，即用户定制 IP 核相关的配置信息，如 IP 核供应商（Vendor）、库名称 （Library）、IP 核名称（Name）、版本号（Version）、IP 核显示名称（Display name）、描 述（Description）、供应商显示名称（Vendor display name）、公司网址（Company url） 等。特别提醒大家别忽略了最下面的 Categories 项，默认是空白的，若点击右侧的小加号， 可以增加一个名称，例如本实例增加了一个名为 UserIP 的名称选项，将来生成的用户定制 IP 核在我们的 IP 核配置面板中将会归类到名为 UserIP 类别的文件夹下</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115813666.png" alt="image-20230105115813666"></p>
</li>
<li><p><strong>第二个配置页面名为Compatibility</strong>，即设定该 IP 核所支持的器件家族（Family）</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115838942.png" alt="image-20230105115838942"></p>
</li>
<li><p><strong>第三个配置页面名为File Groups</strong>，可以预览 IP 核包含的相关源码文件，在源码工程中包含的所有Verilog源码或者仿真测试脚本，也都会出现在这里，被集成到IP核中</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105115905275.png" alt="image-20230105115905275"></p>
</li>
<li><p><strong>第四个配置页面名为Customization Parameters</strong>，配置页面罗列源码中所有可配置的参数 （即parameter 所定义的）</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120008185.png" alt="image-20230105120008185"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120047146.png" alt="image-20230105120047146" style="zoom: 50%;"></p>
</li>
<li><p><strong>第五个配置页面名为Ports and Interfaces</strong>，配置页面显示IP核的对外接口</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120323311.png" alt="image-20230105120323311"></p>
</li>
<li><p><strong>第六个配置页面名为Addressing and Memory</strong>，配置页面则是针对含有总线接口，并且具有 多个寄存器需要寻址的 IP 核，我们的 IP 核则不需要，所以是空白的</p>
</li>
<li><p><strong>第七个配置页面名为Customization GUI</strong>，配置页面则显示当前接口在 GUI 上的 layout 和 preview 信息</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105120559933.png" alt="image-20230105120559933"></p>
</li>
<li><p><strong>第八个配置页面名为Review and Package</strong>，在这里点击Package IP完成IP核的配置</p>
</li>
<li><p>打开 IP Catalog 后，我们可以看到刚刚定义的用户 IP 核 led_controller_v1_0 已经出现在了 UserIP 文件夹下面</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105121227412.png" alt="image-20230105121227412"></p>
</li>
</ul>
<h2 id="3-移植IP核"><a href="#3-移植IP核" class="headerlink" title="3.移植IP核"></a>3.移植IP核</h2><ul>
<li><p><strong>找到创建IP核时所保存的位置，复制以下三个文件</strong></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105124655320.png" alt="image-20230105124655320"></p>
</li>
<li><p><strong>在另一工程的ip文件夹下创建led_controller的文件夹</strong></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105124900805.png" alt="image-20230105124900805"></p>
</li>
<li><p><strong>将刚刚复制的三个文件粘贴于此</strong></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125001515.png" alt="image-20230105125001515"></p>
</li>
<li><p><strong>在新工程中按如下图所示操作</strong></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125355216.png" alt="image-20230105125355216"></p>
</li>
<li><p><strong>添加led_controller所在路径</strong></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125543056.png" alt="image-20230105125543056"></p>
</li>
<li><p>最终可以在IP Catalog中看到此自定义IP</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230105125650162.png" alt="image-20230105125650162"></p>
</li>
</ul>
<hr>
<h1 id="按键消抖"><a href="#按键消抖" class="headerlink" title="按键消抖"></a>按键消抖</h1><h2 id="1-思路"><a href="#1-思路" class="headerlink" title="1.思路"></a>1.思路</h2><ul>
<li><p>思路：每过20ms（在20ms内检测到有按键按下，则认为是抖动，计数器清零）才将输入的按键值锁存，当两次锁存的按键值发生变化时，则有相应按键按下</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106121303404.png" alt="image-20230106121303404" style="zoom:50%;"></p>
</li>
</ul>
<h2 id="2-源代码"><a href="#2-源代码" class="headerlink" title="2.源代码"></a>2.源代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Key_filter_design(</span><br><span class="line">	<span class="keyword">input</span> i_clk,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> i_rst_n,	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] i_key_h,	<span class="comment">//4个独立按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] o_led		<span class="comment">//8个LED指示灯接口	</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//按键抖动判断逻辑</span></span><br><span class="line">    <span class="keyword">wire</span> key;	<span class="comment">//所有按键值相与的结果，用于按键触发判断</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] keyr;  <span class="comment">//按键值key的缓存寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> key = i_key_h[<span class="number">0</span>] &amp; i_key_h[<span class="number">1</span>] &amp; i_key_h[<span class="number">2</span>] &amp; i_key_h[<span class="number">3</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk <span class="keyword">or</span> <span class="keyword">negedge</span> i_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!i_rst_n) </span><br><span class="line">            keyr &lt;= <span class="number">2&#x27;b11</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            keyr &lt;= &#123;keyr[<span class="number">0</span>],key&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> key_neg = ~keyr[<span class="number">0</span>] &amp; keyr[<span class="number">1</span>];	<span class="comment">//有按键被按下	</span></span><br><span class="line">    <span class="keyword">wire</span> key_pos = keyr[<span class="number">0</span>] &amp; ~keyr[<span class="number">1</span>];	<span class="comment">//有按键被释放</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//定时计数20ms时间，用于对按键的消抖判断</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">19</span>:<span class="number">0</span>]  cnt;	</span><br><span class="line"></span><br><span class="line">    <span class="comment">//按键消抖定时计数器</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> i_clk <span class="keyword">or</span> <span class="keyword">negedge</span> i_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!i_rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;	</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(key_pos || key_neg) </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(cnt &lt; <span class="number">20&#x27;d999_999</span>) </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] key_halue[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="comment">//定时采集按键值</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk <span class="keyword">or</span> <span class="keyword">negedge</span> i_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!i_rst_n) <span class="keyword">begin</span></span><br><span class="line">    		key_halue[<span class="number">0</span>] &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    		key_halue[<span class="number">1</span>] &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span> </span><br><span class="line">    		key_halue[<span class="number">1</span>] &lt;= key_halue[<span class="number">0</span>];		</span><br><span class="line">    		<span class="keyword">if</span>(cnt == <span class="number">20&#x27;d999_999</span>) </span><br><span class="line">                key_halue[<span class="number">0</span>] &lt;= i_key_h;	<span class="comment">//定时键值采集</span></span><br><span class="line">    		<span class="keyword">else</span> ;	</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//判断是哪个按键按下</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] key_press = key_halue[<span class="number">1</span>] &amp; ~key_halue[<span class="number">0</span>];		<span class="comment">//消抖后按键值变化标志位</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//LED切换控制</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> i_clk <span class="keyword">or</span> <span class="keyword">negedge</span> i_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!i_rst_n) </span><br><span class="line">            o_led &lt;= <span class="number">8&#x27;hff</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(key_press[<span class="number">0</span>]) </span><br><span class="line">            o_led[<span class="number">0</span>] &lt;= ~o_led[<span class="number">0</span>];</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(key_press[<span class="number">1</span>]) </span><br><span class="line">            o_led[<span class="number">1</span>] &lt;= ~o_led[<span class="number">1</span>];</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(key_press[<span class="number">2</span>]) </span><br><span class="line">            o_led[<span class="number">2</span>] &lt;= ~o_led[<span class="number">2</span>];</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(key_press[<span class="number">3</span>]) </span><br><span class="line">            o_led[<span class="number">3</span>] &lt;= ~o_led[<span class="number">3</span>];</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-Testbench"><a href="#3-Testbench" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Key_filter_tb;</span><br><span class="line">    <span class="keyword">reg</span> sys_clk_i;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> ext_rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] key_h;	<span class="comment">//4个独立按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] led;	<span class="comment">//8个LED指示灯接口		</span></span><br><span class="line">    </span><br><span class="line">    Key_filter_design Key_filter_design_U1(</span><br><span class="line">        <span class="variable">.i_clk</span>(sys_clk_i),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">        <span class="variable">.i_rst_n</span>(ext_rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">        <span class="variable">.i_key_h</span>(key_h),</span><br><span class="line">        <span class="variable">.o_led</span>(led)		<span class="comment">//8个LED指示灯接口	</span></span><br><span class="line">    );			</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	sys_clk_i = <span class="number">0</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">    	key_h = <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line">    	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line"></span><br><span class="line">    	<span class="comment">//模拟按键抖动（实际未被按下）</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">1_000_000</span>;	<span class="comment">//1ms</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    	#<span class="number">5_000_000</span>;	<span class="comment">//5ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">3_000_000</span>;	<span class="comment">//3ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;	</span><br><span class="line">    </span><br><span class="line">    	<span class="comment">//模拟按键动作</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">1_000_000</span>;	<span class="comment">//1ms</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    	#<span class="number">5_000_000</span>;	<span class="comment">//5ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">3_000_000</span>;	<span class="comment">//3ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    	#<span class="number">3_000_000</span>;	<span class="comment">//3ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">500_000_000</span>;	<span class="comment">//500ms，按下</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;	</span><br><span class="line">    	#<span class="number">3_000_000</span>;	<span class="comment">//3ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	#<span class="number">3_000_000</span>;	<span class="comment">//3ms	</span></span><br><span class="line">    	key_h[<span class="number">0</span>] = <span class="number">1&#x27;b1</span>;	</span><br><span class="line">    </span><br><span class="line">    	#<span class="number">50_000_000</span>;</span><br><span class="line">    	<span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sys_clk_i = ~sys_clk_i;	<span class="comment">//50MHz时钟产生</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="4-仿真结果"><a href="#4-仿真结果" class="headerlink" title="4.仿真结果"></a>4.仿真结果</h2><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106124156404.png" alt="image-20230106124156404"></p>
<hr>
<h1 id="数码管显示"><a href="#数码管显示" class="headerlink" title="数码管显示"></a>数码管显示</h1><h2 id="1-思路-1"><a href="#1-思路-1" class="headerlink" title="1.思路"></a>1.思路</h2><ul>
<li><p>通过8bit的分时计数器div_cnt，每隔64个时钟周期显示一个数码管</p>
</li>
<li><p>片选数码管与显示数据的同步，此处时序很妙</p>
</li>
</ul>
<h2 id="2-源代码-1"><a href="#2-源代码-1" class="headerlink" title="2.源代码"></a>2.源代码</h2><ul>
<li>Seg8_display_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Seg8_display_design(</span><br><span class="line">    <span class="keyword">input</span> sys_clk_i,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">input</span> ext_rst_n,	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n,	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data	<span class="comment">//7段数码管段选信号（包括小数点为8段）						</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> clk_12m5;	<span class="comment">//PLL输出12.5MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_25m;	<span class="comment">//PLL输出25MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_50m;	<span class="comment">//PLL输出50MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_100m;	<span class="comment">//PLL输出100MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> sys_rst_n;	<span class="comment">//PLL输出的locked信号，作为FPGA内部的复位信号，低电平复位，高电平正常工作</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//PLL例化</span></span><br><span class="line">    clk_wiz_0 u1_clk_wiz_0(</span><br><span class="line">        <span class="comment">// Clock in ports</span></span><br><span class="line">        <span class="variable">.clk_in1</span>(sys_clk_i), <span class="comment">// input clk_in1</span></span><br><span class="line">        <span class="comment">// Clock out ports</span></span><br><span class="line">        <span class="variable">.clk_out1</span>(clk_12m5), <span class="comment">// output clk_out1</span></span><br><span class="line">        <span class="variable">.clk_out2</span>(clk_25m),  <span class="comment">// output clk_out2</span></span><br><span class="line">        <span class="variable">.clk_out3</span>(clk_50m),  <span class="comment">// output clk_out3</span></span><br><span class="line">        <span class="variable">.clk_out4</span>(clk_100m), <span class="comment">// output clk_out4</span></span><br><span class="line">        <span class="comment">// Status and control signals</span></span><br><span class="line">        <span class="variable">.reset</span>(!ext_rst_n),  <span class="comment">// input reset</span></span><br><span class="line">        <span class="variable">.locked</span>(sys_rst_n)   <span class="comment">// output locked</span></span><br><span class="line">    );      </span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//25MHz时钟进行分频，产生每秒递增的16位数据</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] display_num;	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line"></span><br><span class="line">    Counter_design	uut_Counter_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_25m),		        <span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	        <span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.display_num</span>(display_num)	<span class="comment">//LED指示灯接口	</span></span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//4位数码管显示驱动															</span></span><br><span class="line">    Seg_drive_design uut_Seg_drive_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_25m),		        <span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	        <span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.display_num</span>(display_num),  <span class="comment">//LED指示灯接口	</span></span><br><span class="line">    	<span class="variable">.dtube_cs_n</span>(dtube_cs_n),	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">    	<span class="variable">.dtube_data</span>(dtube_data)		<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>Counter_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Counter_design(</span><br><span class="line">	<span class="keyword">input</span> clk,		<span class="comment">//时钟信号，25MHz</span></span><br><span class="line">	<span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">15</span>:<span class="number">0</span>] display_num	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="meta">`<span class="keyword">define</span> SIMULATION_AT7</span></span><br><span class="line">    <span class="meta">`<span class="keyword">ifdef</span> SIMULATION_AT7</span></span><br><span class="line">    	<span class="meta">`<span class="keyword">define</span>	MAX_CNT	25&#x27;d9_999</span></span><br><span class="line">    <span class="meta">`<span class="keyword">else</span></span></span><br><span class="line">    	<span class="meta">`<span class="keyword">define</span>	MAX_CNT	25&#x27;d24_999_999</span></span><br><span class="line">    <span class="meta">`<span class="keyword">endif</span></span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//1s定时产生逻辑</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">24</span>:<span class="number">0</span>] timer_cnt;	<span class="comment">//1s计数器，0-24999999</span></span><br><span class="line">    <span class="comment">//1s定时计数</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            timer_cnt &lt;= <span class="number">25&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(timer_cnt &lt; `MAX_CNT) </span><br><span class="line">            timer_cnt &lt;= timer_cnt+<span class="number">1&#x27;b1</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            timer_cnt &lt;= <span class="number">25&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">wire</span> timer_1s_flag = (timer_cnt == `MAX_CNT);		<span class="comment">//1s定时的标志位，高有效一个时钟周期</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//递增数据产生逻辑</span></span><br><span class="line">    <span class="comment">//显示数据每秒递增</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            display_num &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(timer_1s_flag) </span><br><span class="line">            display_num &lt;= display_num+<span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>Seg_drive_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Seg_drive_design(</span><br><span class="line">	<span class="keyword">input</span> clk,		<span class="comment">//时钟信号，25MHz</span></span><br><span class="line">	<span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] display_num,	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n,	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data	<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//参数定义</span></span><br><span class="line">    <span class="comment">//数码管显示 0~F 对应段选输出</span></span><br><span class="line">    <span class="keyword">parameter</span> 	NUM0 	= <span class="number">8&#x27;h3f</span>,<span class="comment">//0</span></span><br><span class="line">    			NUM1 	= <span class="number">8&#x27;h06</span>,<span class="comment">//1</span></span><br><span class="line">    			NUM2 	= <span class="number">8&#x27;h5b</span>,<span class="comment">//2</span></span><br><span class="line">    			NUM3 	= <span class="number">8&#x27;h4f</span>,<span class="comment">//3</span></span><br><span class="line">    			NUM4 	= <span class="number">8&#x27;h66</span>,<span class="comment">//4</span></span><br><span class="line">    			NUM5 	= <span class="number">8&#x27;h6d</span>,<span class="comment">//5</span></span><br><span class="line">    			NUM6 	= <span class="number">8&#x27;h7d</span>,<span class="comment">//6</span></span><br><span class="line">    			NUM7 	= <span class="number">8&#x27;h07</span>,<span class="comment">//7</span></span><br><span class="line">    			NUM8 	= <span class="number">8&#x27;h7f</span>,<span class="comment">//8</span></span><br><span class="line">    			NUM9 	= <span class="number">8&#x27;h6f</span>,<span class="comment">//9</span></span><br><span class="line">    			NUMA 	= <span class="number">8&#x27;h77</span>,<span class="comment">//a</span></span><br><span class="line">    			NUMB 	= <span class="number">8&#x27;h7c</span>,<span class="comment">//b</span></span><br><span class="line">    			NUMC 	= <span class="number">8&#x27;h39</span>,<span class="comment">//c</span></span><br><span class="line">    			NUMD 	= <span class="number">8&#x27;h5e</span>,<span class="comment">//d</span></span><br><span class="line">    			NUME 	= <span class="number">8&#x27;h79</span>,<span class="comment">//e</span></span><br><span class="line">    			NUMF 	= <span class="number">8&#x27;h71</span>,<span class="comment">//f</span></span><br><span class="line">    			NDOT	= <span class="number">8&#x27;h80</span>;<span class="comment">//小数点显示</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数码管位选 0~3 对应输出</span></span><br><span class="line">    <span class="keyword">parameter</span>	CSN		= <span class="number">4&#x27;b1111</span>,</span><br><span class="line">    			CS0		= <span class="number">4&#x27;b1110</span>,</span><br><span class="line">    			CS1		= <span class="number">4&#x27;b1101</span>,</span><br><span class="line">    			CS2		= <span class="number">4&#x27;b1011</span>,</span><br><span class="line">    			CS3		= <span class="number">4&#x27;b0111</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//分时显示数据控制单元</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] current_display_num;	<span class="comment">//当前显示数据</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] div_cnt;	<span class="comment">//分时计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//分时计数器</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            div_cnt &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            div_cnt &lt;= div_cnt+<span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//显示数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            current_display_num &lt;= <span class="number">4&#x27;h0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(div_cnt)<span class="comment">//提前了一个时钟周期获得显示的数据</span></span><br><span class="line">    			<span class="number">8&#x27;hff</span>: current_display_num &lt;= display_num[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">    			<span class="number">8&#x27;h3f</span>: current_display_num &lt;= display_num[<span class="number">7</span>:<span class="number">4</span>];</span><br><span class="line">    			<span class="number">8&#x27;h7f</span>: current_display_num &lt;= display_num[<span class="number">11</span>:<span class="number">8</span>];</span><br><span class="line">    			<span class="number">8&#x27;hbf</span>: current_display_num &lt;= display_num[<span class="number">15</span>:<span class="number">12</span>];</span><br><span class="line">    			<span class="keyword">default</span>: ;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//段选数据译码</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dtube_data &lt;= NUM0;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(current_display_num) </span><br><span class="line">    			<span class="number">4&#x27;h0</span>: dtube_data &lt;= NUM0;</span><br><span class="line">    			<span class="number">4&#x27;h1</span>: dtube_data &lt;= NUM1;</span><br><span class="line">    			<span class="number">4&#x27;h2</span>: dtube_data &lt;= NUM2;</span><br><span class="line">    			<span class="number">4&#x27;h3</span>: dtube_data &lt;= NUM3;</span><br><span class="line">    			<span class="number">4&#x27;h4</span>: dtube_data &lt;= NUM4;</span><br><span class="line">    			<span class="number">4&#x27;h5</span>: dtube_data &lt;= NUM5;</span><br><span class="line">    			<span class="number">4&#x27;h6</span>: dtube_data &lt;= NUM6;</span><br><span class="line">    			<span class="number">4&#x27;h7</span>: dtube_data &lt;= NUM7;</span><br><span class="line">    			<span class="number">4&#x27;h8</span>: dtube_data &lt;= NUM8;</span><br><span class="line">    			<span class="number">4&#x27;h9</span>: dtube_data &lt;= NUM9;</span><br><span class="line">    			<span class="number">4&#x27;ha</span>: dtube_data &lt;= NUMA;</span><br><span class="line">    			<span class="number">4&#x27;hb</span>: dtube_data &lt;= NUMB;</span><br><span class="line">    			<span class="number">4&#x27;hc</span>: dtube_data &lt;= NUMC;</span><br><span class="line">    			<span class="number">4&#x27;hd</span>: dtube_data &lt;= NUMD;</span><br><span class="line">    			<span class="number">4&#x27;he</span>: dtube_data &lt;= NUME;</span><br><span class="line">    			<span class="number">4&#x27;hf</span>: dtube_data &lt;= NUMF;</span><br><span class="line">    			<span class="keyword">default</span>: ;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//位选译码：每64个时钟周期选择一个数码管</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dtube_cs_n &lt;= CSN;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(div_cnt[<span class="number">7</span>:<span class="number">6</span>])</span><br><span class="line">    			<span class="number">2&#x27;b00</span>: dtube_cs_n &lt;= CS0;</span><br><span class="line">    			<span class="number">2&#x27;b01</span>: dtube_cs_n &lt;= CS1;</span><br><span class="line">    			<span class="number">2&#x27;b10</span>: dtube_cs_n &lt;= CS2;</span><br><span class="line">    			<span class="number">2&#x27;b11</span>: dtube_cs_n &lt;= CS3;</span><br><span class="line">    			<span class="keyword">default</span>:  dtube_cs_n &lt;= CSN;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-Testbench-1"><a href="#3-Testbench-1" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Seg8_display_tb;</span><br><span class="line">    <span class="keyword">reg</span> sys_clk_i;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> ext_rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n;	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data;	<span class="comment">//7段数码管段选信号（包括小数点为8段）	</span></span><br><span class="line">    </span><br><span class="line">    Seg8_display_design	uut_Seg8_display_design(</span><br><span class="line">    	<span class="variable">.sys_clk_i</span>(sys_clk_i),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    	<span class="variable">.ext_rst_n</span>(ext_rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.dtube_cs_n</span>(dtube_cs_n),</span><br><span class="line">    	<span class="variable">.dtube_data</span>(dtube_data)</span><br><span class="line">    );		</span><br><span class="line"></span><br><span class="line">    <span class="comment">//数码管显示 0~F 对应段选输出</span></span><br><span class="line">    <span class="keyword">parameter</span> 	NUM0 	= <span class="number">8&#x27;h3f</span>,<span class="comment">//c0,</span></span><br><span class="line">    			NUM1 	= <span class="number">8&#x27;h06</span>,<span class="comment">//f9,</span></span><br><span class="line">    			NUM2 	= <span class="number">8&#x27;h5b</span>,<span class="comment">//a4,</span></span><br><span class="line">    			NUM3 	= <span class="number">8&#x27;h4f</span>,<span class="comment">//b0,</span></span><br><span class="line">    			NUM4 	= <span class="number">8&#x27;h66</span>,<span class="comment">//99,</span></span><br><span class="line">    			NUM5 	= <span class="number">8&#x27;h6d</span>,<span class="comment">//92,</span></span><br><span class="line">    			NUM6 	= <span class="number">8&#x27;h7d</span>,<span class="comment">//82,</span></span><br><span class="line">    			NUM7 	= <span class="number">8&#x27;h07</span>,<span class="comment">//F8,</span></span><br><span class="line">    			NUM8 	= <span class="number">8&#x27;h7f</span>,<span class="comment">//80,</span></span><br><span class="line">    			NUM9 	= <span class="number">8&#x27;h6f</span>,<span class="comment">//90,</span></span><br><span class="line">    			NUMA 	= <span class="number">8&#x27;h77</span>,<span class="comment">//88,</span></span><br><span class="line">    			NUMB 	= <span class="number">8&#x27;h7c</span>,<span class="comment">//83,</span></span><br><span class="line">    			NUMC 	= <span class="number">8&#x27;h39</span>,<span class="comment">//c6,</span></span><br><span class="line">    			NUMD 	= <span class="number">8&#x27;h5e</span>,<span class="comment">//a1,</span></span><br><span class="line">    			NUME 	= <span class="number">8&#x27;h79</span>,<span class="comment">//86,</span></span><br><span class="line">    			NUMF 	= <span class="number">8&#x27;h71</span>,<span class="comment">//8e;</span></span><br><span class="line">    			NDOT	= <span class="number">8&#x27;h80</span>;<span class="comment">//小数点显示		</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	sys_clk_i = <span class="number">0</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line">    	#<span class="number">100_000_000</span>;	<span class="comment">//0.1s</span></span><br><span class="line">    	<span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sys_clk_i = ~sys_clk_i;	<span class="comment">//50MHz时钟产生</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">15</span>:<span class="number">0</span>] display_seg7;	<span class="comment">//模拟显示的数码管数据	</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_data_decoder;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(dtube_data) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">case</span>(dtube_data)</span><br><span class="line">    		NUM0: dtube_data_decoder &lt;= <span class="number">4&#x27;h0</span>;</span><br><span class="line">    		NUM1: dtube_data_decoder &lt;= <span class="number">4&#x27;h1</span>;</span><br><span class="line">    		NUM2: dtube_data_decoder &lt;= <span class="number">4&#x27;h2</span>;</span><br><span class="line">    		NUM3: dtube_data_decoder &lt;= <span class="number">4&#x27;h3</span>;</span><br><span class="line">    		NUM4: dtube_data_decoder &lt;= <span class="number">4&#x27;h4</span>;</span><br><span class="line">    		NUM5: dtube_data_decoder &lt;= <span class="number">4&#x27;h5</span>;</span><br><span class="line">    		NUM6: dtube_data_decoder &lt;= <span class="number">4&#x27;h6</span>;</span><br><span class="line">    		NUM7: dtube_data_decoder &lt;= <span class="number">4&#x27;h7</span>;</span><br><span class="line">    		NUM8: dtube_data_decoder &lt;= <span class="number">4&#x27;h8</span>;</span><br><span class="line">    		NUM9: dtube_data_decoder &lt;= <span class="number">4&#x27;h9</span>;</span><br><span class="line">    		NUMA: dtube_data_decoder &lt;= <span class="number">4&#x27;ha</span>;</span><br><span class="line">    		NUMB: dtube_data_decoder &lt;= <span class="number">4&#x27;hb</span>;</span><br><span class="line">    		NUMC: dtube_data_decoder &lt;= <span class="number">4&#x27;hc</span>;</span><br><span class="line">    		NUMD: dtube_data_decoder &lt;= <span class="number">4&#x27;hd</span>;</span><br><span class="line">    		NUME: dtube_data_decoder &lt;= <span class="number">4&#x27;he</span>;</span><br><span class="line">    		NUMF: dtube_data_decoder &lt;= <span class="number">4&#x27;hf</span>;</span><br><span class="line">    		<span class="keyword">default</span>: ;</span><br><span class="line">    	<span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(dtube_cs_n <span class="keyword">or</span> dtube_data_decoder) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">0</span>]) </span><br><span class="line">            display_seg7[<span class="number">3</span>:<span class="number">0</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">1</span>]) </span><br><span class="line">            display_seg7[<span class="number">7</span>:<span class="number">4</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">2</span>]) </span><br><span class="line">            display_seg7[<span class="number">11</span>:<span class="number">8</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">3</span>]) </span><br><span class="line">            display_seg7[<span class="number">15</span>:<span class="number">12</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;	</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="4-仿真结果-1"><a href="#4-仿真结果-1" class="headerlink" title="4.仿真结果"></a>4.仿真结果</h2><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106155844156.png" alt="image-20230106155844156"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230106160011927.png" alt="image-20230106160011927"></p>
<hr>
<h1 id="4-times-4矩阵按键"><a href="#4-times-4矩阵按键" class="headerlink" title="4$\times$4矩阵按键"></a>4$\times$4矩阵按键</h1><ul>
<li>采集4X4矩阵按键的键值，输出到数码管的末位，数码管每新输入一位数据，都会将原有数据左移一位</li>
</ul>
<h2 id="1-思路-2"><a href="#1-思路-2" class="headerlink" title="1.思路"></a>1.思路</h2><ul>
<li>对列输入按键会触发行输出扫描信号，开始扫描，对于四行行信号，在同一时刻只会有一行信号被拉低，其余置高，只有被拉低的那一行信号是有效的，那么此时的列输入对应的就是这一组有效信号</li>
<li>通过状态机实现行信号的扫描，主要思路是：当检测到有按键按下时，进入状态K_H1OL，在这个状态内将行信号0拉低；接着进入状态K_H2OL，在这个状态中，先判断列输入信号是否有按键按下（即为1110，1101，1011，0111），若有效则说明是第0行的按键被按下了，否则将行信号1拉低；在进入K_H3OL状态之前，首先需判断按键是否弹起，若弹起则回到空闲状态，否则则继续进行行扫描，进入K_H3OL状态，在K_H3OL状态中的判断与K_H2OL一致，后面的状态跳变与状态内的操作依此类推。</li>
</ul>
<h2 id="2-源代码-2"><a href="#2-源代码-2" class="headerlink" title="2.源代码"></a>2.源代码</h2><ul>
<li>key4T4_sample_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> key4T4_sample_design(</span><br><span class="line">	<span class="keyword">input</span> clk,	<span class="comment">//外部输入25MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> rst_n,	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] key_h,	<span class="comment">//4个行按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] key_v,	<span class="comment">//4个列按键输出</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">15</span>:<span class="number">0</span>] display_num	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//列按键键值采样</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] keyh_value;		<span class="comment">//列按键按下键值，高电平有效</span></span><br><span class="line"></span><br><span class="line">    key_filter_design uut_key_filter_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk),	<span class="comment">//外部输入25MHz时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.key_h</span>(key_h),	<span class="comment">//4个独立按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">    	<span class="variable">.keyh_value</span>(keyh_value)		<span class="comment">//行按键键值，高电平有效	</span></span><br><span class="line">    	);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//状态机采样键值 </span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] nstate,cstate;</span><br><span class="line">    <span class="keyword">parameter</span> K_IDLE = <span class="number">4&#x27;d0</span>;	<span class="comment">//空闲状态，等待</span></span><br><span class="line">    <span class="keyword">parameter</span> K_H1OL = <span class="number">4&#x27;d1</span>;	<span class="comment">//key_v[0]拉低</span></span><br><span class="line">    <span class="keyword">parameter</span> K_H2OL = <span class="number">4&#x27;d2</span>;	<span class="comment">//key_v[1]拉低</span></span><br><span class="line">    <span class="keyword">parameter</span> K_H3OL = <span class="number">4&#x27;d3</span>;	<span class="comment">//key_v[2]拉低</span></span><br><span class="line">    <span class="keyword">parameter</span> K_H4OL = <span class="number">4&#x27;d4</span>;	<span class="comment">//key_v[3]拉低</span></span><br><span class="line">    <span class="keyword">parameter</span> K_CHCK = <span class="number">4&#x27;d5</span>;	</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态切换</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            cstate &lt;= K_IDLE;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cstate &lt;= nstate;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(cstate <span class="keyword">or</span> keyh_value <span class="keyword">or</span> key_h) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">case</span>(cstate)	</span><br><span class="line">    		K_IDLE:	<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(keyh_value != <span class="number">4&#x27;b0000</span>) </span><br><span class="line">                    nstate &lt;= K_H1OL;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate &lt;= K_IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		K_H1OL:	<span class="keyword">begin</span></span><br><span class="line">                nstate &lt;= K_H2OL;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		K_H2OL:	<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(key_h != <span class="number">4&#x27;b1111</span>) </span><br><span class="line">                    nstate &lt;= K_IDLE;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate &lt;= K_H3OL;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		K_H3OL:	<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(key_h != <span class="number">4&#x27;b1111</span>) </span><br><span class="line">                    nstate &lt;= K_IDLE;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate &lt;= K_H4OL;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		K_H4OL:	<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(key_h != <span class="number">4&#x27;b1111</span>) </span><br><span class="line">                    nstate &lt;= K_IDLE;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate &lt;= K_CHCK;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		K_CHCK:	<span class="keyword">begin</span></span><br><span class="line">                nstate &lt;= K_IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    		<span class="keyword">default</span>: ;</span><br><span class="line">    	<span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//采样键值	</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] new_value;	<span class="comment">//新采样数据</span></span><br><span class="line">    <span class="keyword">reg</span> new_rdy;	<span class="comment">//新采样数据有效</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">    		key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    		new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    		new_rdy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(cstate)	</span><br><span class="line">    			K_IDLE:	<span class="keyword">begin</span></span><br><span class="line">    				key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    				new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    				new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			K_H1OL:	<span class="keyword">begin</span></span><br><span class="line">    				key_v &lt;= <span class="number">4&#x27;b1110</span>;</span><br><span class="line">    				new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    				new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			K_H2OL:	<span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">case</span>(key_h) </span><br><span class="line">    					<span class="number">4&#x27;b1110</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1101</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d1</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1011</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d2</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>					</span><br><span class="line">    					<span class="number">4&#x27;b0111</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d3</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    					<span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b1101</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    				<span class="keyword">endcase</span></span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			K_H3OL:	<span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">case</span>(key_h) </span><br><span class="line">    					<span class="number">4&#x27;b1110</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d4</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1101</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d5</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1011</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d6</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>					</span><br><span class="line">    					<span class="number">4&#x27;b0111</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d7</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    					<span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b1011</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    				<span class="keyword">endcase</span></span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			K_H4OL:	<span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">case</span>(key_h) </span><br><span class="line">    					<span class="number">4&#x27;b1110</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d8</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1101</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d9</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1011</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d10</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>					</span><br><span class="line">    					<span class="number">4&#x27;b0111</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d11</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    					<span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0111</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    				<span class="keyword">endcase</span></span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			K_CHCK:	<span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">case</span>(key_h) </span><br><span class="line">    					<span class="number">4&#x27;b1110</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d12</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1101</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d13</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>			</span><br><span class="line">    					<span class="number">4&#x27;b1011</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d14</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span>					</span><br><span class="line">    					<span class="number">4&#x27;b0111</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d15</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b1</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    					<span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">    							key_v &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    							new_value &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    							new_rdy &lt;= <span class="number">1&#x27;b0</span>;		</span><br><span class="line">    						<span class="keyword">end</span></span><br><span class="line">    				<span class="keyword">endcase</span></span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="keyword">default</span>: ;</span><br><span class="line">    		<span class="keyword">endcase</span>	</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//产生最新键值</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            display_num &lt;= <span class="number">16&#x27;h0000</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(new_rdy) </span><br><span class="line">            display_num &lt;= &#123;display_num[<span class="number">11</span>:<span class="number">0</span>],new_value&#125;; <span class="comment">//左移显示</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>key_filter_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> key_filter_design(</span><br><span class="line">	<span class="keyword">input</span> clk,	<span class="comment">//外部输入25MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> rst_n,	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] key_h,	<span class="comment">//4个行按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] keyh_value		<span class="comment">//行按键按下键值，高电平有效	</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//按键抖动判断逻辑</span></span><br><span class="line">    <span class="keyword">wire</span> key;	<span class="comment">//所有按键值相与的结果，用于按键触发判断</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] keyr;  <span class="comment">//按键值key的缓存寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> key = key_h[<span class="number">0</span>] &amp; key_h[<span class="number">1</span>] &amp; key_h[<span class="number">2</span>] &amp; key_h[<span class="number">3</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span> (!rst_n) </span><br><span class="line">            keyr &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            keyr &lt;= &#123;keyr[<span class="number">2</span>:<span class="number">0</span>],key&#125;;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> key_neg = ~keyr[<span class="number">2</span>] &amp; keyr[<span class="number">3</span>];	<span class="comment">//有按键被按下	</span></span><br><span class="line">    <span class="keyword">wire</span> key_pos = keyr[<span class="number">2</span>] &amp; ~keyr[<span class="number">3</span>];	<span class="comment">//有按键被释放</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//定时计数逻辑，用于对按键的消抖判断</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">19</span>:<span class="number">0</span>]  cnt;	</span><br><span class="line">    <span class="comment">//按键消抖定时计数器</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;	</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(key_pos || key_neg) </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(cnt &lt; <span class="number">20&#x27;d999_999</span>) </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] key_halue[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="comment">//定时采集按键值</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">    		key_halue[<span class="number">0</span>] &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    		key_halue[<span class="number">1</span>] &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span> </span><br><span class="line">    		key_halue[<span class="number">1</span>] &lt;= key_halue[<span class="number">0</span>];		</span><br><span class="line">    		<span class="keyword">if</span>(cnt == <span class="number">20&#x27;d999_999</span>) key_halue[<span class="number">0</span>] &lt;= key_h;	<span class="comment">//定时键值采集</span></span><br><span class="line">    		<span class="keyword">else</span> ;	</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> keyh_value = key_halue[<span class="number">1</span>] &amp; ~key_halue[<span class="number">0</span>];		<span class="comment">//消抖后按键值变化标志位</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>seg7_display_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> seg7_display_design(</span><br><span class="line">			<span class="keyword">input</span> clk,		<span class="comment">//时钟信号，25MHz</span></span><br><span class="line">			<span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">			<span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] display_num,	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">			<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n,	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">			<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data	<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">		);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//参数定义</span></span><br><span class="line">    <span class="comment">//数码管显示 0~F 对应段选输出</span></span><br><span class="line">    <span class="keyword">parameter</span> 	NUM0 	= <span class="number">8&#x27;h3f</span>,<span class="comment">//c0,</span></span><br><span class="line">    			NUM1 	= <span class="number">8&#x27;h06</span>,<span class="comment">//f9,</span></span><br><span class="line">    			NUM2 	= <span class="number">8&#x27;h5b</span>,<span class="comment">//a4,</span></span><br><span class="line">    			NUM3 	= <span class="number">8&#x27;h4f</span>,<span class="comment">//b0,</span></span><br><span class="line">    			NUM4 	= <span class="number">8&#x27;h66</span>,<span class="comment">//99,</span></span><br><span class="line">    			NUM5 	= <span class="number">8&#x27;h6d</span>,<span class="comment">//92,</span></span><br><span class="line">    			NUM6 	= <span class="number">8&#x27;h7d</span>,<span class="comment">//82,</span></span><br><span class="line">    			NUM7 	= <span class="number">8&#x27;h07</span>,<span class="comment">//F8,</span></span><br><span class="line">    			NUM8 	= <span class="number">8&#x27;h7f</span>,<span class="comment">//80,</span></span><br><span class="line">    			NUM9 	= <span class="number">8&#x27;h6f</span>,<span class="comment">//90,</span></span><br><span class="line">    			NUMA 	= <span class="number">8&#x27;h77</span>,<span class="comment">//88,</span></span><br><span class="line">    			NUMB 	= <span class="number">8&#x27;h7c</span>,<span class="comment">//83,</span></span><br><span class="line">    			NUMC 	= <span class="number">8&#x27;h39</span>,<span class="comment">//c6,</span></span><br><span class="line">    			NUMD 	= <span class="number">8&#x27;h5e</span>,<span class="comment">//a1,</span></span><br><span class="line">    			NUME 	= <span class="number">8&#x27;h79</span>,<span class="comment">//86,</span></span><br><span class="line">    			NUMF 	= <span class="number">8&#x27;h71</span>,<span class="comment">//8e;</span></span><br><span class="line">    			NDOT	= <span class="number">8&#x27;h80</span>;	<span class="comment">//小数点显示</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数码管位选 0~3 对应输出</span></span><br><span class="line">    <span class="keyword">parameter</span>	CSN		= <span class="number">4&#x27;b1111</span>,</span><br><span class="line">    			CS0		= <span class="number">4&#x27;b1110</span>,</span><br><span class="line">    			CS1		= <span class="number">4&#x27;b1101</span>,</span><br><span class="line">    			CS2		= <span class="number">4&#x27;b1011</span>,</span><br><span class="line">    			CS3		= <span class="number">4&#x27;b0111</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//分时显示数据控制单元</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] current_display_num;	<span class="comment">//当前显示数据</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] div_cnt;	<span class="comment">//分时计数器</span></span><br><span class="line"></span><br><span class="line">    	<span class="comment">//分时计数器</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) div_cnt &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> div_cnt &lt;= div_cnt+<span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">    	<span class="comment">//显示数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) current_display_num &lt;= <span class="number">4&#x27;h0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(div_cnt)</span><br><span class="line">    			<span class="number">8&#x27;hff</span>: current_display_num &lt;= display_num[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">    			<span class="number">8&#x27;h3f</span>: current_display_num &lt;= display_num[<span class="number">7</span>:<span class="number">4</span>];</span><br><span class="line">    			<span class="number">8&#x27;h7f</span>: current_display_num &lt;= display_num[<span class="number">11</span>:<span class="number">8</span>];</span><br><span class="line">    			<span class="number">8&#x27;hbf</span>: current_display_num &lt;= display_num[<span class="number">15</span>:<span class="number">12</span>];</span><br><span class="line">    			<span class="keyword">default</span>: ;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    	<span class="comment">//段选数据译码</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) dtube_data &lt;= NUM0;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(current_display_num) </span><br><span class="line">    			<span class="number">4&#x27;h0</span>: dtube_data &lt;= NUM0;</span><br><span class="line">    			<span class="number">4&#x27;h1</span>: dtube_data &lt;= NUM1;</span><br><span class="line">    			<span class="number">4&#x27;h2</span>: dtube_data &lt;= NUM2;</span><br><span class="line">    			<span class="number">4&#x27;h3</span>: dtube_data &lt;= NUM3;</span><br><span class="line">    			<span class="number">4&#x27;h4</span>: dtube_data &lt;= NUM4;</span><br><span class="line">    			<span class="number">4&#x27;h5</span>: dtube_data &lt;= NUM5;</span><br><span class="line">    			<span class="number">4&#x27;h6</span>: dtube_data &lt;= NUM6;</span><br><span class="line">    			<span class="number">4&#x27;h7</span>: dtube_data &lt;= NUM7;</span><br><span class="line">    			<span class="number">4&#x27;h8</span>: dtube_data &lt;= NUM8;</span><br><span class="line">    			<span class="number">4&#x27;h9</span>: dtube_data &lt;= NUM9;</span><br><span class="line">    			<span class="number">4&#x27;ha</span>: dtube_data &lt;= NUMA;</span><br><span class="line">    			<span class="number">4&#x27;hb</span>: dtube_data &lt;= NUMB;</span><br><span class="line">    			<span class="number">4&#x27;hc</span>: dtube_data &lt;= NUMC;</span><br><span class="line">    			<span class="number">4&#x27;hd</span>: dtube_data &lt;= NUMD;</span><br><span class="line">    			<span class="number">4&#x27;he</span>: dtube_data &lt;= NUME;</span><br><span class="line">    			<span class="number">4&#x27;hf</span>: dtube_data &lt;= NUMF;</span><br><span class="line">    			<span class="keyword">default</span>: ;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//位选译码</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) dtube_cs_n &lt;= CSN;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(div_cnt[<span class="number">7</span>:<span class="number">6</span>])</span><br><span class="line">    			<span class="number">2&#x27;b00</span>: dtube_cs_n &lt;= CS0;</span><br><span class="line">    			<span class="number">2&#x27;b01</span>: dtube_cs_n &lt;= CS1;</span><br><span class="line">    			<span class="number">2&#x27;b10</span>: dtube_cs_n &lt;= CS2;</span><br><span class="line">    			<span class="number">2&#x27;b11</span>: dtube_cs_n &lt;= CS3;</span><br><span class="line">    			<span class="keyword">default</span>:  dtube_cs_n &lt;= CSN;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>Keyboard4T4_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Keyboard4T4_design(</span><br><span class="line">	<span class="keyword">input</span> sys_clk_i,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> ext_rst_n,	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] key_h,	<span class="comment">//4个行按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] key_v,	<span class="comment">//4个列按键输出</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n,	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data	<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> clk_12m5;	<span class="comment">//PLL输出12.5MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_25m;	<span class="comment">//PLL输出25MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_50m;	<span class="comment">//PLL输出50MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_100m;	<span class="comment">//PLL输出100MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> sys_rst_n;	<span class="comment">//PLL输出的locked信号，作为FPGA内部的复位信号，低电平复位，高电平正常工作</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//PLL例化</span></span><br><span class="line">    clk_wiz_0 u1_clk_wiz_0(</span><br><span class="line">        <span class="comment">// Clock in ports</span></span><br><span class="line">        <span class="variable">.clk_in1</span>(sys_clk_i), <span class="comment">// input clk_in1</span></span><br><span class="line">        <span class="comment">// Clock out ports</span></span><br><span class="line">        <span class="variable">.clk_out1</span>(clk_12m5), <span class="comment">// output clk_out1</span></span><br><span class="line">        <span class="variable">.clk_out2</span>(clk_25m),  <span class="comment">// output clk_out2</span></span><br><span class="line">        <span class="variable">.clk_out3</span>(clk_50m),  <span class="comment">// output clk_out3</span></span><br><span class="line">        <span class="variable">.clk_out4</span>(clk_100m), <span class="comment">// output clk_out4</span></span><br><span class="line">        <span class="comment">// Status and control signals</span></span><br><span class="line">        <span class="variable">.reset</span>(!ext_rst_n),  <span class="comment">// input reset</span></span><br><span class="line">        <span class="variable">.locked</span>(sys_rst_n)   <span class="comment">// output locked</span></span><br><span class="line">    );      </span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//键值采集，产生数码管显示数据</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] display_num;	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">    key4T4_sample_design uut_key4T4_sample_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_25m),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.key_h</span>(key_h),	<span class="comment">//4个按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">    	<span class="variable">.key_v</span>(key_v),	<span class="comment">//4个行按键输出</span></span><br><span class="line">    	<span class="variable">.display_num</span>(display_num)	<span class="comment">//数码管显示数据，[15:12]--数码管千位，[11:8]--数码管百位，[7:4]--数码管十位，[3:0]--数码管个位</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//4位数码管显示驱动															</span></span><br><span class="line">    seg7_display_design uut_seg7_display_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk_25m),		<span class="comment">//时钟信号</span></span><br><span class="line">    	<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.display_num</span>(display_num),	</span><br><span class="line">    	<span class="variable">.dtube_cs_n</span>(dtube_cs_n),	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">    	<span class="variable">.dtube_data</span>(dtube_data)		<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">    );	</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-Testbench-2"><a href="#3-Testbench-2" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Keyboard4T4_tb;</span><br><span class="line">    <span class="keyword">reg</span> sys_clk_i;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> ext_rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] key_h;	<span class="comment">//4个行按键输入，未按下为高电平，按下后为低电平</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] key_v;	<span class="comment">//4个列按键输出</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_cs_n;	<span class="comment">//7段数码管位选信号</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] dtube_data;	<span class="comment">//7段数码管段选信号（包括小数点为8段）</span></span><br><span class="line">    </span><br><span class="line">    Keyboard4T4_design	uut_Keyboard4T4_design(</span><br><span class="line">    	<span class="variable">.sys_clk_i</span>(sys_clk_i),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    	<span class="variable">.ext_rst_n</span>(ext_rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.key_h</span>(key_h),</span><br><span class="line">    	<span class="variable">.key_v</span>(key_v),</span><br><span class="line">    	<span class="variable">.dtube_cs_n</span>(dtube_cs_n),</span><br><span class="line">    	<span class="variable">.dtube_data</span>(dtube_data)</span><br><span class="line">    );	</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数码管显示 0~F 对应段选输出</span></span><br><span class="line">    <span class="keyword">parameter</span> 	NUM0 	= <span class="number">8&#x27;h3f</span>,<span class="comment">//c0,</span></span><br><span class="line">    			NUM1 	= <span class="number">8&#x27;h06</span>,<span class="comment">//f9,</span></span><br><span class="line">    			NUM2 	= <span class="number">8&#x27;h5b</span>,<span class="comment">//a4,</span></span><br><span class="line">    			NUM3 	= <span class="number">8&#x27;h4f</span>,<span class="comment">//b0,</span></span><br><span class="line">    			NUM4 	= <span class="number">8&#x27;h66</span>,<span class="comment">//99,</span></span><br><span class="line">    			NUM5 	= <span class="number">8&#x27;h6d</span>,<span class="comment">//92,</span></span><br><span class="line">    			NUM6 	= <span class="number">8&#x27;h7d</span>,<span class="comment">//82,</span></span><br><span class="line">    			NUM7 	= <span class="number">8&#x27;h07</span>,<span class="comment">//F8,</span></span><br><span class="line">    			NUM8 	= <span class="number">8&#x27;h7f</span>,<span class="comment">//80,</span></span><br><span class="line">    			NUM9 	= <span class="number">8&#x27;h6f</span>,<span class="comment">//90,</span></span><br><span class="line">    			NUMA 	= <span class="number">8&#x27;h77</span>,<span class="comment">//88,</span></span><br><span class="line">    			NUMB 	= <span class="number">8&#x27;h7c</span>,<span class="comment">//83,</span></span><br><span class="line">    			NUMC 	= <span class="number">8&#x27;h39</span>,<span class="comment">//c6,</span></span><br><span class="line">    			NUMD 	= <span class="number">8&#x27;h5e</span>,<span class="comment">//a1,</span></span><br><span class="line">    			NUME 	= <span class="number">8&#x27;h79</span>,<span class="comment">//86,</span></span><br><span class="line">    			NUMF 	= <span class="number">8&#x27;h71</span>,<span class="comment">//8e;</span></span><br><span class="line">    			NDOT	= <span class="number">8&#x27;h80</span>;	<span class="comment">//小数点显示				</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] key_press_value;	<span class="comment">//模拟按键值		</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	sys_clk_i = <span class="number">0</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">    	key_press_value = <span class="number">5&#x27;d16</span>;	<span class="comment">//没有按下</span></span><br><span class="line">    	key_h = <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line">    	ext_rst_n = <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line">    </span><br><span class="line">    	press_key(<span class="number">4&#x27;hf</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;he</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;hd</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;hc</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;hb</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;ha</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h9</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h8</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h7</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h6</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h5</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h4</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h3</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h2</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h1</span>);</span><br><span class="line">    	press_key(<span class="number">4&#x27;h0</span>);</span><br><span class="line">    </span><br><span class="line">    	#<span class="number">200_000</span>;</span><br><span class="line">    	<span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sys_clk_i = ~sys_clk_i;	<span class="comment">//50MHz时钟产生</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> press_key;</span><br><span class="line">    	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] value;</span><br><span class="line">    	<span class="keyword">begin</span></span><br><span class="line">    	key_press_value = value;</span><br><span class="line">    	#<span class="number">100_000_000</span>;	<span class="comment">//100ms delay	</span></span><br><span class="line">    	key_press_value = <span class="number">5&#x27;d16</span>;	<span class="comment">//没有按下</span></span><br><span class="line">    	#<span class="number">100_000_000</span>;	<span class="comment">//400ms delay</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"> </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(key_press_value &lt; <span class="number">5&#x27;d16</span>) <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(key_press_value)</span><br><span class="line">    			<span class="number">5&#x27;d0</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">0</span>]) key_h &lt;= <span class="number">4&#x27;b1110</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d1</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">0</span>]) key_h &lt;= <span class="number">4&#x27;b1101</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d2</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">0</span>]) key_h &lt;= <span class="number">4&#x27;b1011</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d3</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">0</span>]) key_h &lt;= <span class="number">4&#x27;b0111</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    			<span class="number">5&#x27;d4</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">1</span>]) key_h &lt;= <span class="number">4&#x27;b1110</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d5</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">1</span>]) key_h &lt;= <span class="number">4&#x27;b1101</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d6</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">1</span>]) key_h &lt;= <span class="number">4&#x27;b1011</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d7</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">1</span>]) key_h &lt;= <span class="number">4&#x27;b0111</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    			<span class="number">5&#x27;d8</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">2</span>]) key_h &lt;= <span class="number">4&#x27;b1110</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d9</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">2</span>]) key_h &lt;= <span class="number">4&#x27;b1101</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d10</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">2</span>]) key_h &lt;= <span class="number">4&#x27;b1011</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d11</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">2</span>]) key_h &lt;= <span class="number">4&#x27;b0111</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    			<span class="number">5&#x27;d12</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">3</span>]) key_h &lt;= <span class="number">4&#x27;b1110</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d13</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">3</span>]) key_h &lt;= <span class="number">4&#x27;b1101</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d14</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">3</span>]) key_h &lt;= <span class="number">4&#x27;b1011</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span></span><br><span class="line">    			<span class="number">5&#x27;d15</span>: <span class="keyword">begin</span></span><br><span class="line">    				<span class="keyword">if</span>(!key_v[<span class="number">3</span>]) key_h &lt;= <span class="number">4&#x27;b0111</span>;</span><br><span class="line">    				<span class="keyword">else</span> key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    			<span class="keyword">end</span>	</span><br><span class="line">    			<span class="keyword">default</span>: key_h &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">15</span>:<span class="number">0</span>] display_seg7;	<span class="comment">//模拟显示的数码管数据	</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] dtube_data_decoder;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(dtube_data) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">case</span>(dtube_data)</span><br><span class="line">    		NUM0: dtube_data_decoder &lt;= <span class="number">4&#x27;h0</span>;</span><br><span class="line">    		NUM1: dtube_data_decoder &lt;= <span class="number">4&#x27;h1</span>;</span><br><span class="line">    		NUM2: dtube_data_decoder &lt;= <span class="number">4&#x27;h2</span>;</span><br><span class="line">    		NUM3: dtube_data_decoder &lt;= <span class="number">4&#x27;h3</span>;</span><br><span class="line">    		NUM4: dtube_data_decoder &lt;= <span class="number">4&#x27;h4</span>;</span><br><span class="line">    		NUM5: dtube_data_decoder &lt;= <span class="number">4&#x27;h5</span>;</span><br><span class="line">    		NUM6: dtube_data_decoder &lt;= <span class="number">4&#x27;h6</span>;</span><br><span class="line">    		NUM7: dtube_data_decoder &lt;= <span class="number">4&#x27;h7</span>;</span><br><span class="line">    		NUM8: dtube_data_decoder &lt;= <span class="number">4&#x27;h8</span>;</span><br><span class="line">    		NUM9: dtube_data_decoder &lt;= <span class="number">4&#x27;h9</span>;</span><br><span class="line">    		NUMA: dtube_data_decoder &lt;= <span class="number">4&#x27;ha</span>;</span><br><span class="line">    		NUMB: dtube_data_decoder &lt;= <span class="number">4&#x27;hb</span>;</span><br><span class="line">    		NUMC: dtube_data_decoder &lt;= <span class="number">4&#x27;hc</span>;</span><br><span class="line">    		NUMD: dtube_data_decoder &lt;= <span class="number">4&#x27;hd</span>;</span><br><span class="line">    		NUME: dtube_data_decoder &lt;= <span class="number">4&#x27;he</span>;</span><br><span class="line">    		NUMF: dtube_data_decoder &lt;= <span class="number">4&#x27;hf</span>;</span><br><span class="line">    		<span class="keyword">default</span>: ;</span><br><span class="line">    	<span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(dtube_cs_n <span class="keyword">or</span> dtube_data_decoder) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">0</span>]) display_seg7[<span class="number">3</span>:<span class="number">0</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">1</span>]) display_seg7[<span class="number">7</span>:<span class="number">4</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">2</span>]) display_seg7[<span class="number">11</span>:<span class="number">8</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    	<span class="keyword">if</span>(!dtube_cs_n[<span class="number">3</span>]) display_seg7[<span class="number">15</span>:<span class="number">12</span>] &lt;= dtube_data_decoder;</span><br><span class="line">    	<span class="keyword">else</span> ;	</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="4-仿真结果-2"><a href="#4-仿真结果-2" class="headerlink" title="4.仿真结果"></a>4.仿真结果</h2><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230108232720454.png" alt="image-20230108232720454"></p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230108232946416.png" alt="image-20230108232946416"></p>
<hr>
<h1 id="序列码状态机"><a href="#序列码状态机" class="headerlink" title="序列码状态机"></a>序列码状态机</h1><h2 id="1-思路-3"><a href="#1-思路-3" class="headerlink" title="1.思路"></a>1.思路</h2><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230109202839388.png" alt="image-20230109202839388"></p>
<h2 id="2-源代码-3"><a href="#2-源代码-3" class="headerlink" title="2.源代码"></a>2.源代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Sequential_detect_design(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">input</span> in_code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_rdy</span><br><span class="line">	);													</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] cstate;  </span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] nstate;  </span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> IDLE 	= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S1 	= <span class="number">4&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S2 	= <span class="number">4&#x27;d2</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S3 	= <span class="number">4&#x27;d3</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S4 	= <span class="number">4&#x27;d4</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S5 	= <span class="number">4&#x27;d5</span>;</span><br><span class="line">    <span class="keyword">parameter</span> S6 	= <span class="number">4&#x27;d6</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//两段式状态机</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)  </span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) cstate &lt;= IDLE;</span><br><span class="line">    	<span class="keyword">else</span> cstate &lt;= nstate;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">case</span>(cstate)</span><br><span class="line">    		IDLE: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S1;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = IDLE;</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S1: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b0</span>) </span><br><span class="line">                    nstate = S2;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = S1;			</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S2: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S3;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = IDLE;		</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S3: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S4;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = S2;		</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S4: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S1;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = S5;		</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S5: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S3;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = S6;		</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		S6: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    			<span class="keyword">if</span>(in_code == <span class="number">1&#x27;b1</span>) </span><br><span class="line">                    nstate = S1;</span><br><span class="line">    			<span class="keyword">else</span> </span><br><span class="line">                    nstate = IDLE;</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    		<span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">    			out_rdy = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			nstate = IDLE;</span><br><span class="line">    		<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-Testbench-3"><a href="#3-Testbench-3" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Sequential_detect_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">reg</span> in_code;</span><br><span class="line">    <span class="keyword">wire</span> out_rdy;	</span><br><span class="line">    </span><br><span class="line">    Sequential_detect_design uut_Sequential_detect_design(</span><br><span class="line">    	<span class="variable">.clk</span>(clk),	</span><br><span class="line">    	<span class="variable">.rst_n</span>(rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">    	<span class="variable">.in_code</span>(in_code),</span><br><span class="line">    	<span class="variable">.out_rdy</span>(out_rdy)</span><br><span class="line">    );					</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	clk = <span class="number">0</span>;</span><br><span class="line">    	rst_n = <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    	rst_n = <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line">    </span><br><span class="line">    	code_generation(<span class="number">6&#x27;b000000</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b111111</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b101100</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b100010</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b001110</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b101100</span>);</span><br><span class="line">    	code_generation(<span class="number">6&#x27;b000000</span>);</span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	<span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;	</span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> code_generation;</span><br><span class="line">    	<span class="keyword">input</span>[<span class="number">5</span>:<span class="number">0</span>] code_bus;</span><br><span class="line">    	<span class="keyword">begin</span></span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">5</span>];</span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">4</span>];</span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">3</span>];</span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">2</span>];</span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">1</span>];</span><br><span class="line">    		@(<span class="keyword">posedge</span> clk); </span><br><span class="line">    		in_code &lt;= code_bus[<span class="number">0</span>];</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="4-仿真结果-3"><a href="#4-仿真结果-3" class="headerlink" title="4.仿真结果"></a>4.仿真结果</h2><p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230109205926993.png" alt="image-20230109205926993"></p>
<hr>
<h1 id="UART的loopback实例"><a href="#UART的loopback实例" class="headerlink" title="UART的loopback实例"></a>UART的loopback实例</h1><ul>
<li>接收PC端发送的UART数据，原数据返回给PC端，即loopback功能</li>
</ul>
<h2 id="1-源代码"><a href="#1-源代码" class="headerlink" title="1.源代码"></a>1.源代码</h2><ul>
<li>uart_design.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//接收PC端发送的UART数据，原数据返回给PC端，即loopback功能</span></span><br><span class="line"><span class="keyword">module</span> uart_design(</span><br><span class="line">	<span class="keyword">input</span> sys_clk_i,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">	<span class="keyword">input</span> ext_rst_n,	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">	<span class="keyword">input</span> uart_rx,		<span class="comment">// UART接收数据信号</span></span><br><span class="line">	<span class="keyword">output</span> uart_tx		<span class="comment">// UART发送数据信号</span></span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//-------------------------------------</span></span><br><span class="line">	<span class="comment">//PLL例化</span></span><br><span class="line">	<span class="keyword">wire</span> clk_12m5;	<span class="comment">//PLL输出12.5MHz时钟</span></span><br><span class="line">	<span class="keyword">wire</span> clk_25m;	<span class="comment">//PLL输出25MHz时钟</span></span><br><span class="line">	<span class="keyword">wire</span> clk_50m;	<span class="comment">//PLL输出50MHz时钟</span></span><br><span class="line">	<span class="keyword">wire</span> clk_100m;	<span class="comment">//PLL输出100MHz时钟</span></span><br><span class="line">	<span class="keyword">wire</span> sys_rst_n;	<span class="comment">//PLL输出的locked信号，作为FPGA内部的复位信号，低电平复位，高电平正常工作</span></span><br><span class="line"></span><br><span class="line">	  clk_wiz_0 	u1_clk_wiz_0</span><br><span class="line">	   (</span><br><span class="line">	   <span class="comment">// Clock in ports</span></span><br><span class="line">	    <span class="variable">.clk_in1</span>(sys_clk_i),      <span class="comment">// input clk_in1</span></span><br><span class="line">	    <span class="comment">// Clock out ports</span></span><br><span class="line">	    <span class="variable">.clk_out1</span>(clk_12m5),     <span class="comment">// output clk_out1</span></span><br><span class="line">	    <span class="variable">.clk_out2</span>(clk_25m),     <span class="comment">// output clk_out2</span></span><br><span class="line">	    <span class="variable">.clk_out3</span>(clk_50m),     <span class="comment">// output clk_out3</span></span><br><span class="line">	    <span class="variable">.clk_out4</span>(clk_100m),     <span class="comment">// output clk_out4</span></span><br><span class="line">	    <span class="comment">// Status and control signals</span></span><br><span class="line">	    <span class="variable">.reset</span>(!ext_rst_n), <span class="comment">// input reset</span></span><br><span class="line">	    <span class="variable">.locked</span>(sys_rst_n));      <span class="comment">// output locked</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">	<span class="comment">//-------------------------------------</span></span><br><span class="line">	<span class="comment">//下面的四个模块中，speed_rx和speed_tx是两个完全独立的硬件模块，可称之为逻辑复制</span></span><br><span class="line">	<span class="comment">//（不是资源共享，和软件中的同一个子程序调用不能混为一谈）</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">wire</span> bps_start1,bps_start2;	<span class="comment">//接收到数据后，波特率时钟启动信号置位</span></span><br><span class="line">	<span class="keyword">wire</span> clk_bps1,clk_bps2;		<span class="comment">// clk_bps_r高电平为接收数据位的中间采样点,同时也作为发送数据的数据改变点 </span></span><br><span class="line">	<span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] rx_data;	<span class="comment">//接收数据寄存器，保存直至下一个数据来到</span></span><br><span class="line">	<span class="keyword">wire</span> rx_int;		<span class="comment">//接收数据中断信号,接收到数据期间始终为高电平</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//UART接收信号波特率设置</span></span><br><span class="line">	speed_setting	u2_speed_rx(	</span><br><span class="line">							<span class="variable">.clk</span>(clk_25m),	<span class="comment">//波特率选择模块</span></span><br><span class="line">							<span class="variable">.rst_n</span>(sys_rst_n),</span><br><span class="line">							<span class="variable">.bps_start</span>(bps_start1),</span><br><span class="line">							<span class="variable">.clk_bps</span>(clk_bps1)</span><br><span class="line">							);</span><br><span class="line">	<span class="comment">//UART接收数据处理</span></span><br><span class="line">	my_uart_rx		u3_my_uart_rx(		</span><br><span class="line">							<span class="variable">.clk</span>(clk_25m),	<span class="comment">//接收数据模块</span></span><br><span class="line">							<span class="variable">.rst_n</span>(sys_rst_n),</span><br><span class="line">							<span class="variable">.uart_rx</span>(uart_rx),</span><br><span class="line">							<span class="variable">.rx_data</span>(rx_data),</span><br><span class="line">							<span class="variable">.rx_int</span>(rx_int),</span><br><span class="line">							<span class="variable">.clk_bps</span>(clk_bps1),</span><br><span class="line">							<span class="variable">.bps_start</span>(bps_start1)</span><br><span class="line">							);</span><br><span class="line"></span><br><span class="line">	<span class="comment">//-------------------------------------</span></span><br><span class="line">	<span class="comment">//UART发送信号波特率设置													</span></span><br><span class="line">	speed_setting	u4_speed_tx(	</span><br><span class="line">							<span class="variable">.clk</span>(clk_25m),	<span class="comment">//波特率选择模块</span></span><br><span class="line">							<span class="variable">.rst_n</span>(sys_rst_n),</span><br><span class="line">							<span class="variable">.bps_start</span>(bps_start2),</span><br><span class="line">							<span class="variable">.clk_bps</span>(clk_bps2)</span><br><span class="line">							);</span><br><span class="line">	<span class="comment">//UART发送数据处理</span></span><br><span class="line">	my_uart_tx		u5_my_uart_tx(		</span><br><span class="line">							<span class="variable">.clk</span>(clk_25m),	<span class="comment">//发送数据模块</span></span><br><span class="line">							<span class="variable">.rst_n</span>(sys_rst_n),</span><br><span class="line">							<span class="variable">.rx_data</span>(rx_data),</span><br><span class="line">							<span class="variable">.rx_int</span>(rx_int),</span><br><span class="line">							<span class="variable">.uart_tx</span>(uart_tx),</span><br><span class="line">							<span class="variable">.clk_bps</span>(clk_bps2),</span><br><span class="line">							<span class="variable">.bps_start</span>(bps_start2)</span><br><span class="line">							);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span>		</span><br></pre></td></tr></table></figure>
<ul>
<li>my_uart_tx.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> my_uart_tx(</span><br><span class="line">	clk,</span><br><span class="line">	rst_n,</span><br><span class="line">	rx_data,</span><br><span class="line">	rx_int,</span><br><span class="line">	uart_tx,</span><br><span class="line">	clk_bps,</span><br><span class="line">	bps_start</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> clk;			<span class="comment">// 25MHz主时钟</span></span><br><span class="line">	<span class="keyword">input</span> rst_n;		<span class="comment">//低电平复位信号</span></span><br><span class="line">	<span class="keyword">input</span> clk_bps;		<span class="comment">// clk_bps_r高电平为接收数据位的中间采样点,同时也作为发送数据的数据改变点</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] rx_data;	<span class="comment">//接收数据寄存器</span></span><br><span class="line">	<span class="keyword">input</span> rx_int;		<span class="comment">//接收数据中断信号,接收到数据期间始终为高电平,在该模块中利用它的下降沿来启动串口发送数据</span></span><br><span class="line">	<span class="keyword">output</span> uart_tx;	<span class="comment">// RS232发送数据信号</span></span><br><span class="line">	<span class="keyword">output</span> bps_start;	<span class="comment">//接收或者要发送数据，波特率时钟启动信号置位</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//---------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span> rx_int0,rx_int1,rx_int2;	<span class="comment">//rx_int信号寄存器，捕捉下降沿滤波用</span></span><br><span class="line">	<span class="keyword">wire</span> neg_rx_int;	<span class="comment">// rx_int下降沿标志位</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			rx_int0 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			rx_int1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			rx_int2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			rx_int0 &lt;= rx_int;</span><br><span class="line">			rx_int1 &lt;= rx_int0;</span><br><span class="line">			rx_int2 &lt;= rx_int1;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> neg_rx_int =  ~rx_int1 &amp; rx_int2;	<span class="comment">//捕捉到下降沿后，neg_rx_int拉高保持一个主时钟周期</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//---------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] tx_data;	<span class="comment">//待发送数据的寄存器</span></span><br><span class="line">	<span class="keyword">reg</span> bps_start_r;</span><br><span class="line">	<span class="keyword">reg</span> tx_en;	<span class="comment">//发送数据使能信号，高有效</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] num;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			tx_en &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			tx_data &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(neg_rx_int) <span class="keyword">begin</span>	<span class="comment">//接收数据完毕，准备把接收到的数据发回去</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">			tx_data &lt;= rx_data;	<span class="comment">//把接收到的数据存入发送数据寄存器</span></span><br><span class="line">			tx_en &lt;= <span class="number">1&#x27;b1</span>;		<span class="comment">//进入发送数据状态中</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(num == <span class="number">4&#x27;d10</span>) <span class="keyword">begin</span>	<span class="comment">//数据发送完成，复位</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			tx_en &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> bps_start = bps_start_r;</span><br><span class="line"></span><br><span class="line">	<span class="comment">//---------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span> uart_tx_r;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			num &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">			uart_tx_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(tx_en) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(clk_bps)	<span class="keyword">begin</span></span><br><span class="line">				num &lt;= num+<span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">case</span> (num)</span><br><span class="line">					<span class="number">4&#x27;d0</span>: uart_tx_r &lt;= <span class="number">1&#x27;b0</span>; 	<span class="comment">//发送起始位</span></span><br><span class="line">					<span class="number">4&#x27;d1</span>: uart_tx_r &lt;= tx_data[<span class="number">0</span>];	<span class="comment">//发送bit0</span></span><br><span class="line">					<span class="number">4&#x27;d2</span>: uart_tx_r &lt;= tx_data[<span class="number">1</span>];	<span class="comment">//发送bit1</span></span><br><span class="line">					<span class="number">4&#x27;d3</span>: uart_tx_r &lt;= tx_data[<span class="number">2</span>];	<span class="comment">//发送bit2</span></span><br><span class="line">					<span class="number">4&#x27;d4</span>: uart_tx_r &lt;= tx_data[<span class="number">3</span>];	<span class="comment">//发送bit3</span></span><br><span class="line">					<span class="number">4&#x27;d5</span>: uart_tx_r &lt;= tx_data[<span class="number">4</span>];	<span class="comment">//发送bit4</span></span><br><span class="line">					<span class="number">4&#x27;d6</span>: uart_tx_r &lt;= tx_data[<span class="number">5</span>];	<span class="comment">//发送bit5</span></span><br><span class="line">					<span class="number">4&#x27;d7</span>: uart_tx_r &lt;= tx_data[<span class="number">6</span>];	<span class="comment">//发送bit6</span></span><br><span class="line">					<span class="number">4&#x27;d8</span>: uart_tx_r &lt;= tx_data[<span class="number">7</span>];	<span class="comment">//发送bit7</span></span><br><span class="line">					<span class="number">4&#x27;d9</span>: uart_tx_r &lt;= <span class="number">1&#x27;b1</span>;	<span class="comment">//发送结束位</span></span><br><span class="line">				 	<span class="keyword">default</span>: uart_tx_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">endcase</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">if</span>(num == <span class="number">4&#x27;d10</span>) num &lt;= <span class="number">4&#x27;d0</span>;	<span class="comment">//复位</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> uart_tx = uart_tx_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>my_uart_rx.v</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> my_uart_rx(</span><br><span class="line">	clk,</span><br><span class="line">	rst_n,</span><br><span class="line">	uart_rx,</span><br><span class="line">	rx_data,</span><br><span class="line">	rx_int,</span><br><span class="line">	clk_bps,</span><br><span class="line">	bps_start</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> clk;		<span class="comment">// 25MHz主时钟</span></span><br><span class="line">	<span class="keyword">input</span> rst_n;	<span class="comment">//低电平复位信号</span></span><br><span class="line">	<span class="keyword">input</span> uart_rx;	<span class="comment">// RS232接收数据信号</span></span><br><span class="line">	<span class="keyword">input</span> clk_bps;	<span class="comment">// clk_bps的高电平为接收或者发送数据位的中间采样点</span></span><br><span class="line">	<span class="keyword">output</span> bps_start;		<span class="comment">//接收到数据后，波特率时钟启动信号置位</span></span><br><span class="line">	<span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] rx_data;	<span class="comment">//接收数据寄存器，保存直至下一个数据来到 </span></span><br><span class="line">	<span class="keyword">output</span> rx_int;	<span class="comment">//接收数据中断信号,接收到数据期间始终为高电平</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//----------------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span> uart_rx0,uart_rx1,uart_rx2,uart_rx3;	<span class="comment">//接收数据寄存器，滤波用</span></span><br><span class="line">	<span class="keyword">wire</span> neg_uart_rx;	<span class="comment">//表示数据线接收到下降沿</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			uart_rx0 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			uart_rx1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			uart_rx2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			uart_rx3 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			uart_rx0 &lt;= uart_rx;</span><br><span class="line">			uart_rx1 &lt;= uart_rx0;</span><br><span class="line">			uart_rx2 &lt;= uart_rx1;</span><br><span class="line">			uart_rx3 &lt;= uart_rx2;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">		<span class="comment">//下面的下降沿检测可以滤掉&lt;40ns-80ns的毛刺(包括高脉冲和低脉冲毛刺)，</span></span><br><span class="line">		<span class="comment">//这里就是用资源换稳定（前提是我们对时间要求不是那么苛刻，因为输入信号打了好几拍） </span></span><br><span class="line">		<span class="comment">//（当然我们的有效低脉冲信号肯定是远远大于80ns的）</span></span><br><span class="line">	<span class="keyword">assign</span> neg_uart_rx = uart_rx3 &amp; uart_rx2 &amp; ~uart_rx1 &amp; ~uart_rx0;	<span class="comment">//接收到下降沿后neg_uart_rx置高一个时钟周期</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//----------------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span> bps_start_r;</span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] num;	<span class="comment">//移位次数</span></span><br><span class="line">	<span class="keyword">reg</span> rx_int;		<span class="comment">//接收数据中断信号,接收到数据期间始终为高电平</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			rx_int &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(neg_uart_rx) <span class="keyword">begin</span>		<span class="comment">//接收到串口接收线uart_rx的下降沿标志信号</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b1</span>;	<span class="comment">//启动串口准备数据接收</span></span><br><span class="line">			rx_int &lt;= <span class="number">1&#x27;b1</span>;			<span class="comment">//接收数据中断信号使能</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(num == <span class="number">4&#x27;d9</span>) <span class="keyword">begin</span>		<span class="comment">//接收完有用数据信息</span></span><br><span class="line">			bps_start_r &lt;= <span class="number">1&#x27;b0</span>;	<span class="comment">//数据接收完毕，释放波特率启动信号</span></span><br><span class="line">			rx_int &lt;= <span class="number">1&#x27;b0</span>;			<span class="comment">//接收数据中断信号关闭</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> bps_start = bps_start_r;</span><br><span class="line"></span><br><span class="line">	<span class="comment">//----------------------------------------------------------------</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] rx_data_r;		<span class="comment">//串口接收数据寄存器，保存直至下一个数据来到</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] rx_temp_data;	<span class="comment">//当前接收数据寄存器</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">		<span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">			rx_temp_data &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">			num &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">			rx_data_r &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(rx_int) <span class="keyword">begin</span>	<span class="comment">//接收数据处理</span></span><br><span class="line">			<span class="keyword">if</span>(clk_bps) <span class="keyword">begin</span>	<span class="comment">//读取并保存数据,接收数据为一个起始位，8bit数据，1或2个结束位		</span></span><br><span class="line">				num &lt;= num+<span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">case</span> (num)</span><br><span class="line">					<span class="number">4&#x27;d1</span>: rx_temp_data[<span class="number">0</span>] &lt;= uart_rx;	<span class="comment">//锁存第0bit</span></span><br><span class="line">					<span class="number">4&#x27;d2</span>: rx_temp_data[<span class="number">1</span>] &lt;= uart_rx;	<span class="comment">//锁存第1bit</span></span><br><span class="line">					<span class="number">4&#x27;d3</span>: rx_temp_data[<span class="number">2</span>] &lt;= uart_rx;	<span class="comment">//锁存第2bit</span></span><br><span class="line">					<span class="number">4&#x27;d4</span>: rx_temp_data[<span class="number">3</span>] &lt;= uart_rx;	<span class="comment">//锁存第3bit</span></span><br><span class="line">					<span class="number">4&#x27;d5</span>: rx_temp_data[<span class="number">4</span>] &lt;= uart_rx;	<span class="comment">//锁存第4bit</span></span><br><span class="line">					<span class="number">4&#x27;d6</span>: rx_temp_data[<span class="number">5</span>] &lt;= uart_rx;	<span class="comment">//锁存第5bit</span></span><br><span class="line">					<span class="number">4&#x27;d7</span>: rx_temp_data[<span class="number">6</span>] &lt;= uart_rx;	<span class="comment">//锁存第6bit</span></span><br><span class="line">					<span class="number">4&#x27;d8</span>: rx_temp_data[<span class="number">7</span>] &lt;= uart_rx;	<span class="comment">//锁存第7bit</span></span><br><span class="line">					<span class="keyword">default</span>: ;</span><br><span class="line">				<span class="keyword">endcase</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">if</span>(num == <span class="number">4&#x27;d9</span>) <span class="keyword">begin</span>		<span class="comment">//我们的标准接收模式下只有1+8+1(2)=11bit的有效数据</span></span><br><span class="line">				num &lt;= <span class="number">4&#x27;d0</span>;			<span class="comment">//接收到STOP位后结束,num清零</span></span><br><span class="line">				rx_data_r &lt;= rx_temp_data;	<span class="comment">//把数据锁存到数据寄存器rx_data中</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> rx_data = rx_data_r;	</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="2-Testbench"><a href="#2-Testbench" class="headerlink" title="2.Testbench"></a>2.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> uart_tb();</span><br><span class="line">	</span><br><span class="line"><span class="keyword">reg</span> sys_clk_i;	<span class="comment">//50MHz时钟信号</span></span><br><span class="line"><span class="keyword">reg</span> ext_rst_n;	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line"><span class="keyword">reg</span> uart_rx;		<span class="comment">// UART接收数据信号</span></span><br><span class="line"><span class="keyword">wire</span> uart_tx;		<span class="comment">// UART发送数据信号</span></span><br><span class="line">	</span><br><span class="line">uart_design		u1_uart_design(</span><br><span class="line">			<span class="variable">.sys_clk_i</span>(sys_clk_i),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">			<span class="variable">.ext_rst_n</span>(ext_rst_n),	<span class="comment">//外部输入复位信号，低电平有效</span></span><br><span class="line">			<span class="variable">.uart_rx</span>(uart_rx),</span><br><span class="line">			<span class="variable">.uart_tx</span>(uart_tx)</span><br><span class="line">		);	</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> UART_BPS_DELAY_NS	1_000_000_000/9600		</span><span class="comment">//串口波特率延时			</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] uart_data_from_fpga;	<span class="comment">//接收FPGA发送的串口数据</span></span><br><span class="line"><span class="keyword">reg</span> uart_en_from_fpga;		<span class="comment">//接收FPGA发送的串口数据有效</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	sys_clk_i = <span class="number">0</span>;</span><br><span class="line">	ext_rst_n = <span class="number">0</span>;	<span class="comment">//复位中</span></span><br><span class="line">	uart_rx = <span class="number">1</span>;</span><br><span class="line">	uart_data_from_fpga = <span class="number">0</span>;</span><br><span class="line">	uart_en_from_fpga = <span class="number">0</span>;</span><br><span class="line">	#<span class="number">1000</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> sys_clk_i); #<span class="number">2</span>;</span><br><span class="line">	ext_rst_n = <span class="number">1</span>;	<span class="comment">//复位结束，正常工作</span></span><br><span class="line"></span><br><span class="line">	#<span class="number">100_000</span>;	<span class="comment">//延时100us</span></span><br><span class="line">	</span><br><span class="line">	pc_uart_tx_task(<span class="number">8&#x27;haa</span>);	<span class="comment">//发送数据</span></span><br><span class="line">	</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS*10)</span>;	</span><br><span class="line">	<span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span>	</span><br><span class="line">	</span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> sys_clk_i = ~sys_clk_i;	<span class="comment">//50MHz时钟产生</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//模拟发送一帧串口数据</span></span><br><span class="line"><span class="keyword">task</span> pc_uart_tx_task;</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] value;</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		uart_rx = <span class="number">0</span>;	<span class="comment">//起始位</span></span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;	</span><br><span class="line">		uart_rx = value[<span class="number">0</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">1</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">2</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">3</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">4</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">5</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">6</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = value[<span class="number">7</span>];</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">		uart_rx = <span class="number">1</span>;	<span class="comment">//停止位</span></span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;		</span><br><span class="line">		uart_rx = <span class="number">1</span>;</span><br><span class="line">		<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//接收串口数据帧</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> uart_tx) <span class="keyword">begin</span></span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS/2)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">0</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">1</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">2</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">3</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">4</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">5</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">6</span>] = uart_tx;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_data_from_fpga[<span class="number">7</span>] = uart_tx;</span><br><span class="line">	uart_en_from_fpga = <span class="number">1</span>;</span><br><span class="line">	<span class="built_in">$display</span>(<span class="string">&quot;uart_data_from_fpga = %x\n&quot;</span>,uart_data_from_fpga);</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS)</span>;</span><br><span class="line">	uart_en_from_fpga = <span class="number">0</span>;</span><br><span class="line">	<span class="variable">#(`UART_BPS_DELAY_NS/2)</span>;</span><br><span class="line"><span class="keyword">end</span>	</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-仿真结果"><a href="#3-仿真结果" class="headerlink" title="3.仿真结果"></a>3.仿真结果</h2><ul>
<li>RTL视图</li>
</ul>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210172236844.png" alt="image-20230210172236844"></p>
<ul>
<li>仿真波形：</li>
</ul>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210201852096.png" alt="image-20230210201852096"></p>
<ul>
<li>发送数据：</li>
</ul>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230210200729375.png" alt="image-20230210200729375"></p>
<hr>
<h1 id="SPI接口DAC驱动控制"><a href="#SPI接口DAC驱动控制" class="headerlink" title="SPI接口DAC驱动控制"></a>SPI接口DAC驱动控制</h1><ul>
<li>DAC：数字-模拟转换器</li>
<li>功能描述：DAC 芯片DAC081S101的模拟电压输出直接连接到D5指示灯的正端，它的电压值决定 了D5指示灯的亮暗程度。FPGA工程实例产生一个0-255循环递增的数据，通过SPI接口不断的写入到DAC中，输出的模拟电压可以控制LED的亮暗变化</li>
</ul>
<h2 id="1-思路-4"><a href="#1-思路-4" class="headerlink" title="1.思路"></a>1.思路</h2><ul>
<li><p>发起一次DAC芯片的写入操作，需要先拉低同步信号SYNC，同时在紧接着的连续 16 个同步时钟SCLK上升沿送出数据DIN，DAC芯片内部则在时钟SCLK的下降沿采样数据DIN</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213213410699.png" alt="image-20230213213410699" style="zoom:67%;"></p>
</li>
<li><p>DA芯片通信数据帧格式：FPGA 作为通讯的主机，若要控制DAC芯片DAC081S101完成一次转换，则一共需要传输16位的数据。最高 2 位（DB15-14）不用；DB13-12是当前传输数据的控制位，写 2’b00 时表示正常的DAC数据输出操作；DB11-DB4对应有效数据D7-0；最后4位数据DB3-0也不用</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213213555843.png" alt="image-20230213213555843" style="zoom:50%;"></p>
</li>
<li><p>DAC使能转换信号dac_en时序</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213231306851.png" alt="image-20230213231306851"></p>
</li>
<li><p>DAC帧同步信号dac_sync_n时序：</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213232632326.png" alt="image-20230213232632326"></p>
</li>
</ul>
<h2 id="2-源代码-4"><a href="#2-源代码-4" class="headerlink" title="2.源代码"></a>2.源代码</h2><ul>
<li><p>SPI_DAC_design.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SPI_DAC_design(</span><br><span class="line">		<span class="keyword">input</span> sys_clk_i,	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">		<span class="keyword">input</span> ext_rst_n,	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">		<span class="keyword">output</span> dac_sync_n,	<span class="comment">//DAC帧同步信号，低电平有效</span></span><br><span class="line">		<span class="keyword">output</span> dac_sclk,	<span class="comment">//DAC串行时钟信号</span></span><br><span class="line">		<span class="keyword">output</span> dac_data		<span class="comment">//DAC串行数据信号</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> clk_12m5;	<span class="comment">//PLL输出12.5MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_25m;	<span class="comment">//PLL输出25MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_50m;	<span class="comment">//PLL输出50MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> clk_100m;	<span class="comment">//PLL输出100MHz时钟</span></span><br><span class="line">    <span class="keyword">wire</span> sys_rst_n;	<span class="comment">//PLL输出的locked信号，作为FPGA内部的复位信号，低电平复位，高电平正常工作</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//PLL例化</span></span><br><span class="line">    clk_wiz_0 	u1_clk_wiz_0</span><br><span class="line">       (</span><br><span class="line">       <span class="comment">// Clock in ports</span></span><br><span class="line">        <span class="variable">.clk_in1</span>(sys_clk_i),      <span class="comment">// input clk_in1</span></span><br><span class="line">        <span class="comment">// Clock out ports</span></span><br><span class="line">        <span class="variable">.clk_out1</span>(clk_12m5),     <span class="comment">// output clk_out1</span></span><br><span class="line">        <span class="variable">.clk_out2</span>(clk_25m),     <span class="comment">// output clk_out2</span></span><br><span class="line">        <span class="variable">.clk_out3</span>(clk_50m),     <span class="comment">// output clk_out3</span></span><br><span class="line">        <span class="variable">.clk_out4</span>(clk_100m),     <span class="comment">// output clk_out4</span></span><br><span class="line">        <span class="comment">// Status and control signals</span></span><br><span class="line">        <span class="variable">.reset</span>(!ext_rst_n), <span class="comment">// input reset</span></span><br><span class="line">        <span class="variable">.locked</span>(sys_rst_n));      <span class="comment">// output locked</span></span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------		</span></span><br><span class="line">    <span class="comment">//产生递增的DAC转换数据</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] dac_out_bus;	<span class="comment">//DAC输出数据，模块内部自动判断该数据是否发生变化，若前后有变化，则通过IIC接口发起一次DAC转换数据写入操作，建议该数据变化速率不要超过1.5KHz</span></span><br><span class="line">    dac_dbgene		uut_dac_dbgene(</span><br><span class="line">    				<span class="variable">.clk</span>(clk_25m),		<span class="comment">//时钟信号</span></span><br><span class="line">    				<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    				<span class="variable">.dac_out_bus</span>(dac_out_bus)	<span class="comment">//DAC转换数据	</span></span><br><span class="line">    			);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------</span></span><br><span class="line">    <span class="comment">//DAC5571的IIC写DA转换数据模块</span></span><br><span class="line">    dac_controller		uut_dac_controller(</span><br><span class="line">    					<span class="variable">.clk</span>(clk_25m),		<span class="comment">//时钟信号</span></span><br><span class="line">    					<span class="variable">.rst_n</span>(sys_rst_n),	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">    					<span class="variable">.dac_out_bus</span>(dac_out_bus),	<span class="comment">//DAC输出数据，模块内部自动判断该数据是否发生变化，若前后有变化，则通过IIC接口发起一次DAC转换数据写入操作，建议该数据变化速率不要超过1.5KHz</span></span><br><span class="line">    					<span class="variable">.dac_sync_n</span>(dac_sync_n),</span><br><span class="line">    					<span class="variable">.dac_sclk</span>(dac_sclk),</span><br><span class="line">    					<span class="variable">.dac_data</span>(dac_data)</span><br><span class="line">    				);		</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>dac_dbgene.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dac_dbgene(</span><br><span class="line">	    <span class="keyword">input</span> clk,		<span class="comment">//时钟信号，25MHz</span></span><br><span class="line">	    <span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">	    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] dac_out_bus	<span class="comment">//DAC转换数据	</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> MAX_CNT_VALUE = <span class="number">18&#x27;d249_999</span>;		</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//10ms定时计数</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">17</span>:<span class="number">0</span>] cnt;	<span class="comment">//10ms计数器</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(cnt &lt; MAX_CNT_VALUE) </span><br><span class="line">            cnt &lt;= cnt+<span class="number">1&#x27;b1</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//DA转换数据递增</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dac_out_bus &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(cnt == MAX_CNT_VALUE) </span><br><span class="line">            dac_out_bus &lt;= dac_out_bus+<span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>dac_controller.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dac_controller(</span><br><span class="line">		<span class="keyword">input</span> clk,		<span class="comment">//时钟信号，25MHz</span></span><br><span class="line">		<span class="keyword">input</span> rst_n,	<span class="comment">//复位信号，低电平有效</span></span><br><span class="line">		<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] dac_out_bus,	<span class="comment">//DAC输出数据，模块内部自动判断该数据是否发生变化，若前后有变化，则通过SPI接口发起一次DAC转换数据写入操作，建议该数据变化速率不要超过1.5KHz</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> dac_sync_n,	<span class="comment">//DAC帧同步信号，低电平有效</span></span><br><span class="line">		<span class="keyword">output</span> dac_sclk,	<span class="comment">//DAC串行时钟信号</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> dac_data		<span class="comment">//DAC串行数据信号			</span></span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] cstate;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] nstate;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//DAC输出时钟产生，clk的4分频，即6.25MHz</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] div;</span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            div &lt;= <span class="number">2&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            div &lt;= div+<span class="number">1&#x27;b1</span>;<span class="comment">//00 01 10 11</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> dac_sclk = ~div[<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> div_en = (div == <span class="number">2&#x27;d2</span>);<span class="comment">//在时钟sclk由高变低的瞬间置1</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------	</span></span><br><span class="line">    <span class="comment">//判断DAC输出数据是否变化，若变化则发起一次SPI数据写入操作					</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] dac_out_bus_r;		<span class="comment">//dac_data缓存寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> dac_en;		<span class="comment">//DAC转换使能信号，高电平有效															</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//锁存前一拍的DAC值</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>									</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dac_out_bus_r &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(div_en) </span><br><span class="line">            dac_out_bus_r &lt;= dac_out_bus;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//判断是否需要写入新的DAC值，赋值DAC转换使能信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>									</span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dac_en &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(div_en) <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">if</span>(dac_out_bus_r != dac_out_bus) </span><br><span class="line">                dac_en &lt;= <span class="number">1&#x27;b1</span>;	<span class="comment">//若DAC当前值与新的值不一致，则发起一次写DAC操作</span></span><br><span class="line">    		<span class="keyword">else</span> </span><br><span class="line">                dac_en &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="keyword">parameter</span> DAC_BIT15_14 = <span class="number">2&#x27;b00</span>;	<span class="comment">//don&#x27;t care</span></span><br><span class="line">    <span class="keyword">parameter</span> DAC_BIT13_12 = <span class="number">2&#x27;b00</span>;	<span class="comment">//2&#x27;b00--normal operation; 2&#x27;b01--1kohm to gnd; 2&#x27;b10--100kohm to gnd; 2&#x27;b11--high impedance</span></span><br><span class="line">    <span class="keyword">parameter</span> DAC_BIT3_0 = <span class="number">4&#x27;b0000</span>;	<span class="comment">//don&#x27;t care</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] dac_parallel_data = &#123;DAC_BIT15_14,DAC_BIT13_12,dac_out_bus_r,DAC_BIT3_0&#125;;	<span class="comment">//写入DAC的16位数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//-------------------------------------------------</span></span><br><span class="line">    <span class="comment">//DAC芯片SPI时序状态机</span></span><br><span class="line">    <span class="keyword">parameter</span> STATE_IDLE = <span class="number">5&#x27;d0</span>;	</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB15 = <span class="number">5&#x27;d1</span>;	</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB14 = <span class="number">5&#x27;d2</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB13 = <span class="number">5&#x27;d3</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB12 = <span class="number">5&#x27;d4</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB11 = <span class="number">5&#x27;d5</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB10 = <span class="number">5&#x27;d6</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB09 = <span class="number">5&#x27;d7</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB08 = <span class="number">5&#x27;d8</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB07 = <span class="number">5&#x27;d9</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB06 = <span class="number">5&#x27;d10</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB05 = <span class="number">5&#x27;d11</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB04 = <span class="number">5&#x27;d12</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB03 = <span class="number">5&#x27;d13</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB02 = <span class="number">5&#x27;d14</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB01 = <span class="number">5&#x27;d15</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DB00 = <span class="number">5&#x27;d16</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_DONE = <span class="number">5&#x27;d17</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//时序逻辑，状态切换</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            cstate &lt;= STATE_IDLE;</span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            cstate &lt;= nstate;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//切换下一个状态</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            nstate &lt;= STATE_IDLE;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(div_en) <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(cstate)</span><br><span class="line">    			STATE_IDLE:	<span class="keyword">begin</span> </span><br><span class="line">                    <span class="keyword">if</span>(dac_en) </span><br><span class="line">                        nstate &lt;= STATE_DB15;	<span class="comment">//DAC芯片写操作</span></span><br><span class="line">    				<span class="keyword">else</span> </span><br><span class="line">                        nstate &lt;= STATE_IDLE;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">    			STATE_DB15: nstate &lt;= STATE_DB14;</span><br><span class="line">    			STATE_DB14: nstate &lt;= STATE_DB13;</span><br><span class="line">    			STATE_DB13: nstate &lt;= STATE_DB12;</span><br><span class="line">    			STATE_DB12: nstate &lt;= STATE_DB11;</span><br><span class="line">    			STATE_DB11: nstate &lt;= STATE_DB10;</span><br><span class="line">    			STATE_DB10: nstate &lt;= STATE_DB09;</span><br><span class="line">    			STATE_DB09: nstate &lt;= STATE_DB08;</span><br><span class="line">    			STATE_DB08: nstate &lt;= STATE_DB07;			</span><br><span class="line">    			STATE_DB07: nstate &lt;= STATE_DB06;</span><br><span class="line">    			STATE_DB06: nstate &lt;= STATE_DB05;</span><br><span class="line">    			STATE_DB05: nstate &lt;= STATE_DB04;</span><br><span class="line">    			STATE_DB04: nstate &lt;= STATE_DB03;</span><br><span class="line">    			STATE_DB03: nstate &lt;= STATE_DB02;</span><br><span class="line">    			STATE_DB02: nstate &lt;= STATE_DB01;</span><br><span class="line">    			STATE_DB01: nstate &lt;= STATE_DB00;</span><br><span class="line">    			STATE_DB00: nstate &lt;= STATE_DONE;</span><br><span class="line">    			STATE_DONE: nstate &lt;= STATE_IDLE;</span><br><span class="line">    			<span class="keyword">default</span>: nstate &lt;= STATE_IDLE;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//DAC帧同步信号赋值</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dac_sync_n &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>((nstate == STATE_IDLE) &amp;&amp; div_en &amp;&amp; dac_en) </span><br><span class="line">            dac_sync_n &lt;= <span class="number">1&#x27;b0</span>;	<span class="comment">//开始DAC操作时拉低帧同步信号</span></span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>((nstate == STATE_DB00) &amp;&amp; div_en) </span><br><span class="line">            dac_sync_n &lt;= <span class="number">1&#x27;b1</span>;	<span class="comment">//结束DAC操作时拉高帧同步信号</span></span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>((nstate == STATE_IDLE) || (nstate == STATE_DONE)) </span><br><span class="line">            dac_sync_n &lt;= <span class="number">1&#x27;b1</span>;	<span class="comment">//其他状态下，帧同步信号拉高</span></span><br><span class="line">    	<span class="keyword">else</span> </span><br><span class="line">            dac_sync_n &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//并串转换，送16位DAC数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span>(!rst_n) </span><br><span class="line">            dac_data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    		<span class="keyword">case</span>(nstate)</span><br><span class="line">    			STATE_IDLE:	dac_data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			STATE_DB15: dac_data &lt;= dac_parallel_data[<span class="number">15</span>];</span><br><span class="line">    			STATE_DB14: dac_data &lt;= dac_parallel_data[<span class="number">14</span>];</span><br><span class="line">    			STATE_DB13: dac_data &lt;= dac_parallel_data[<span class="number">13</span>];</span><br><span class="line">    			STATE_DB12: dac_data &lt;= dac_parallel_data[<span class="number">12</span>];</span><br><span class="line">    			STATE_DB11: dac_data &lt;= dac_parallel_data[<span class="number">11</span>];</span><br><span class="line">    			STATE_DB10: dac_data &lt;= dac_parallel_data[<span class="number">10</span>];</span><br><span class="line">    			STATE_DB09: dac_data &lt;= dac_parallel_data[<span class="number">9</span>];</span><br><span class="line">    			STATE_DB08: dac_data &lt;= dac_parallel_data[<span class="number">8</span>];			</span><br><span class="line">    			STATE_DB07: dac_data &lt;= dac_parallel_data[<span class="number">7</span>];</span><br><span class="line">    			STATE_DB06: dac_data &lt;= dac_parallel_data[<span class="number">6</span>];</span><br><span class="line">    			STATE_DB05: dac_data &lt;= dac_parallel_data[<span class="number">5</span>];</span><br><span class="line">    			STATE_DB04: dac_data &lt;= dac_parallel_data[<span class="number">4</span>];</span><br><span class="line">    			STATE_DB03: dac_data &lt;= dac_parallel_data[<span class="number">3</span>];</span><br><span class="line">    			STATE_DB02: dac_data &lt;= dac_parallel_data[<span class="number">2</span>];</span><br><span class="line">    			STATE_DB01: dac_data &lt;= dac_parallel_data[<span class="number">1</span>];</span><br><span class="line">    			STATE_DB00: dac_data &lt;= dac_parallel_data[<span class="number">0</span>];</span><br><span class="line">    			STATE_DONE: dac_data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    			<span class="keyword">default</span>: dac_data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    		<span class="keyword">endcase</span></span><br><span class="line">    	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h2 id="3-Testbench-4"><a href="#3-Testbench-4" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> SPI_DAC_tb;</span><br><span class="line">    <span class="keyword">reg</span> clk;	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> rst_n;	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">    <span class="keyword">wire</span> dac_sync_n;	<span class="comment">//DAC帧同步信号，低电平有效</span></span><br><span class="line">    <span class="keyword">wire</span> dac_sclk;	<span class="comment">//DAC串行时钟信号</span></span><br><span class="line">    <span class="keyword">wire</span> dac_data;		<span class="comment">//DAC串行数据信号</span></span><br><span class="line">    </span><br><span class="line">    SPI_DAC_design	uut_SPI_DAC_design(</span><br><span class="line">    			<span class="variable">.sys_clk_i</span>(clk),	<span class="comment">//外部输入50MHz时钟信号</span></span><br><span class="line">    			<span class="variable">.ext_rst_n</span>(rst_n),	<span class="comment">//外部输入复位信号，低电平有效			</span></span><br><span class="line">    			<span class="variable">.dac_sync_n</span>(dac_sync_n),	<span class="comment">//DAC帧同步信号，低电平有效</span></span><br><span class="line">    			<span class="variable">.dac_sclk</span>(dac_sclk),	<span class="comment">//DAC串行时钟信号</span></span><br><span class="line">    			<span class="variable">.dac_data</span>(dac_data)		<span class="comment">//DAC串行数据信号</span></span><br><span class="line">    		);	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	clk = <span class="number">0</span>;</span><br><span class="line">    	rst_n = <span class="number">0</span>;</span><br><span class="line">    	#<span class="number">1000</span>;</span><br><span class="line">    	rst_n = <span class="number">1</span>;</span><br><span class="line">    	#<span class="number">50_000_000</span>;</span><br><span class="line">    	<span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span>	</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;	</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="4-仿真结果-4"><a href="#4-仿真结果-4" class="headerlink" title="4.仿真结果"></a>4.仿真结果</h2><ul>
<li><p>RTL视图</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213232842741.png" alt="image-20230213232842741"></p>
</li>
<li><p>仿真波形</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230213224507939.png" alt="image-20230213224507939"></p>
</li>
</ul>
<hr>
<h1 id="IIC接口RTC时间显示控制"><a href="#IIC接口RTC时间显示控制" class="headerlink" title="IIC接口RTC时间显示控制"></a>IIC接口RTC时间显示控制</h1><ul>
<li>功能描述：本实例通过IIC接口定时读取RTC中的时、分、秒寄存器，同时将时、 分、秒数据通过UART发送到PC上的串口调试助手进行实时的显示；此外，PC上的串口调试助手也可以发送“0xaa+time+minute+second+0x55”这样的16进制字符串来重设RTC的时、 分、秒寄存器，重设后立即生效</li>
</ul>
<h2 id="1-思路-5"><a href="#1-思路-5" class="headerlink" title="1.思路"></a>1.思路</h2><ul>
<li><p>IIC协议：I2C通信中只涉及两条信号线，即时钟信号SCL和数据信号SDA。时钟信号为高电平时均可锁存数据（即时钟信号上升沿到下降沿之间）。当时钟信号SCL为高电平时，如果把数据信号SDA从高电平拉到低电平，则表示通信开始；如果把数据信号SDA从低电平拉到高电平，则表示通信结束。</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230214225300750.png" alt="image-20230214225300750"></p>
</li>
<li><p>器件地址（DEVICE ADDRESS）：最低位R/W表示读或者写状态，1表示读，0表示写；A0一般是由芯片的引脚决定的，PCF8563芯片的A0引脚和INT引脚公用，电路中做了上拉，因此为1。其它几位的取值由芯片定义好，查阅芯片手册可以得到。</p>
<p><img src="/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/image-20230214225608426.png" alt="image-20230214225608426" style="zoom:50%;"></p>
</li>
<li></li>
</ul>
<h2 id="2-源代码-5"><a href="#2-源代码-5" class="headerlink" title="2.源代码"></a>2.源代码</h2><h1 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h1><ul>
<li><a target="_blank" rel="noopener" href="https://space.bilibili.com/505270558">学习使我快乐100的个人空间_哔哩哔哩_bilibili</a></li>
</ul>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2023/01/05/Verilog%E4%B9%8B%E7%94%B1%E6%B5%85%E5%85%A5%E6%B7%B1%E5%AD%A6%E4%B9%A0/" title="Verilog之由浅入深学习">http://ssy的小天地.com/2023/01/05/Verilog之由浅入深学习/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2023/01/05/Verilog%E4%B9%8B%E8%BE%B9%E7%A0%81%E8%BE%B9%E5%AD%A6/" rel="prev" title="Verilog之边码边学">
      <i class="fa fa-chevron-left"></i> Verilog之边码边学
    </a></div>
      <div class="post-nav-item">
    <a href="/2023/02/02/C++%E4%B9%8B%E7%B1%BB%E4%B8%8E%E5%AF%B9%E8%B1%A1/" rel="next" title="C++之类与对象">
      C++之类与对象 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#PLL%E7%9A%84IP%E6%A0%B8%E9%85%8D%E7%BD%AE"><span class="nav-number">1.</span> <span class="nav-text">PLL的IP核配置</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E9%85%8D%E7%BD%AE%E8%BF%87%E7%A8%8B"><span class="nav-number">1.1.</span> <span class="nav-text">1.配置过程</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%AE%9E%E4%BE%8B%E5%BA%94%E7%94%A8"><span class="nav-number">1.2.</span> <span class="nav-text">2.实例应用</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1%E6%BA%90%E6%96%87%E4%BB%B6"><span class="nav-number">1.2.1.</span> <span class="nav-text">2.1源文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2Testbench"><span class="nav-number">1.2.2.</span> <span class="nav-text">2.2Testbench</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-3%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-number">1.2.3.</span> <span class="nav-text">2.3仿真结果</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%87%AA%E5%AE%9A%E4%B9%89IP%E6%A0%B8%E7%9A%84%E5%88%9B%E5%BB%BA%E4%B8%8E%E9%85%8D%E7%BD%AE"><span class="nav-number">2.</span> <span class="nav-text">自定义IP核的创建与配置</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-IP%E6%A0%B8%E7%9A%84%E5%88%9B%E5%BB%BA"><span class="nav-number">2.1.</span> <span class="nav-text">1.IP核的创建</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-IP%E6%A0%B8%E7%9A%84%E9%85%8D%E7%BD%AE"><span class="nav-number">2.2.</span> <span class="nav-text">2.IP核的配置</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E7%A7%BB%E6%A4%8DIP%E6%A0%B8"><span class="nav-number">2.3.</span> <span class="nav-text">3.移植IP核</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%8C%89%E9%94%AE%E6%B6%88%E6%8A%96"><span class="nav-number">3.</span> <span class="nav-text">按键消抖</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF"><span class="nav-number">3.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">3.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench"><span class="nav-number">3.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-number">3.4.</span> <span class="nav-text">4.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BA"><span class="nav-number">4.</span> <span class="nav-text">数码管显示</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF-1"><span class="nav-number">4.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81-1"><span class="nav-number">4.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench-1"><span class="nav-number">4.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-1"><span class="nav-number">4.4.</span> <span class="nav-text">4.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#4-times-4%E7%9F%A9%E9%98%B5%E6%8C%89%E9%94%AE"><span class="nav-number">5.</span> <span class="nav-text">4$\times$4矩阵按键</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF-2"><span class="nav-number">5.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81-2"><span class="nav-number">5.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench-2"><span class="nav-number">5.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-2"><span class="nav-number">5.4.</span> <span class="nav-text">4.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BA%8F%E5%88%97%E7%A0%81%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">6.</span> <span class="nav-text">序列码状态机</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF-3"><span class="nav-number">6.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81-3"><span class="nav-number">6.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench-3"><span class="nav-number">6.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-3"><span class="nav-number">6.4.</span> <span class="nav-text">4.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#UART%E7%9A%84loopback%E5%AE%9E%E4%BE%8B"><span class="nav-number">7.</span> <span class="nav-text">UART的loopback实例</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">7.1.</span> <span class="nav-text">1.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-Testbench"><span class="nav-number">7.2.</span> <span class="nav-text">2.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-number">7.3.</span> <span class="nav-text">3.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#SPI%E6%8E%A5%E5%8F%A3DAC%E9%A9%B1%E5%8A%A8%E6%8E%A7%E5%88%B6"><span class="nav-number">8.</span> <span class="nav-text">SPI接口DAC驱动控制</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF-4"><span class="nav-number">8.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81-4"><span class="nav-number">8.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench-4"><span class="nav-number">8.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-4"><span class="nav-number">8.4.</span> <span class="nav-text">4.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#IIC%E6%8E%A5%E5%8F%A3RTC%E6%97%B6%E9%97%B4%E6%98%BE%E7%A4%BA%E6%8E%A7%E5%88%B6"><span class="nav-number">9.</span> <span class="nav-text">IIC接口RTC时间显示控制</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%80%9D%E8%B7%AF-5"><span class="nav-number">9.1.</span> <span class="nav-text">1.思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81-5"><span class="nav-number">9.2.</span> <span class="nav-text">2.源代码</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Reference"><span class="nav-number">10.</span> <span class="nav-text">Reference</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">147</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">40</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
