
---------- Begin Simulation Statistics ----------
simSeconds                                   0.223839                       # Number of seconds simulated (Second)
simTicks                                 223838877500                       # Number of ticks simulated (Tick)
finalTick                                725062318250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    960.97                       # Real time elapsed on the host (Second)
hostTickRate                                232929955                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3049492                       # Number of bytes of host memory used (Byte)
simInsts                                    522646883                       # Number of instructions simulated (Count)
simOps                                      526481862                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   543874                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     547865                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         895173686                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data       477640                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total       477640                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data       477640                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total       477640                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data         5893                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total         5893                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data         5893                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total         5893                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data    132039000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total    132039000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data    132039000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total    132039000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data       483533                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total       483533                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data       483533                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total       483533                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.012187                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.012187                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.012187                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.012187                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 22406.075004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 22406.075004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 22406.075004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 22406.075004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks         1845                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total         1845                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data         5893                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total         5893                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data         5893                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total         5893                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data          394                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total          394                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data    130565750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total    130565750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data    130565750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total    130565750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data     16560250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total     16560250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.012187                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.012187                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.012187                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.012187                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 22156.075004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 22156.075004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 22156.075004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 22156.075004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 42031.091371                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 42031.091371                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements         3291                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data           11                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total           11                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data       258493                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total       258493                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data         4138                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total         4138                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data    122059500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total    122059500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data       262631                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total       262631                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.015756                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.015756                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 29497.220880                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 29497.220880                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data         4138                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total         4138                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          273                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total          273                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data    121025000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total    121025000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data     16560250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total     16560250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.015756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.015756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 29247.220880                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 29247.220880                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 60660.256410                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 60660.256410                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data         7046                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total         7046                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data          431                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total          431                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data      4792500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total      4792500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data         7477                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total         7477                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.057643                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.057643                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data 11119.489559                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total 11119.489559                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data          431                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total          431                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data      4684750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total      4684750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.057643                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.057643                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data 10869.489559                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total 10869.489559                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data       219147                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total       219147                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data         1755                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total         1755                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data      9979500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total      9979500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data       220902                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total       220902                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.007945                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.007945                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data  5686.324786                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total  5686.324786                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data         1755                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total         1755                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data          121                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total          121                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data      9540750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total      9540750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.007945                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.007945                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data  5436.324786                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total  5436.324786                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   487.984755                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs       496974                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs         5485                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    90.606016                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   487.984755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.953095                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.953095                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          488                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::4          484                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.953125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses       987158                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses       987158                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         2099                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total         2099                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         2099                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total         2099                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total          832                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total          832                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     37398418                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total     37398418                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     37398418                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total     37398418                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2931                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total         2931                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2931                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total         2931                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.283862                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.283862                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 44950.021635                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 44950.021635                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 44950.021635                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 44950.021635                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks          832                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total          832                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total          832                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total          832                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     36566418                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total     36566418                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     36566418                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total     36566418                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.283862                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.283862                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 43950.021635                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 43950.021635                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 43950.021635                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 43950.021635                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements          832                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         2099                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total         2099                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total          832                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     37398418                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total     37398418                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         2931                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total         2931                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.283862                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 44950.021635                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 44950.021635                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total          832                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     36566418                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total     36566418                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.283862                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.283862                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 43950.021635                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 43950.021635                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs         3050                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs          848                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     3.596698                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses        24280                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses        24280                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts      1793717                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps      2039160                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses      1838835                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns       143993                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts       216930                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts      1838835                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads      2554288                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites      1542601                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads       485205                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites       474615                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs       491355                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts       262855                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts       228500                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 890608053.892450                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 4565632.107550                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.005100                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.994900                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches       385985                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu      1543377     75.69%     75.69% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult         3889      0.19%     75.88% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv          539      0.03%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead       262855     12.89%     88.79% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite       228500     11.21%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total      2039160                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst      1788475                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total      1788475                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst      1788475                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total      1788475                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst         5242                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total         5242                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst         5242                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total         5242                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst    248665750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total    248665750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst    248665750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total    248665750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst      1793717                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total      1793717                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst      1793717                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total      1793717                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.002922                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.002922                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.002922                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.002922                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 47437.190004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 47437.190004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 47437.190004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 47437.190004                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks         5242                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total         5242                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst         5242                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total         5242                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst         5242                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total         5242                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst    247355250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total    247355250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst    247355250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total    247355250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.002922                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.002922                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.002922                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.002922                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 47187.190004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 47187.190004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 47187.190004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 47187.190004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements         5242                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst      1788475                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total      1788475                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst         5242                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total         5242                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst    248665750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total    248665750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst      1793717                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total      1793717                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.002922                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.002922                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 47437.190004                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 47437.190004                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst         5242                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total         5242                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst    247355250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total    247355250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.002922                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.002922                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 47187.190004                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 47187.190004                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs      1889773                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs         6010                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs   314.438103                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses      5386393                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses      5386393                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker          732                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total          732                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker          732                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total          732                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total           89                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total           89                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5616411                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total      5616411                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5616411                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total      5616411                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker          821                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total          821                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker          821                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total          821                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.108404                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.108404                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 63105.741573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 63105.741573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 63105.741573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 63105.741573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks           89                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total           89                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total           89                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total           89                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5527411                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total      5527411                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5527411                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total      5527411                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.108404                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.108404                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 62105.741573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 62105.741573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 62105.741573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 62105.741573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements           89                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker          732                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total          732                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total           89                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker      5616411                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total      5616411                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker          821                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total          821                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.108404                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 63105.741573                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 63105.741573                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total           89                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5527411                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total      5527411                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.108404                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.108404                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 62105.741573                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 62105.741573                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs         1046                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs          105                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     9.961905                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses         6657                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses         6657                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits       262915                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses          649                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits       228500                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses           89                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts          738                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses       263564                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses       228589                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits         491415                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses          738                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses       492153                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks          738                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor          738                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           21                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          717                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples          738                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0          738    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total          738                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples          738                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 54231.707317                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 23505.283166                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 72123.919330                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535          467     63.28%     63.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071          199     26.96%     90.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607           35      4.74%     94.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143           10      1.36%     96.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679           21      2.85%     99.19% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215            3      0.41%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751            2      0.27%     99.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total          738                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB          717     97.15%     97.15% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           21      2.85%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total          738                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data          738                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total          738                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data          738                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total          738                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total         1476                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits      1793717                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses          207                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts          207                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses      1793924                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits        1793717                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses          207                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses      1793924                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks          207                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor          207                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            7                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          200                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples          207                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0          207    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total          207                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples          207                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 31553.140097                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 13098.894472                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 40311.938441                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-16383          141     68.12%     68.12% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::49152-65535           13      6.28%     74.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-81919            5      2.42%     76.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::81920-98303           43     20.77%     97.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-114687            1      0.48%     98.07% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::114688-131071            2      0.97%     99.03% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-147455            1      0.48%     99.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-245759            1      0.48%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total          207                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB          200     96.62%     96.62% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB            7      3.38%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total          207                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst          207                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total          207                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst          207                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total          207                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total          414                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         2850                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         1426                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 156174807.422861                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 27744636.315367                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows           11      0.77%      0.77% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         1415     99.23%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162636906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         1426                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON   1141639865                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 222705275385                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles         895355510                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data    181536310                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total    181536310                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data    181536680                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total    181536680                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data       439308                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total       439308                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data       439469                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total       439469                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data   2758597500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total   2758597500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data   2758597500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total   2758597500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data    181975618                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total    181975618                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data    181976149                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total    181976149                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.002414                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.002414                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.002415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.002415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data  6279.415581                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total  6279.415581                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data  6277.115109                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total  6277.115109                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks       423392                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total       423392                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data       439302                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total       439302                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data       439463                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total       439463                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         1947                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         1947                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   2648500750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   2648500750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   2654856000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   2654856000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    173367500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    173367500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.002414                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.002414                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.002415                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.002415                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data  6028.883889                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total  6028.883889                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data  6041.136569                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total  6041.136569                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 89043.400103                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 89043.400103                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements       437474                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data        14573                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total        14573                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data            8                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data        31500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total        31500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data        14581                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total        14581                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.000549                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.000549                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data  3937.500000                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total  3937.500000                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data            8                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total            8                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data        29500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total        29500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.000549                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.000549                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data  3687.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total  3687.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data    149826174                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total    149826174                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data       412500                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total       412500                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   2517039250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   2517039250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data    150238674                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total    150238674                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.002746                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.002746                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data  6101.913333                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total  6101.913333                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data            1                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data       412499                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total       412499                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          887                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total          887                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   2413910750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   2413910750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    173367500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    173367500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.002746                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.002746                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5851.919035                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total  5851.919035                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 195453.776776                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 195453.776776                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data          107                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total          107                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.009259                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.009259                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.009259                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.009259                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          263                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          263                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data          160                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total          160                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data          423                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total          423                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.378251                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.378251                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data          160                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total          160                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data      6351250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total      6351250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.378251                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.378251                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 39695.312500                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 39695.312500                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data        14531                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total        14531                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data        14531                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total        14531                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data         9731                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total         9731                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data          990                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total          990                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data      6908750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total      6908750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        10721                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        10721                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.092342                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.092342                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  6978.535354                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  6978.535354                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data          990                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total          990                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data      6661250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total      6661250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.092342                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.092342                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  6728.535354                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  6728.535354                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data          101                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total          101                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data         8507                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total         8507                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    116480500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    116480500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data         8608                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total         8608                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.988267                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.988267                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 13692.312213                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 13692.312213                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data         8507                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total         8507                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    114353750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    114353750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.988267                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.988267                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 13442.312213                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 13442.312213                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data     31710035                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total     31710035                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data        18301                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total        18301                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data    125077750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total    125077750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data     31728336                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total     31728336                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.000577                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.000577                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data  6834.476258                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total  6834.476258                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data            5                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        18296                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        18296                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1060                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         1060                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    120236250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    120236250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.000577                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.000577                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data  6571.723328                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total  6571.723328                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   511.005931                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs    182065262                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs       439701                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs   414.066063                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   511.005931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.998058                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.998058                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::1          171                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2          212                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3           90                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses    364471153                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses    364471153                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        30871                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total        30871                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        30871                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total        30871                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total         7251                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total         7251                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    229384999                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total    229384999                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    229384999                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total    229384999                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        38122                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total        38122                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        38122                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total        38122                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.190205                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.190205                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31634.946766                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 31634.946766                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31634.946766                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 31634.946766                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks         7106                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total         7106                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total         7251                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total         7251                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    222133999                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total    222133999                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    222133999                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total    222133999                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.190205                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.190205                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30634.946766                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 30634.946766                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30634.946766                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 30634.946766                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements         7106                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        30871                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total        30871                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total         7251                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    229384999                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total    229384999                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        38122                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total        38122                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.190205                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31634.946766                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 31634.946766                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         7251                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total         7251                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    222133999                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total    222133999                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.190205                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.190205                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30634.946766                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30634.946766                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    15.999884                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs        38217                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs         7267                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     5.258979                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    15.999884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses       312227                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses       312227                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts    513906809                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps    516494483                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses    427422249                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses    117036530                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns      2875106                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts     44663166                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts    427422249                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts    117036530                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads    812762284                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites    374468061                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads     90246938                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites     88170144                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads    146699664                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites    153302361                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs    182017575                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts    150254220                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts     31763355                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 860796.287996                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 894494713.712004                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.999039                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.000961                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches     51387005                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass          421      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu    286941267     55.56%     55.56% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult      1905188      0.37%     55.92% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv        73186      0.01%     55.94% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd     14402374      2.79%     58.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp     12579606      2.44%     61.16% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt       157402      0.03%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult      6351400      1.23%     62.42% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc       558853      0.11%     62.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv       235472      0.05%     62.58% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc     11155979      2.16%     64.74% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     64.74% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     64.74% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     64.74% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu       106255      0.02%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc         9797      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            5      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     64.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead    150254220     29.09%     93.85% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite     31763355      6.15%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total    516494780                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst    513872085                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total    513872085                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst    513872085                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total    513872085                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst        35021                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total        35021                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst        35021                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total        35021                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst    914554500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total    914554500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst    914554500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total    914554500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst    513907106                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total    513907106                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst    513907106                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total    513907106                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.000068                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.000068                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.000068                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.000068                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 26114.459895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 26114.459895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 26114.459895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 26114.459895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks        35021                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total        35021                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst        35021                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total        35021                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst        35021                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total        35021                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst    905799250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total    905799250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst    905799250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total    905799250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.000068                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.000068                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.000068                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.000068                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 25864.459895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 25864.459895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 25864.459895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 25864.459895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements        35021                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst    513872085                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total    513872085                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst        35021                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total        35021                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst    914554500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total    914554500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst    513907106                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total    513907106                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.000068                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.000068                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 26114.459895                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 26114.459895                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst        35021                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total        35021                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst    905799250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total    905799250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 25864.459895                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 25864.459895                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs    514005103                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs        35789                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs 14362.097376                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2           65                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::4          703                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses   1541756339                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses   1541756339                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker         4203                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total         4203                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker         4203                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total         4203                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total          762                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total          762                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     30390988                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total     30390988                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     30390988                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total     30390988                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         4965                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total         4965                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         4965                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total         4965                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.153474                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.153474                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39883.186352                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 39883.186352                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39883.186352                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 39883.186352                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks          743                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total          743                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total          762                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total          762                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     29628988                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total     29628988                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     29628988                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total     29628988                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.153474                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.153474                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 38883.186352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 38883.186352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 38883.186352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 38883.186352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements          743                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker         4203                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total         4203                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total          762                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     30390988                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total     30390988                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         4965                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total         4965                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.153474                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39883.186352                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 39883.186352                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          762                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total          762                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     29628988                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total     29628988                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.153474                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.153474                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 38883.186352                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 38883.186352                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    15.999822                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs         5260                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs          778                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.760925                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    15.999822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.999989                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.999989                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses        40482                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses        40482                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits    150254673                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses         8555                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits     31763267                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         1029                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts         9414                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          112                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           22                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults           11                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses    150263228                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses     31764296                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits      182017940                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses         9584                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses    182027524                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks         9562                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor         9562                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          121                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         9293                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples         9562                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0         9562    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total         9562                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples         9414                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 28348.550032                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 11541.920600                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 49921.133363                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-32767         7463     79.28%     79.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::32768-65535          318      3.38%     82.65% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-98303         1164     12.36%     95.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::98304-131071           33      0.35%     95.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-163839          122      1.30%     96.66% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::163840-196607           78      0.83%     97.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-229375          134      1.42%     98.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::229376-262143           52      0.55%     99.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-294911           12      0.13%     99.60% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::294912-327679           16      0.17%     99.77% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-360447            8      0.08%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::360448-393215            4      0.04%     99.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-425983            2      0.02%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::425984-458751            3      0.03%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-491519            4      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::491520-524287            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total         9414                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB         9293     98.71%     98.71% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          121      1.29%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total         9414                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data         9562                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total         9562                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data         9414                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total         9414                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        18976                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits    513907106                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         1249                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         1230                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          114                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses    513908355                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits      513907106                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         1249                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses    513908355                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         1249                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         1249                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           31                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1199                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         1249                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         1249    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         1249                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples         1230                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 28780.894309                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 12233.507221                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 46213.395789                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767          909     73.90%     73.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535           90      7.32%     81.22% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303          206     16.75%     97.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071            3      0.24%     98.21% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839            3      0.24%     98.46% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607            2      0.16%     98.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375            1      0.08%     98.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143            3      0.24%     98.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911            7      0.57%     99.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679            2      0.16%     99.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-360447            1      0.08%     99.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::393216-425983            2      0.16%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::425984-458751            1      0.08%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total         1230                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         1199     97.48%     97.48% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           31      2.52%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         1230                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         1249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         1230                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         1230                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         2479                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions          204                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples          102                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 2109794.823529                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 16587137.655061                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           50     49.02%     49.02% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10           52     50.98%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162278714                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total          102                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON 224014118428                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    215199072                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles         895173686                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data       362182                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total       362182                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data       362186                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total       362186                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data         5159                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total         5159                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data         5215                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total         5215                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data    145099250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total    145099250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data    145099250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total    145099250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data       367341                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total       367341                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data       367401                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total       367401                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.014044                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.014044                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.014194                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.014194                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 28125.460361                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 28125.460361                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 27823.441994                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 27823.441994                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks         3362                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total         3362                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data            9                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total            9                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data            9                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total            9                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data         5150                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total         5150                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data         5206                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total         5206                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           53                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           53                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data    143250000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total    143250000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data    144994000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total    144994000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       929750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total       929750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.014020                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.014020                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.014170                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.014170                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 27815.533981                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 27815.533981                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 27851.325394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 27851.325394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 17542.452830                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 17542.452830                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements         4600                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data           10                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total           10                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data            1                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data         4250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total         4250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.090909                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.090909                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data            1                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data         4000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total         4000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.090909                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data       193206                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total       193206                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data         3300                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total         3300                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data    107311250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total    107311250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data       196506                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total       196506                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.016793                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.016793                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 32518.560606                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 32518.560606                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data         3300                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total         3300                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data    106486250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total    106486250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       929750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total       929750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.016793                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.016793                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 32268.560606                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 32268.560606                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 27345.588235                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 27345.588235                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data            4                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total            4                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data           56                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total           56                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data           60                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total           60                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.933333                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.933333                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data           56                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total           56                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data      1744000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total      1744000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.933333                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.933333                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 31142.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 31142.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data           10                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total           10                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data           10                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total           10                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data         5665                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total         5665                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data          210                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total          210                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data      2862500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total      2862500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data         5875                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total         5875                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.035745                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.035745                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 13630.952381                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 13630.952381                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data          210                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total          210                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data      2810000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total      2810000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.035745                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.035745                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13380.952381                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 13380.952381                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data            6                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total            6                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data          792                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total          792                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data     11205500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total     11205500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data          798                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total          798                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.992481                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.992481                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 14148.358586                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 14148.358586                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data          792                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total          792                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data     11007500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total     11007500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.992481                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.992481                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13898.358586                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 13898.358586                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data       168970                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total       168970                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data         1067                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total         1067                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data     26582500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total     26582500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data       170037                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total       170037                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.006275                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.006275                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 24913.308341                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 24913.308341                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data            9                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data         1058                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total         1058                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data     25756250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total     25756250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.006222                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.006222                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 24344.281664                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 24344.281664                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   479.475533                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs       383325                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs         5608                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    68.353245                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   479.475533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.936476                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.936476                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          476                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::4          472                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.929688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses       751822                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses       751822                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker         2083                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total         2083                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker         2083                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total         2083                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total          807                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total          807                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     30319943                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total     30319943                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     30319943                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total     30319943                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         2890                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total         2890                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         2890                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total         2890                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.279239                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.279239                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 37571.180917                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 37571.180917                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 37571.180917                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 37571.180917                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks          798                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total          798                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total          807                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total          807                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     29512943                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total     29512943                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     29512943                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total     29512943                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.279239                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.279239                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 36571.180917                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 36571.180917                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 36571.180917                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 36571.180917                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements          798                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker         2083                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total         2083                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total          807                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     30319943                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total     30319943                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         2890                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total         2890                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.279239                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 37571.180917                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 37571.180917                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          807                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total          807                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     29512943                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total     29512943                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.279239                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.279239                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 36571.180917                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 36571.180917                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse    15.999993                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs         2983                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs          823                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.624544                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker    15.999993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses        23927                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses        23927                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts      1472240                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps      1656827                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses      1485082                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses          436                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns       116228                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts       181849                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts      1485082                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts          436                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads      2078777                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites      1250394                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads          382                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites           55                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads       423090                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites       414990                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs       373332                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts       196583                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts       176749                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 891449477.261989                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 3724208.738011                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.004160                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.995840                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches       319572                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass          111      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu      1281264     77.33%     77.34% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult         1906      0.12%     77.45% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv          218      0.01%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc           17      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            5      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead       196583     11.86%     89.33% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite       176749     10.67%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total      1656853                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst      1467054                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total      1467054                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst      1467054                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total      1467054                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst         5212                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total         5212                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst         5212                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total         5212                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst    186541000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total    186541000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst    186541000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total    186541000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst      1472266                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total      1472266                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst      1472266                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total      1472266                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.003540                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.003540                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.003540                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.003540                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 35790.675365                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 35790.675365                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 35790.675365                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 35790.675365                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks         5212                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total         5212                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst         5212                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total         5212                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst         5212                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total         5212                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst    185238000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total    185238000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst    185238000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total    185238000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.003540                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.003540                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.003540                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.003540                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 35540.675365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 35540.675365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 35540.675365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 35540.675365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements         5212                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst      1467054                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total      1467054                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst         5212                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total         5212                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst    186541000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total    186541000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst      1472266                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total      1472266                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.003540                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.003540                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 35790.675365                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 35790.675365                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst         5212                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total         5212                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst    185238000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total    185238000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.003540                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.003540                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 35540.675365                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 35540.675365                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs      1517609                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs         5980                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs   253.780769                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses      4422010                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses      4422010                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker         1206                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total         1206                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker         1206                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total         1206                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total          211                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total          211                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9852039                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total      9852039                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9852039                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total      9852039                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         1417                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total         1417                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         1417                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total         1417                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.148906                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.148906                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46692.127962                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 46692.127962                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46692.127962                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 46692.127962                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks          209                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total          209                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total          211                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total          211                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9641039                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total      9641039                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9641039                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total      9641039                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.148906                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.148906                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45692.127962                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 45692.127962                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45692.127962                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 45692.127962                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements          209                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker         1206                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total         1206                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total          211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      9852039                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total      9852039                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         1417                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total         1417                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.148906                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46692.127962                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 46692.127962                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker          211                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total          211                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9641039                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total      9641039                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.148906                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.148906                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45692.127962                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45692.127962                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse    15.999997                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs         1503                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs          227                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     6.621145                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker    15.999997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses        11547                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses        11547                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits       196611                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses          623                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits       176750                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses          111                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts          725                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries           74                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            9                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults           10                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses       197234                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses       176861                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits         373361                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses          734                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses       374095                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks          725                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor          725                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          715                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples          725                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0          725    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total          725                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples          725                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 45413.103448                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 19350.064504                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 62624.566755                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-32767          473     65.24%     65.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::32768-65535           18      2.48%     67.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-98303          170     23.45%     91.17% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::98304-131071            4      0.55%     91.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-163839           13      1.79%     93.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::163840-196607           15      2.07%     95.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-229375           12      1.66%     97.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::229376-262143            9      1.24%     98.48% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-294911            5      0.69%     99.17% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.41%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-360447            2      0.28%     99.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total          725                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB          715     98.62%     98.62% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB           10      1.38%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total          725                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data          725                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total          725                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data          725                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total          725                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total         1450                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits      1472266                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses          357                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts          356                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses      1472623                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits        1472266                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses          357                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses      1472623                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks          357                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor          357                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           11                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          345                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples          357                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0          357    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total          357                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples          356                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 31839.185393                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 13526.919427                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 44696.609692                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-32767          247     69.38%     69.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::32768-65535           36     10.11%     79.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-98303           60     16.85%     96.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::98304-131071            3      0.84%     97.19% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-163839            2      0.56%     97.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::163840-196607            5      1.40%     99.16% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-229375            1      0.28%     99.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-294911            1      0.28%     99.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-360447            1      0.28%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total          356                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB          345     96.91%     96.91% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB           11      3.09%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total          356                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst          357                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total          357                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst          356                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total          356                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total          713                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         2776                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1389                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 160486446.331174                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 14301795.494623                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1389    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value      1297750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162636906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1389                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON    931241296                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 222915673954                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles         895173676                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data       327336                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total       327336                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data       327336                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total       327336                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data          909                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total          909                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data          909                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total          909                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data     33697250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total     33697250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data     33697250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total     33697250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data       328245                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total       328245                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data       328245                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total       328245                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.002769                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.002769                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.002769                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.002769                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 37070.682068                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 37070.682068                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 37070.682068                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 37070.682068                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks          174                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total          174                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data          909                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total          909                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data          909                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total          909                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data           51                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total           51                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data     33470000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total     33470000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data     33470000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total     33470000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       911000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       911000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.002769                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.002769                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.002769                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.002769                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 36820.682068                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 36820.682068                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 36820.682068                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 36820.682068                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 17862.745098                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 17862.745098                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements          356                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data       171860                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total       171860                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data          794                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total          794                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data     28654500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total     28654500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data       172654                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total       172654                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.004599                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.004599                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 36088.790932                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 36088.790932                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data          794                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total          794                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data     28456000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total     28456000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       911000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       911000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.004599                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.004599                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 35838.790932                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 35838.790932                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 26794.117647                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 26794.117647                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data         5409                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total         5409                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data           65                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total           65                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data      1073500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total      1073500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data         5474                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total         5474                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.011874                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.011874                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 16515.384615                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 16515.384615                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data           65                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total           65                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data      1057250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total      1057250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.011874                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.011874                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 16265.384615                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 16265.384615                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data       155476                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total       155476                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data          115                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total          115                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data      5042750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total      5042750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data       155591                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total       155591                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.000739                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.000739                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data        43850                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total        43850                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data          115                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total          115                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           17                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total           17                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data      5014000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total      5014000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.000739                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.000739                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data        43600                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total        43600                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   323.080135                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs       340120                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs         1050                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs   323.923810                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   323.080135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.631016                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.631016                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          322                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::4          318                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.628906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses       668342                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses       668342                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker          381                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total          381                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker          381                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total          381                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total          133                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total          133                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5708367                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total      5708367                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5708367                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total      5708367                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker          514                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total          514                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker          514                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total          514                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.258755                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.258755                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 42920.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 42920.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 42920.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 42920.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks          133                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total          133                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total          133                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total          133                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5575367                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total      5575367                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5575367                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total      5575367                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.258755                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.258755                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 41920.052632                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 41920.052632                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 41920.052632                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 41920.052632                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements          133                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker          381                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total          381                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total          133                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker      5708367                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total      5708367                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker          514                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total          514                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.258755                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 42920.052632                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 42920.052632                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total          133                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5575367                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total      5575367                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.258755                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.258755                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 41920.052632                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 41920.052632                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs          623                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs          149                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     4.181208                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses         4245                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses         4245                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts      1455012                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps      1622250                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses      1451609                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns       116400                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts       179211                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts      1451609                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads      2035001                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites      1231994                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads       441759                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites       437553                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs       333752                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts       172670                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts       161082                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 892646808.403206                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 2526867.596794                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.002823                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.997177                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches       315619                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu      1286217     79.29%     79.29% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult         2036      0.13%     79.41% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv          245      0.02%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.43% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead       172670     10.64%     90.07% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite       161082      9.93%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total      1622250                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst      1454002                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total      1454002                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst      1454002                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total      1454002                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst         1010                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total         1010                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst         1010                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total         1010                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst     57600000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total     57600000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst     57600000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total     57600000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst      1455012                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total      1455012                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst      1455012                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total      1455012                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.000694                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.000694                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.000694                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.000694                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 57029.702970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 57029.702970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 57029.702970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 57029.702970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks          779                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total          779                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst         1010                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total         1010                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst         1010                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total         1010                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst     57347500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total     57347500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst     57347500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total     57347500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.000694                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.000694                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.000694                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.000694                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 56779.702970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 56779.702970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 56779.702970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 56779.702970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements          779                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst      1454002                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total      1454002                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst         1010                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total         1010                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst     57600000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total     57600000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst      1455012                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total      1455012                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.000694                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.000694                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 57029.702970                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 57029.702970                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst         1010                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total         1010                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst     57347500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total     57347500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.000694                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.000694                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 56779.702970                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 56779.702970                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse   631.572847                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs      1476185                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs         1416                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs  1042.503531                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst   631.572847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst     0.822360                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total     0.822360                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          637                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::4          637                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024     0.829427                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses      4366046                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses      4366046                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker          237                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total          237                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker          237                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total          237                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total           37                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total           37                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1564463                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total      1564463                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1564463                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total      1564463                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          274                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total          274                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          274                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total          274                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.135036                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.135036                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42282.783784                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 42282.783784                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42282.783784                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 42282.783784                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks           37                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total           37                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total           37                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total           37                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1527463                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total      1527463                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1527463                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total      1527463                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.135036                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.135036                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41282.783784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 41282.783784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41282.783784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 41282.783784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements           37                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker          237                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total          237                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total           37                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      1564463                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total      1564463                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          274                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total          274                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.135036                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42282.783784                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 42282.783784                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1527463                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total      1527463                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.135036                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.135036                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41282.783784                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 41282.783784                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs          445                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs           53                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     8.396226                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses         2229                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses         2229                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits       172688                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses          114                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits       161082                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses           15                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          129                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses       172802                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses       161097                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits         333770                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses          129                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses       333899                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks          129                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor          129                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          127                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples          129                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0          129    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total          129                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples          129                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 47943.798450                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 19059.656062                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 77589.761780                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767           86     66.67%     66.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535            9      6.98%     73.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303           21     16.28%     89.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071            2      1.55%     91.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839            2      1.55%     93.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607            3      2.33%     95.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143            1      0.78%     96.12% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911            1      0.78%     96.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679            2      1.55%     98.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.78%     99.22% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::425984-458751            1      0.78%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total          129                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          127     98.45%     98.45% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB            2      1.55%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          129                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data          129                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total          129                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          129                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          129                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total          258                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits      1455012                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses           69                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts           69                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses      1455081                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits        1455012                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses           69                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses      1455081                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks           69                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor           69                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           67                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples           69                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0           69    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total           69                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples           69                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 26967.391304                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 12068.767397                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 37105.595371                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-8191           32     46.38%     46.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::8192-16383           20     28.99%     75.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::57344-65535            4      5.80%     81.16% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::81920-90111            6      8.70%     89.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::90112-98303            3      4.35%     94.20% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-106495            2      2.90%     97.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::122880-131071            2      2.90%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total           69                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB           67     97.10%     97.10% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB            2      2.90%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total           69                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst           69                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total           69                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst           69                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total           69                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total          138                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2780                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1391                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 160470934.602444                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 15087350.307222                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1391    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value       513500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162636906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1391                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON    631845218                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 223215070032                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker          400                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker           23                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst         1886                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data         1021                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker         4417                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker          373                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst        23034                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data       416516                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker          451                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker           94                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst         2808                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data         2192                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker           72                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker           20                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst          295                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data          172                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total       453774                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker          400                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker           23                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst         1886                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data         1021                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker         4417                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker          373                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst        23034                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data       416516                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker          451                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker           94                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst         2808                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data         2192                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker           72                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker           20                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst          295                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data          172                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total       453774                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst         3356                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data         1615                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         2640                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst        11982                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        12215                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          339                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst         2404                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data         1676                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker           61                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst          715                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data          395                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total        38387                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst         3356                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data         1615                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         2640                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst        11982                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        12215                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          339                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst         2404                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data         1676                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker           61                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst          715                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data          395                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total        38387                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     34011250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5318500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst    238539500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data    122289500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    196479750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     27178250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst    812946000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data    858402250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     26779500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9012000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst    173392500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data    124165000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5139500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1407000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst     55866000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data     32248250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   2723174750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     34011250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5318500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst    238539500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data    122289500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    196479750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     27178250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst    812946000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data    858402250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     26779500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      9012000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst    173392500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data    124165000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      5139500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1407000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst     55866000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data     32248250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   2723174750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst         5242                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data         2636                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker         7057                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          731                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst        35016                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data       428731                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker          790                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker          210                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst         5212                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data         3868                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst         1010                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data          567                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total       492161                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst         5242                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data         2636                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker         7057                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          731                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst        35016                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data       428731                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker          790                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker          210                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst         5212                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data         3868                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst         1010                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data          567                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total       492161                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.640214                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.612671                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.374097                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.342186                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.028491                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.429114                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.461243                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.433299                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.458647                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.707921                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.696649                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.077997                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.640214                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.612671                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.374097                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.342186                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.028491                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.429114                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.461243                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.433299                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.458647                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.707921                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.696649                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.077997                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78729.745370                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80583.333333                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 71078.516091                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 75721.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74424.147727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 75916.899441                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 67847.270906                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 70274.437167                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78995.575221                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77689.655172                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 72126.663894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 74084.128878                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 84254.098361                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 82764.705882                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 78134.265734                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 81641.139241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 70940.025269                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78729.745370                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80583.333333                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 71078.516091                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 75721.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74424.147727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 75916.899441                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 67847.270906                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 70274.437167                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78995.575221                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77689.655172                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 72126.663894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 74084.128878                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 84254.098361                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 82764.705882                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 78134.265734                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 81641.139241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 70940.025269                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks        10289                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total        10289                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst            8                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            3                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst            3                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total           26                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst            8                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            3                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst            3                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total           26                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst         3348                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data         1614                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         2637                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst        11982                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        12214                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          338                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst         2399                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data         1675                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker           59                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst          712                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data          394                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total        38361                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst         3348                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data         1614                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         2637                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst        11982                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        12214                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          338                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst         2399                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data         1675                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker           59                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst          712                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data          394                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         2499                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total        40860                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data          394                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         1947                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           53                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data           51                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         2445                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     33471250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5236000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst    233941751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data    120236500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    193037500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     26730501                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst    797968500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data    843121000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     26340500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      8867000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst    170143251                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data    122057500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      4950250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1385750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst     54877750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data     31701250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   2674066253                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     33471250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5236000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst    233941751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data    120236500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    193037500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     26730501                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst    797968500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data    843121000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     26340500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      8867000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst    170143251                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data    122057500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      4950250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1385750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst     54877750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data     31701250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    194487623                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   2868553876                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data     15741250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    170706250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       827250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       808750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    188083500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.638688                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.612291                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.373672                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.342186                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.028489                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.427848                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.460284                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.433040                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.443609                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.704950                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.694885                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.077944                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.638688                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.612291                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.373672                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.342186                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.028489                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.427848                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.460284                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.433040                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.443609                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.704950                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.694885                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.083022                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77479.745370                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79333.333333                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 69875.074970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 74495.972739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 73203.450891                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74666.203911                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 66597.270906                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 69029.065007                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 77930.473373                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76439.655172                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 70922.572322                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 72870.149254                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 83902.542373                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 81514.705882                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 77075.491573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 80460.025381                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 69707.939131                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77479.745370                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79333.333333                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 69875.074970                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 74495.972739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 73203.450891                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74666.203911                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 66597.270906                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 69029.065007                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 77930.473373                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76439.655172                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 70922.572322                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 72870.149254                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 83902.542373                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 81514.705882                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 77075.491573                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 80460.025381                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 77826.179672                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 70204.451199                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 39952.411168                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 87676.553672                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 15608.490566                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 15857.843137                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 76925.766871                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             14659                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks        11146                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total        11146                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         2499                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         2499                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    194487623                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    194487623                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 77826.179672                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 77826.179672                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data          556                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data            3                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total          559                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data         7951                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data          789                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total         8740                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data         8507                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data          792                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total         9299                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.934642                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.996212                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.939886                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data         7951                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data          789                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total         8740                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data     96227000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data      9417500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    105644500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.934642                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.996212                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.939886                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12102.502830                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11935.994930                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12087.471396                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker          400                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker           23                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst         1886                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker         4417                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker          373                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst        23034                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker          451                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker           94                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst         2808                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker           72                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker           20                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst          295                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total        33873                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst         3356                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         2640                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst        11982                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          339                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst         2404                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker           61                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst          715                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        22486                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     34011250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker      5318500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst    238539500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    196479750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     27178250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst    812946000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     26779500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      9012000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst    173392500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker      5139500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      1407000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst     55866000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   1586069750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker          832                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker           89                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst         5242                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker         7057                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          731                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst        35016                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker          790                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker          210                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst         5212                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker          133                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker           37                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst         1010                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total        56359                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.640214                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.374097                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.342186                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.429114                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.461243                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.458647                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.707921                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.398978                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78729.745370                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80583.333333                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 71078.516091                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74424.147727                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 75916.899441                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 67847.270906                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78995.575221                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77689.655172                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 72126.663894                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 84254.098361                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 82764.705882                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 78134.265734                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 70535.877880                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst            8                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker            3                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst            3                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total           22                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker           66                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst         3348                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         2637                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          358                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst        11982                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          338                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker          116                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst         2399                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker           59                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker           17                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst          712                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        22464                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     33471250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker      5236000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst    233941751                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    193037500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     26730501                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst    797968500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     26340500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      8867000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst    170143251                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker      4950250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      1385750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst     54877750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1556950003                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.519231                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.741573                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.638688                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.373672                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.489740                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.342186                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.427848                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552381                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.460284                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.443609                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.459459                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.704950                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.398588                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77479.745370                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79333.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 69875.074970                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 73203.450891                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74666.203911                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 66597.270906                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 77930.473373                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76439.655172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 70922.572322                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 83902.542373                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 81514.705882                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 77075.491573                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 69308.671786                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data          292                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        16592                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data          697                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data           27                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total        17608                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data          124                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data          835                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data          342                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data           64                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total         1365                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data      8649250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data     50120750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data     24111500                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data      5178250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total     88059750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data          416                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        17427                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data         1039                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data           91                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total        18973                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.298077                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.047914                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.329163                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.703297                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.071944                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 69752.016129                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 60024.850299                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 70501.461988                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 80910.156250                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 64512.637363                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data            1                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total            2                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data          124                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data          834                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data          341                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data           64                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total         1363                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data      8494250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data     49064500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data     23671500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data      5098250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     86328500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.298077                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.047857                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.328200                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.703297                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.071839                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 68502.016129                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 58830.335731                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 69417.888563                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 79660.156250                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 63337.123991                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          273                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          887                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           34                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1228                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data     15741250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    170706250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       827250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       808750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    188083500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 57660.256410                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 192453.494927                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 24330.882353                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 23786.764706                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 153162.459283                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data          729                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data       399924                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data         1495                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data          145                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total       402293                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data         1491                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        11380                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data         1334                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data          331                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total        14536                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data    113640250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data    808281500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data    100053500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data     27070000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total   1049045250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data         2220                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data       411304                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data         2829                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data          476                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total       416829                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.671622                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.027668                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.471545                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.695378                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.034873                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 76217.471496                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 71026.493849                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 75002.623688                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 81782.477341                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 72168.770638                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total            2                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data         1490                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        11380                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data         1334                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data          330                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        14534                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data    111742250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data    794056500                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data     98386000                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data     26603000                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   1030787750                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.671171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.027668                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.471545                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.693277                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.034868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 74994.798658                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 69776.493849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 73752.623688                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 80615.151515                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70922.509289                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data           15                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          142                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data            7                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data            3                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total          167                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data          124                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          486                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data           80                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data           45                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total          735                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data       339250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data      3050250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data       299250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data        42500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      3731250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data          139                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          628                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data           87                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data           48                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total          902                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.892086                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.773885                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.919540                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.937500                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.814856                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  2735.887097                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  6276.234568                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  3740.625000                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data   944.444444                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  5076.530612                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data          124                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          486                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data           80                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data           45                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total          735                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data      1545000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      6082750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data       987000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data       569750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      9184500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.892086                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.773885                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.919540                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.937500                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.814856                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12459.677419                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12515.946502                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12337.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12661.111111                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12495.918367                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data          121                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1060                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           17                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total         1217                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks        35994                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total        35994                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks        35994                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total        35994                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks       428773                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total       428773                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks       428773                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total       428773                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses        38361                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued         3437                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         2424                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful            2                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.000582                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.000052                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache          938                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate          938                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified         3437                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage          611                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15403.011131                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs          940269                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs        480762                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.955789                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 15305.379706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    97.631425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.934166                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.005959                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.940125                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022           99                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          245                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15077                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::4           99                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2           18                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::4          227                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1          146                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2          228                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3          302                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4        14375                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006042                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.014954                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.920227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses      16128880                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses     16128880                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq         1228                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp       478791                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq         1217                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp         1217                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty       439062                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean        56201                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict        59536                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         4596                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq         2739                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp         2739                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq        20182                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp        20182                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq        56607                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq       420956                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq         9299                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp         9299                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        15726                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        13178                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          267                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2496                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       105058                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1319695                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2236                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        21414                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        15636                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        14870                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          630                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2395                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2799                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2047                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          111                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          399                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total      1518957                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       670976                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       288072                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11392                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       106496                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4482368                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     54540172                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        94336                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       906432                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       667136                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       462930                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        26816                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       101632                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       114496                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        47628                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        17024                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total     62542642                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops              64894                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic      1015872                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples       569701                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.259806                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.801768                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0       497002     87.24%     87.24% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        32074      5.63%     92.87% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        17679      3.10%     95.97% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3        14632      2.57%     98.54% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4         6894      1.21%     99.75% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          333      0.06%     99.81% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          396      0.07%     99.88% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7          463      0.08%     99.96% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8          226      0.04%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9            2      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value            9                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total       569701                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy    375101933                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy      2626727                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy      3032980                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy       105500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy       403749                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy       506245                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy       494236                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy        18500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy        66998                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy        44749                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy       416000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy     17511745                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    218495295                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy       381249                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy      3626496                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy      2608739                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy      2486743                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests      1011705                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests       490843                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests        45490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops        38455                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops        14284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        24171                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                  861                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                 861                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                 980                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp                980                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          414                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         3682                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    3682                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          318                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         3586                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     3586                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy              426250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            2981750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            2702000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples     10290.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples       432.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples        66.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples      3348.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples      1613.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples      2637.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples       358.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples     11982.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     12074.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples       338.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples       116.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples      2399.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples      1671.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples        59.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples        17.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples       712.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples       392.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      2396.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.237816334500                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          558                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          558                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState             145477                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState              9776                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                      40614                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                     10290                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                    40614                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                   10290                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.01                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     21.01                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                40614                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6               10290                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  31336                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                   5188                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                   1864                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                    756                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                    317                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                    297                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    287                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    280                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    268                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                     16                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   283                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   340                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   538                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   606                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   611                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   612                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   630                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                   620                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                   639                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                   651                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                   623                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                   613                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                   637                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                   601                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                   588                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                   563                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                   564                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                   560                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     69.530466                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   169.495306                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-127          482     86.38%     86.38% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::128-255           53      9.50%     95.88% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::256-383           12      2.15%     98.03% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::384-511            6      1.08%     99.10% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::512-639            1      0.18%     99.28% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::768-895            1      0.18%     99.46% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::896-1023            1      0.18%     99.64% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::1408-1535            1      0.18%     99.82% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::2944-3071            1      0.18%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          558                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     18.460573                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    18.219967                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     3.204752                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             261     46.77%     46.77% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17               8      1.43%     48.21% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18              80     14.34%     62.54% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              49      8.78%     71.33% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              42      7.53%     78.85% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21              32      5.73%     84.59% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22              26      4.66%     89.25% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23              12      2.15%     91.40% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24              18      3.23%     94.62% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               8      1.43%     96.06% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               4      0.72%     96.77% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               6      1.08%     97.85% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28               4      0.72%     98.57% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29               2      0.36%     98.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               3      0.54%     99.46% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               1      0.18%     99.64% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::33               1      0.18%     99.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               1      0.18%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          558                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                2599296                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys              658560                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             11612352.72902939                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             2942116.25502813                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 223560834750                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                   4391812.72                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker        27648                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker         4224                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst       214272                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data       103232                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker       168768                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker        22912                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst       766848                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data       772736                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker        21632                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker         7424                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst       153536                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data       106944                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker         3776                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker         1088                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst        45568                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data        25088                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       153344                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks       659264                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 123517.417120714425                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 18870.716504553591                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 957259.982685536845                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 461188.874573408277                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 753970.900341027649                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 102359.341039851308                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 3425892.805417593103                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 3452197.440545152873                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 96640.942099077496                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 33166.713856488132                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 685921.952945819241                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 477772.231501652335                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 16869.276875282758                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 4860.639099657744                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 203575.002291547862                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 112080.619239166801                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 685064.193104703212                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 2945261.374445553869                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker          432                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker           66                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst         3348                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data         1613                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker         2637                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker          358                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst        11982                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        12078                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker          338                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker          116                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst         2399                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data         1671                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker           59                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker           17                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst          712                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data          392                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         2396                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks        10290                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker     18308500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker      2906750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst    118809750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data     64807250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    100483000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker     14144000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst    386106000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data    427058764                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker     14448250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker      4788000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst     87580000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data     64618514                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker      2890250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker       785000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst     30407000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data     18168500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    118465283                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 3624577735750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     42380.79                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     44041.67                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     35486.78                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     40178.08                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     38105.04                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     39508.38                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     32223.84                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     35358.40                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     42746.30                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     41275.86                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     36506.88                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     38670.56                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     48987.29                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     46176.47                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     42706.46                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     46348.21                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     49442.94                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks 352242734.28                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        27648                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker         4224                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst       214272                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       103232                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       168768                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        22912                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst       766848                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data       772992                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        21632                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker         7424                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst       153536                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data       106944                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker         3776                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker         1088                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst        45568                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data        25088                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       153344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       2599296                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst       214272                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst       766848                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst       153536                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst        45568                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total      1180224                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks       658560                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total       658560                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker          432                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker           66                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst         3348                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data         1613                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker         2637                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker          358                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst        11982                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        12078                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          338                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker          116                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst         2399                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data         1671                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker           59                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker           17                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst          712                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data          392                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         2396                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total          40614                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks        10290                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total         10290                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker       123517                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker        18871                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst       957260                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data       461189                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker       753971                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       102359                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst      3425893                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data      3453341                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker        96641                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker        33167                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst       685922                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data       477772                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker        16869                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker         4861                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst       203575                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data       112081                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       685064                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         11612353                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst       957260                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst      3425893                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst       685922                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst       203575                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total      5272650                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks      2942116                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total         2942116                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks      2942116                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker       123517                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker        18871                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst       957260                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data       461189                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker       753971                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       102359                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst      3425893                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data      3453341                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker        96641                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker        33167                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst       685922                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data       477772                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker        16869                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker         4861                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst       203575                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data       112081                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       685064                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        14554469                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts               40610                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts              10301                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         2039                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1         1231                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         2088                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         1922                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         1724                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         2325                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         2014                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         2246                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         3034                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         2590                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         3355                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         3548                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12         2245                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13         4205                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14         3259                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         2785                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0          616                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1          674                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2          691                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3          626                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4          709                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5          794                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6          691                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          730                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          672                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          777                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          529                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          527                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12          600                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13          650                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14          674                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15          341                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat              713337311                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            203050000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat        1474774811                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               17565.56                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          36315.56                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              20889                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              4142                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           51.44                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          40.21                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        25891                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   125.913715                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean    97.471614                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   133.740115                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127        15655     60.47%     60.47% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255         7542     29.13%     89.59% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         1444      5.58%     95.17% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511          506      1.95%     97.13% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639          278      1.07%     98.20% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          125      0.48%     98.68% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895           93      0.36%     99.04% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023           44      0.17%     99.21% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          204      0.79%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        25891                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              2599040                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten            659264                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW              11.611209                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW               2.945261                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.11                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.09                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              49.17                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy       75319860                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       40033455                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy     111583920                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     28960560                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 17669670720.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy   4967722140                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy  81773035200                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 104666325855                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   467.596724                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 212545400000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF   7474480000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT   3824860500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy      109756080                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy       58336740                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     178828440                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     24998580                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 17669670720.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy   6727772700                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy  80290887360                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 105060250620                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   469.356583                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 208672201750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF   7474480000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT   7698058750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                1228                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp              40622                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq               1217                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp              1217                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty        10290                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            15509                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq             2715                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq              1246                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp             1220                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq          39394                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq          8740                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port       118508                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         3682                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         1208                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total       123398                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                 123398                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      3257856                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         3586                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         2416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      3263858                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 3263858                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                            1863                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples             54540                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                   54540    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total               54540                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy          145094985                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            3341750                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy           1026747                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         223590000                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests         77894                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests        52690                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 725062318250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    4305                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
