Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Feb 20 20:27:59 2025
| Host         : saman-HP-Pavilion-Laptop-15-eg2xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_project_timing_summary_routed.rpt -pb my_project_timing_summary_routed.pb -rpx my_project_timing_summary_routed.rpx -warn_on_violation
| Design       : my_project
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  285         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (285)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (715)
5. checking no_input_delay (11)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (285)
--------------------------
 There are 285 register/latch pins with no clock driven by root clock pin: H16_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (715)
--------------------------------------------------
 There are 715 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  738          inf        0.000                      0                  738           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           738 Endpoints
Min Delay           738 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_uint/spi_sck_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.329ns  (logic 4.120ns (36.367%)  route 7.209ns (63.633%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE                         0.000     0.000 r  master_uint/spi_sck_reg/C
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master_uint/spi_sck_reg/Q
                         net (fo=1, routed)           7.209     7.727    SCK_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         3.602    11.329 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.329    SCK
    Y12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_uint/spi_ss_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 4.044ns (36.404%)  route 7.065ns (63.596%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE                         0.000     0.000 r  master_uint/spi_ss_reg/C
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master_uint/spi_ss_reg/Q
                         net (fo=1, routed)           7.065     7.521    SS_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    11.109 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.109    SS
    Y11                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_uint/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.069ns  (logic 4.041ns (36.504%)  route 7.028ns (63.496%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE                         0.000     0.000 r  master_uint/spi_mosi_reg/C
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master_uint/spi_mosi_reg/Q
                         net (fo=1, routed)           7.028     7.484    MOSI_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.585    11.069 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    11.069    MOSI
    W11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_uint/spi_cs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.912ns  (logic 4.059ns (37.201%)  route 6.853ns (62.799%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE                         0.000     0.000 r  ADC_uint/spi_cs_reg/C
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC_uint/spi_cs_reg/Q
                         net (fo=1, routed)           6.853     7.309    ADC_cs_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         3.603    10.912 r  ADC_cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.912    ADC_cs
    Y13                                                               r  ADC_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1
                            (input port)
  Destination:            FSM_sequential_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 2.065ns (25.466%)  route 6.045ns (74.534%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Button1 (IN)
                         net (fo=0)                   0.000     0.000    Button1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  Button1_IBUF_inst/O
                         net (fo=3, routed)           3.830     5.294    ADC_uint/Button1_IBUF
    SLICE_X109Y75        LUT3 (Prop_lut3_I1_O)        0.124     5.418 f  ADC_uint/FSM_sequential_write[1]_i_3/O
                         net (fo=2, routed)           1.187     6.605    ADC_uint/FSM_sequential_write[1]_i_3_n_0
    SLICE_X104Y75        LUT5 (Prop_lut5_I0_O)        0.150     6.755 f  ADC_uint/FSM_sequential_write[0]_i_3/O
                         net (fo=1, routed)           1.028     7.783    ADC_uint/FSM_sequential_write[0]_i_3_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.328     8.111 r  ADC_uint/FSM_sequential_write[0]_i_1/O
                         net (fo=1, routed)           0.000     8.111    ADC_uint_n_2
    SLICE_X109Y75        FDRE                                         r  FSM_sequential_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_1s_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 0.952ns (13.731%)  route 5.981ns (86.269%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE                         0.000     0.000 r  counter_1s_reg[31]/C
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_1s_reg[31]/Q
                         net (fo=2, routed)           0.862     1.318    ADC_uint/Q[31]
    SLICE_X104Y78        LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  ADC_uint/counter_1s[31]_i_10/O
                         net (fo=1, routed)           0.660     2.102    ADC_uint/counter_1s[31]_i_10_n_0
    SLICE_X104Y77        LUT5 (Prop_lut5_I4_O)        0.124     2.226 r  ADC_uint/counter_1s[31]_i_6/O
                         net (fo=2, routed)           0.899     3.125    ADC_uint/counter_1s[31]_i_6_n_0
    SLICE_X104Y75        LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  ADC_uint/counter_1s[31]_i_1/O
                         net (fo=43, routed)          2.425     5.674    p_0_in
    SLICE_X113Y80        LUT5 (Prop_lut5_I2_O)        0.124     5.798 r  SRAM_data_tristate_oe[7]_i_2/O
                         net (fo=9, routed)           1.135     6.933    SRAM_data_tristate_oe[7]_i_2_n_0
    SLICE_X112Y65        FDRE                                         r  SRAM_data_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRAM_data_IOBUF[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.096ns (60.042%)  route 2.726ns (39.958%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE                         0.000     0.000 r  SRAM_data_IOBUF[7]_inst_i_1/C
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SRAM_data_IOBUF[7]_inst_i_1/Q
                         net (fo=8, routed)           2.726     3.182    SRAM_data_IOBUF[0]_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.640     6.822 r  SRAM_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.822    SRAM_data[0]
    V13                                                               r  SRAM_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRAM_data_IOBUF[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 4.037ns (59.385%)  route 2.761ns (40.615%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE                         0.000     0.000 r  SRAM_data_IOBUF[7]_inst_i_1/C
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SRAM_data_IOBUF[7]_inst_i_1/Q
                         net (fo=8, routed)           2.761     3.217    SRAM_data_IOBUF[5]_inst/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581     6.798 r  SRAM_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.798    SRAM_data[5]
    V17                                                               r  SRAM_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_1s_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 0.952ns (14.116%)  route 5.792ns (85.884%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE                         0.000     0.000 r  counter_1s_reg[31]/C
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_1s_reg[31]/Q
                         net (fo=2, routed)           0.862     1.318    ADC_uint/Q[31]
    SLICE_X104Y78        LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  ADC_uint/counter_1s[31]_i_10/O
                         net (fo=1, routed)           0.660     2.102    ADC_uint/counter_1s[31]_i_10_n_0
    SLICE_X104Y77        LUT5 (Prop_lut5_I4_O)        0.124     2.226 r  ADC_uint/counter_1s[31]_i_6/O
                         net (fo=2, routed)           0.899     3.125    ADC_uint/counter_1s[31]_i_6_n_0
    SLICE_X104Y75        LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  ADC_uint/counter_1s[31]_i_1/O
                         net (fo=43, routed)          2.425     5.674    p_0_in
    SLICE_X113Y80        LUT5 (Prop_lut5_I2_O)        0.124     5.798 r  SRAM_data_tristate_oe[7]_i_2/O
                         net (fo=9, routed)           0.946     6.744    SRAM_data_tristate_oe[7]_i_2_n_0
    SLICE_X113Y65        FDRE                                         r  SRAM_data_tristate_oe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_1s_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 0.952ns (14.116%)  route 5.792ns (85.884%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE                         0.000     0.000 r  counter_1s_reg[31]/C
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_1s_reg[31]/Q
                         net (fo=2, routed)           0.862     1.318    ADC_uint/Q[31]
    SLICE_X104Y78        LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  ADC_uint/counter_1s[31]_i_10/O
                         net (fo=1, routed)           0.660     2.102    ADC_uint/counter_1s[31]_i_10_n_0
    SLICE_X104Y77        LUT5 (Prop_lut5_I4_O)        0.124     2.226 r  ADC_uint/counter_1s[31]_i_6/O
                         net (fo=2, routed)           0.899     3.125    ADC_uint/counter_1s[31]_i_6_n_0
    SLICE_X104Y75        LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  ADC_uint/counter_1s[31]_i_1/O
                         net (fo=43, routed)          2.425     5.674    p_0_in
    SLICE_X113Y80        LUT5 (Prop_lut5_I2_O)        0.124     5.798 r  SRAM_data_tristate_oe[7]_i_2/O
                         net (fo=9, routed)           0.946     6.744    SRAM_data_tristate_oe[7]_i_2_n_0
    SLICE_X113Y65        FDRE                                         r  SRAM_data_tristate_oe_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmp_Data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE                         0.000     0.000 r  tmp_Data_reg[2]/C
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_Data_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    tmp_Data[2]
    SLICE_X113Y81        FDRE                                         r  SRAM_data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_Data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  tmp_Data_reg[5]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_Data_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    tmp_Data[5]
    SLICE_X113Y65        FDRE                                         r  SRAM_data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_Data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  tmp_Data_reg[6]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_Data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    tmp_Data[6]
    SLICE_X113Y65        FDRE                                         r  SRAM_data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_uint/temporaryData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_uint/spi_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE                         0.000     0.000 r  ADC_uint/temporaryData_reg[3]/C
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC_uint/temporaryData_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    ADC_uint/temporaryData_reg_n_0_[3]
    SLICE_X112Y70        FDRE                                         r  ADC_uint/spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_uint/temporaryData_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_uint/spi_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE                         0.000     0.000 r  ADC_uint/temporaryData_reg[7]/C
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC_uint/temporaryData_reg[7]/Q
                         net (fo=2, routed)           0.121     0.262    ADC_uint/temporaryData_reg_n_0_[7]
    SLICE_X113Y73        FDRE                                         r  ADC_uint/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_uint/temporaryData_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_uint/spi_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE                         0.000     0.000 r  ADC_uint/temporaryData_reg[2]/C
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC_uint/temporaryData_reg[2]/Q
                         net (fo=2, routed)           0.123     0.264    ADC_uint/temporaryData_reg_n_0_[2]
    SLICE_X112Y73        FDRE                                         r  ADC_uint/spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_Data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE                         0.000     0.000 r  tmp_Data_reg[0]/C
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tmp_Data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    tmp_Data[0]
    SLICE_X112Y82        FDRE                                         r  SRAM_data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_Data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SRAM_data_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE                         0.000     0.000 r  tmp_Data_reg[1]/C
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_Data_reg[1]/Q
                         net (fo=1, routed)           0.164     0.305    tmp_Data[1]
    SLICE_X113Y79        FDRE                                         r  SRAM_data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_uint/sck_pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_uint/spi_sck_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE                         0.000     0.000 r  master_uint/sck_pulse_reg/C
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master_uint/sck_pulse_reg/Q
                         net (fo=4, routed)           0.143     0.307    master_uint/sck_pulse
    SLICE_X108Y76        FDRE                                         r  master_uint/spi_sck_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_uint/spi_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE                         0.000     0.000 r  ADC_uint/spi_data_reg[5]/C
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC_uint/spi_data_reg[5]/Q
                         net (fo=1, routed)           0.170     0.311    spi_data[5]
    SLICE_X113Y67        FDRE                                         r  tmp_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------





