{"vcs1":{"timestamp_begin":1681963423.999082414, "rt":0.38, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1681963424.441654362, "rt":0.40, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1681963424.895928850, "rt":0.24, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681963423.664379602}
{"VCS_COMP_START_TIME": 1681963423.664379602}
{"VCS_COMP_END_TIME": 1681963425.203999481}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 222592}}
