
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169662                       # Simulator instruction rate (inst/s)
host_mem_usage                              201571444                       # Number of bytes of host memory used
host_op_rate                                   194186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                119915.93                       # Real time elapsed on the host
host_tick_rate                                8930096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 20345116416                       # Number of instructions simulated
sim_ops                                   23285947936                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  115                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  141                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  237                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                  164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7486322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14971673                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.405707                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      359353580                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    376658371                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1739313                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    553313647                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     12957104                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13045581                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses        88477                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      754541300                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       82734951                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1385572310                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1366552636                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1731105                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         739758594                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    271313849                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17067985                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     91871079                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3746974939                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4377378677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2555961989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.712615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.641697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1449095765     56.69%     56.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    235164243      9.20%     65.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    279416082     10.93%     76.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     53706705      2.10%     78.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    165328459      6.47%     85.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     46915620      1.84%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     29289435      1.15%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     25731831      1.01%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    271313849     10.61%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2555961989                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     81208846                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3755381008                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            781285537                       # Number of loads committed
system.switch_cpus0.commit.membars           18964107                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2707036663     61.84%     61.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    219403579      5.01%     66.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     31529443      0.72%     67.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     20860675      0.48%     68.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8583149      0.20%     68.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28446179      0.65%     68.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34230034      0.78%     69.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4788765      0.11%     69.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     29692031      0.68%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1896352      0.04%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    781285537     17.85%     88.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    509626270     11.64%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4377378677                       # Class of committed instruction
system.switch_cpus0.commit.refs            1290911807                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        262744480                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3746974939                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4377378677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.685356                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.685356                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1618830295                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    358500231                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4486445260                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       242291644                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        569341951                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1796044                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60403                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    135749649                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          754541300                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        434218081                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2131190513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       937727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3871535869                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3608504                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.293823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    435014711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    455045635                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.507601                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.756956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.877152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1706018073     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       110929161      4.32%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        61379887      2.39%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        81955513      3.19%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        82573665      3.22%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        61121941      2.38%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       140666242      5.48%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34497140      1.34%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       288867963     11.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2352804                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       747231859                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.731480                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1326519281                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         512762479                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      140741281                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    795958611                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17127634                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       252663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    515326181                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4469242168                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    813756802                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3042134                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4446459338                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1134300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     47577772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1796044                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     52546634                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70706                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    219195430                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        95581                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18534341                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     14673068                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5699897                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        95581                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       959957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1392847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4493745995                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4426593156                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583244                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2620951082                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.723744                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4426838570                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5321815675                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3148849520                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.459096                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.459096                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass          151      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2730686170     61.37%     61.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    219435660      4.93%     66.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     33437715      0.75%     67.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     20861322      0.47%     67.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9365749      0.21%     67.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29368481      0.66%     68.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34230038      0.77%     69.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5732174      0.13%     69.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     36707752      0.82%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1896352      0.04%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            5      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    813984788     18.29%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    513795121     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4449501478                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85875080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019300                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14308221     16.66%     16.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3777527      4.40%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           64      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3373908      3.93%     24.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2377055      2.77%     27.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1812784      2.11%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      25486723     29.68%     59.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34738797     40.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4223198957                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  10942659324                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4141805177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4188607292                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4452114533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4449501478                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17127635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     91863436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         8957                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        59650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    181081176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.153108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1165469895     45.38%     45.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    383617511     14.94%     60.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    258936831     10.08%     70.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    197772476      7.70%     78.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    203615484      7.93%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    151799279      5.91%     91.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    112249866      4.37%     96.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48650594      1.89%     98.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     45897649      1.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009585                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.732664                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     312177450                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    610237248                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    284787979                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    372593476                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     45713282                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     38913330                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    795958611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    515326181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4965240211                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     196709728                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      249992376                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4853420766                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     102816965                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       299637014                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     297654332                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents     15298462                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   7953330019                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4476850820                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4979324025                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        637307979                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29451720                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1796044                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    486102174                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       125903192                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5322949332                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    893173996                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     25888269                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        778718814                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17127648                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    421988557                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6753896401                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         8950554588                       # The number of ROB writes
system.switch_cpus0.timesIdled                     18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       347151109                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      220435677                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.433337                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      239456131                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    297707568                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      4626169                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    411786991                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     15762726                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     15768634                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5908                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      486492219                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       20332704                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          124                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        888006894                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       874383675                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      4624992                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         459101757                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    193429257                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     20849883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    119826071                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3073244802                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3423723111                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2550633755                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.342303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.424177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1548802323     60.72%     60.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    377104514     14.78%     75.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    229361980      8.99%     84.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     52931929      2.08%     86.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     32401879      1.27%     87.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     18252396      0.72%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     27651041      1.08%     89.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     70698436      2.77%     92.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    193429257      7.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2550633755                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     18612884                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2929216741                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            726142185                       # Number of loads committed
system.switch_cpus1.commit.membars           23166145                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2081579854     60.80%     60.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    120485151      3.52%     64.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2316523      0.07%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     38523705      1.13%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     25483323      0.74%     66.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     10487325      0.31%     66.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     34749667      1.01%     67.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     41817834      1.22%     68.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      5851437      0.17%     68.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     40839709      1.19%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2316544      0.07%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    726142185     21.21%     91.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    293129854      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3423723111                       # Class of committed instruction
system.switch_cpus1.commit.refs            1019272039                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        306828708                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3073244802                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3423723111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.835603                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835603                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1837728026                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1202                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    232903903                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3594002531                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       151829515                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        454436465                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       4659215                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4104                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    119356853                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          486492219                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        261209748                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2299840290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       891625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3306792057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        9320784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.189443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    263509249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    275551561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.287686                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.433856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.782070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1844076261     71.81%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       165675945      6.45%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        50165228      1.95%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        56103482      2.18%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        58069762      2.26%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        20604595      0.80%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        28961979      1.13%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        16057249      0.63%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       328295577     12.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5162924                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       467845103                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.369096                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1071933477                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         296427376                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      243923380                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    747393786                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     20923946                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2471469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    298476689                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3543445227                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    775506101                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8044793                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3515853219                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10060332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    115348243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       4659215                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    129012322                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1556833                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     28835094                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        45482                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     28817880                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21251571                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      5346835                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        45482                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1450880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3712044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3418564082                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3480132532                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.682876                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2334456954                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.355186                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3481780994                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3928014513                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2532225191                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.196741                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196741                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2113678999     59.98%     59.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    120495408      3.42%     63.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2316523      0.07%     63.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     40838128      1.16%     64.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     25484266      0.72%     65.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     11478367      0.33%     65.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     35895697      1.02%     66.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     41817844      1.19%     67.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      7004770      0.20%     68.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     49054199      1.39%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2316544      0.07%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          141      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    776895229     22.05%     91.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    296621834      8.42%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3523898013                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           63276435                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017956                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12191619     19.27%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          102      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4564638      7.21%     26.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3012343      4.76%     31.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            5      0.00%     31.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1067834      1.69%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      27558255     43.55%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     14881639     23.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3212138934                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8945169985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3148030990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3229314706                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3522521280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3523898013                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     20923947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    119722027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        81848                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        74064                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    219962439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.372229                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.996820                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1322424273     51.50%     51.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    476655726     18.56%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    218906501      8.52%     78.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    162674234      6.33%     84.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    127216251      4.95%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     59213101      2.31%     92.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    123617670      4.81%     96.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     43648522      1.70%     98.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     33653800      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010078                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.372228                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     375035450                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    733994401                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    332101542                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    433897966                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     69878291                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23034762                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    747393786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    298476689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4146693227                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     240312263                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      521631778                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3815526888                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     252440639                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       200274014                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      32866561                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        67146                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6298781819                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3566218152                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3995347149                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        521569603                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      20070283                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       4659215                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    356165200                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       179820167                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3949281027                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    963710264                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     28519710                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        722406086                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     20923950                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    498097460                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5900751847                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7104475178                       # The number of ROB writes
system.switch_cpus1.timesIdled                     16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       411476015                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      266733430                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.956825                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      173360230                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    225269469                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      3464205                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    455315505                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     26059534                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     26065034                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         5500                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      575488175                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       34135459                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          115                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        855989904                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       828207147                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      3462887                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         549708063                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    190777896                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     34890581                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    175886380                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2786085919                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3163245849                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2544853971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.242997                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.367597                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1636757051     64.32%     64.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    378821675     14.89%     79.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    106784416      4.20%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     76089999      2.99%     86.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     60800704      2.39%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     27608503      1.08%     89.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     35379243      1.39%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     31834484      1.25%     92.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    190777896      7.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2544853971                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     31146869                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2557013792                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            625501922                       # Number of loads committed
system.switch_cpus2.commit.membars           38766654                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1774266738     56.09%     56.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     11670399      0.37%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     64470863      2.04%     58.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     42644119      1.35%     59.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     17550331      0.55%     60.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     58150597      1.84%     62.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     69980617      2.21%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      9792830      0.31%     64.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     60714598      1.92%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      3876547      0.12%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    625501922     19.77%     86.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    424626288     13.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3163245849                       # Class of committed instruction
system.switch_cpus2.commit.refs            1050128210                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        493842876                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2786085919                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3163245849                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.921727                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.921727                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1905089452                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1328                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    172218802                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3371637480                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       164428377                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        396414528                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       3477011                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         4111                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     98600430                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          575488175                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        367659833                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2194370560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       851150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3009759416                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        6956658                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.224099                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    370160833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    233555223                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.172020                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568009802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.325674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.669208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1933424195     75.29%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        77770062      3.03%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        55666598      2.17%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        63507217      2.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        67549981      2.63%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        29832341      1.16%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        42420057      1.65%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        31878896      1.24%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       265960455     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568009802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   1439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      4774427                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       563558903                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.280487                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1110312915                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         431502962                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19705241                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    653422189                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     35014050                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        40953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    434871020                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3339106041                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    678809953                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6918686                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3288304222                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     45577310                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3477011                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     45576364                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          418                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     15790047                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        19094                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     27605729                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     27920234                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores     10244705                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        19094                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      2020253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2754174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3262133535                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3259176958                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.590087                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1924942276                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.269144                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3259687179                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3130687867                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1956860882                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.084920                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.084920                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1819660958     55.22%     55.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     11670969      0.35%     55.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68378099      2.08%     57.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     42645531      1.29%     58.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     19155856      0.58%     59.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     60034193      1.82%     61.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     69980632      2.12%     63.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv     11723009      0.36%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     75092127      2.28%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3876547      0.12%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            8      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    679236501     20.61%     86.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    433768414     13.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3295222908                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           64384517                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019539                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4327660      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            46      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          189      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      8241195     12.80%     19.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      4989458      7.75%     27.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           16      0.00%     27.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1915980      2.98%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      18772616     29.16%     59.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     26137357     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2770730097                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8068043338                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2720324817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2799278748                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3304091990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3295222908                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     35014051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    175860002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3018                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       123470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    353726193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568009802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.283182                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.013227                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1484572534     57.81%     57.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    351446592     13.69%     71.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    202420738      7.88%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    135768038      5.29%     84.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    139658391      5.44%     90.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     80913118      3.15%     93.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     85376190      3.32%     96.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     46659176      1.82%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     41195025      1.60%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568009802                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.283181                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     588877264                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads   1154799815                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    538852141                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    715706096                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     15994962                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     23260339                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    653422189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    434871020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5019456395                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     402150738                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       70424435                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3467896683                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      22835047                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       218024285                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     181377035                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents       184694                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6392285871                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3350868977                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3708581349                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        441300975                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         82894                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       3477011                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    284634398                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       240684458                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3131769417                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1550148695                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     47823065                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        563052338                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     35014054                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    831553913                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5693205223                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6701420983                       # The number of ROB writes
system.switch_cpus2.timesIdled                     16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       680721318                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      436303004                       # number of vector regfile writes
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    90.284882                       # BTB Hit Percentage
system.switch_cpus3.branchPred.BTBHits      225304913                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBLookups    249548881                       # Number of BTB lookups
system.switch_cpus3.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.condIncorrect      2540764                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.condPredicted    428794951                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.indirectHits     18344327                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectLookups     18595905                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectMisses       251578                       # Number of indirect misses.
system.switch_cpus3.branchPred.lookups      569626550                       # Number of BP lookups
system.switch_cpus3.branchPred.usedRAS       50652567                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.switch_cpus3.cc_regfile_reads        969725553                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       950585363                       # number of cc regfile writes
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.branchMispredicts      2456251                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.branches         549743043                       # Number of branches committed
system.switch_cpus3.commit.bw_lim_events    201433080                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.commitNonSpecStalls     24153116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.commitSquashedInsts    128931606                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.committedInsts   2944153213                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    3409898981                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.committed_per_cycle::samples   2551236491                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.336567                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.432266                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0   1631617141     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    285473833     11.19%     75.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    183690503      7.20%     82.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     61115469      2.40%     84.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     85212160      3.34%     88.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     30123176      1.18%     89.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     37229328      1.46%     90.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     35341801      1.39%     92.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8    201433080      7.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   2551236491                       # Number of insts commited each cycle
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.function_calls     48397135                       # Number of function calls committed.
system.switch_cpus3.commit.int_insts       2861320309                       # Number of committed integer instructions.
system.switch_cpus3.commit.loads            639745139                       # Number of loads committed
system.switch_cpus3.commit.membars           26836340                       # Number of memory barriers committed
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1967163580     57.69%     57.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult    101919610      2.99%     60.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     44630190      1.31%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp     29520571      0.87%     62.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt     12149369      0.36%     63.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     40254982      1.18%     64.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc     48444293      1.42%     65.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      6779121      0.20%     66.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc     42029893      1.23%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu      2683552      0.08%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc       167722      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    639745139     18.76%     86.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    474410959     13.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   3409898981                       # Class of committed instruction
system.switch_cpus3.commit.refs            1114156098                       # Number of memory references committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.vec_insts        399133433                       # Number of committed Vector instructions.
system.switch_cpus3.committedInsts         2944153213                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           3409898981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.872241                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.872241                       # CPI: Total CPI of All Threads
system.switch_cpus3.decode.BlockedCycles   1636995760                       # Number of cycles decode is blocked
system.switch_cpus3.decode.BranchMispred        84530                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.BranchResolved    224602151                       # Number of times decode resolved a branch
system.switch_cpus3.decode.DecodedInsts    3563537037                       # Number of instructions handled by decode
system.switch_cpus3.decode.IdleCycles       313472053                       # Number of cycles decode is idle
system.switch_cpus3.decode.RunCycles        535111488                       # Number of cycles decode is running
system.switch_cpus3.decode.SquashCycles       2505177                       # Number of cycles decode is squashing
system.switch_cpus3.decode.SquashedInsts       337119                       # Number of squashed instructions handled by decode
system.switch_cpus3.decode.UnblockCycles     79925254                       # Number of cycles decode is unblocking
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.fetch.Branches          569626550                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.CacheLines        474478162                       # Number of cache lines fetched
system.switch_cpus3.fetch.Cycles           2089063440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.IcacheSquashes       585584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.Insts            3111640738                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.MiscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.SquashCycles        5179380                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.branchRate         0.221816                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.icacheStallCycles    476356484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.predictedBranches    294301807                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.rate               1.211693                       # Number of inst fetches per cycle
system.switch_cpus3.fetch.rateDist::samples   2568009733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.398573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.639942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0      1841877006     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        88844795      3.46%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       103619946      4.04%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        63261104      2.46%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4       104426683      4.07%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        48535870      1.89%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        30411794      1.18%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        33436782      1.30%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       253595753      9.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   2568009733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.idleCycles                   1508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2900065                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       559252657                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.370478                       # Inst execution rate
system.switch_cpus3.iew.exec_refs          1177677973                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores         479059871                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26392729                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    660280251                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     24239454                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        21889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts    482773240                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts   3538805957                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    698618102                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3972498                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts   3519403853                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1050679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     14290635                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2505177                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     15363589                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1740                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.lsq.thread0.forwLoads     72385680                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        76998                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads     40284456                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.squashedLoads     20535091                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.squashedStores      8362274                       # Number of stores squashed
system.switch_cpus3.iew.memOrderViolationEvents        76998                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1367891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1532174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers       3396561930                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count           3477386331                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600216                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers       2038670408                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.354116                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent            3478057352                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads      3828460333                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     2261729636                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.146472                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.146472                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1999379445     56.75%     56.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult    101950318      2.89%     59.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     47334729      1.34%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp     29521579      0.84%     61.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt     12791842      0.36%     62.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     41557090      1.18%     63.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc     48444309      1.37%     64.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      8114438      0.23%     64.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc     51975999      1.48%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2683552      0.08%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       167725      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    698797690     19.83%     86.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    480657635     13.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    3523376351                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           84732847                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024049                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        6757678      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult       5330082      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt          115      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      4963518      5.86%     20.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc      3128015      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            5      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc      1325860      1.56%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      31482622     37.16%     62.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     31744952     37.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses    3112916133                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   8734749938                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   3047003558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   3112306307                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded        3514566502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued       3523376351                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded     24239455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    128906881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        16760                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        86338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    259899158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   2568009733                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.372026                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.960780                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1350499677     52.59%     52.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    380238826     14.81%     67.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    265059337     10.32%     77.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    179317754      6.98%     84.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4    153845829      5.99%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     90288323      3.52%     94.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     70579415      2.75%     96.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     40680408      1.58%     98.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     37500164      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2568009733                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.372025                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses     495193065                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads    964762104                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses    430382773                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes    555483163                       # Number of vector instruction queue writes
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.memDep0.conflictingLoads     33753994                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     20193770                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    660280251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    482773240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads     4964534630                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes     278390340                       # number of misc regfile writes
system.switch_cpus3.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.rename.BlockCycles       51494967                       # Number of cycles rename is blocking
system.switch_cpus3.rename.CommittedMaps   3703036608                       # Number of HB maps that are committed
system.switch_cpus3.rename.IQFullEvents      27953783                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.IdleCycles       353300213                       # Number of cycles rename is idle
system.switch_cpus3.rename.LQFullEvents     146347128                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.ROBFullEvents        76187                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.RenameLookups   6609235465                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.RenamedInsts    3548055914                       # Number of instructions processed by rename
system.switch_cpus3.rename.RenamedOperands   3878155451                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RunCycles        574485888                       # Number of cycles rename is running
system.switch_cpus3.rename.SQFullEvents     246305534                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.SquashCycles       2505177                       # Number of cycles rename is squashing
system.switch_cpus3.rename.UnblockCycles    476834020                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.UndoneMaps       175118707                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.int_rename_lookups   3815348900                       # Number of integer rename lookups
system.switch_cpus3.rename.serializeStallCycles   1109389465                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.serializingInsts     33027539                       # count of serializing insts renamed
system.switch_cpus3.rename.skidInsts        422557843                       # count of insts added to the skid buffer
system.switch_cpus3.rename.tempSerializingInsts     24239617                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.vec_rename_lookups    615183214                       # Number of vector rename lookups
system.switch_cpus3.rob.rob_reads          5888631866                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         7094438710                       # The number of ROB writes
system.switch_cpus3.timesIdled                     14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.vec_regfile_reads       509652664                       # number of vector regfile reads
system.switch_cpus3.vec_regfile_writes      321272784                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        20232                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37398352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74796705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3161                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7393063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3303203                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4182147                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93259                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7393064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11222193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     11235802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22457995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22457995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    690550528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    690508672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1381059200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1381059200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7486323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7486323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7486323                       # Request fanout histogram
system.membus.reqLayer0.occupancy         24159931727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         24135417416                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        71290432497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1982756084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    367659757                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2350415841                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1982756084                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    367659757                       # number of overall hits
system.cpu2.icache.overall_hits::total     2350415841                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           75                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           949                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          874                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           75                       # number of overall misses
system.cpu2.icache.overall_misses::total          949                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6854646                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6854646                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6854646                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6854646                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1982756958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    367659832                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2350416790                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1982756958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    367659832                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2350416790                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91395.280000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7223.020021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91395.280000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7223.020021                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu2.icache.writebacks::total              299                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           26                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4837617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4837617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4837617                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4837617                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98726.877551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 98726.877551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98726.877551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 98726.877551                       # average overall mshr miss latency
system.cpu2.icache.replacements                   299                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1982756084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    367659757                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2350415841                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           75                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          949                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6854646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6854646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1982756958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    367659832                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2350416790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91395.280000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7223.020021                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4837617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4837617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 98726.877551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 98726.877551                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.968750                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2350416764                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              923                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2546497.035753                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   597.829352                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    26.139398                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.958060                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.041890                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      91666255733                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     91666255733                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    668262211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    974351395                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1642613606                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    668262211                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    974351395                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1642613606                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4653792                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     19786362                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24440154                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4653792                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     19786362                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24440154                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 737581777759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 737581777759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 737581777759                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 737581777759                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    672916003                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    994137757                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1667053760                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    672916003                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    994137757                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1667053760                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006916                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.019903                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014661                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006916                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.019903                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014661                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 37277.281077                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30179.096979                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 37277.281077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30179.096979                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        43538                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3898                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              425                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   102.442353                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   129.933333                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4575360                       # number of writebacks
system.cpu2.dcache.writebacks::total          4575360                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     13674984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     13674984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     13674984                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     13674984                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      6111378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6111378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      6111378                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6111378                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 195981999021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 195981999021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 195981999021                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 195981999021                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003666                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003666                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 32068.381144                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32068.381144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 32068.381144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32068.381144                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10765135                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    380660506                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    584625271                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      965285777                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3901636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     19776542                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23678178                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 736863184749                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 736863184749                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    384562142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    604401813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    988963955                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010146                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.032721                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 37259.455407                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31119.927587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     13667153                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     13667153                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6109389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6109389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 195836453928                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 195836453928                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010108                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32054.998287                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32054.998287                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    287601705                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    389726124                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     677327829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752156                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9820                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       761976                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    718593010                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    718593010                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    288353861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    389735944                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    678089805                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000025                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001124                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 73176.477597                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   943.065149                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         7831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         1989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    145545093                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    145545093                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 73175.009050                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73175.009050                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22466546                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     34890319                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     57356865                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           98                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          353                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          451                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     23686851                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23686851                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22466644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     34890672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     57357316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 67101.560907                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 52520.733925                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          229                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          229                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1282692                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1282692                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10344.290323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10344.290323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22466644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     34890344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     57356988                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22466644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     34890344                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     57356988                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1768092850                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10765391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           164.238610                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   147.117950                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   108.881361                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.574679                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.425318                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57027343439                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57027343439                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1922448247                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    474478088                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2396926335                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1922448247                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    474478088                       # number of overall hits
system.cpu3.icache.overall_hits::total     2396926335                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          862                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           935                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          862                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total          935                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      6544398                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6544398                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      6544398                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6544398                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst   1922449109                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    474478161                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2396927270                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1922449109                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    474478161                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2396927270                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 89649.287671                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6999.356150                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 89649.287671                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6999.356150                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu3.icache.writebacks::total              292                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      5218338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5218338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      5218338                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5218338                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 96635.888889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 96635.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 96635.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 96635.888889                       # average overall mshr miss latency
system.cpu3.icache.replacements                   292                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1922448247                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    474478088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2396926335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          862                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          935                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      6544398                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6544398                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    474478161                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2396927270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 89649.287671                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6999.356150                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      5218338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5218338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 96635.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 96635.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2396927251                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              916                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2616732.806769                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   595.699060                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    28.228084                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.954646                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.045237                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      93480164446                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     93480164446                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    690207921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    980136390                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1670344311                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    690207921                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    980136390                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1670344311                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7003021                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     37703893                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      44706914                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7003021                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37703893                       # number of overall misses
system.cpu3.dcache.overall_misses::total     44706914                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1434007685649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1434007685649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1434007685649                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1434007685649                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    697210942                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   1017840283                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1715051225                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    697210942                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   1017840283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1715051225                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.010044                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.037043                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026067                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.010044                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.037043                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026067                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38033.411713                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32075.747515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38033.411713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32075.747515                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        57309                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5756                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1763                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             45                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    32.506523                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   127.911111                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9173244                       # number of writebacks
system.cpu3.dcache.writebacks::total          9173244                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     27079327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     27079327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     27079327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     27079327                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     10624566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     10624566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     10624566                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     10624566                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 306960007959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 306960007959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 306960007959                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 306960007959                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.010438                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006195                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.010438                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006195                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28891.533824                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28891.533824                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28891.533824                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28891.533824                       # average overall mshr miss latency
system.cpu3.dcache.replacements              17627547                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    395853069                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    530056842                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      925909911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6556260                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     37525434                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     44081694                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1419215727093                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1419215727093                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    567582276                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    969991605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.016293                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.066115                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045445                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 37820.101617                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32195.126782                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     26958166                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     26958166                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     10567268                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     10567268                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 304102836549                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 304102836549                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.018618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010894                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 28777.810551                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28777.810551                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    294354852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    450079548                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     744434400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       446761                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       178459                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       625220                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  14791958556                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  14791958556                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    450258007                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    745059620                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.001515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000396                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000839                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 82887.153666                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23658.805790                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       121161                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       121161                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        57298                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        57298                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2857171410                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2857171410                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 49865.115885                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49865.115885                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     15390145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data     24152910                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     39543055                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           95                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          285                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          380                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data     17961441                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     17961441                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data     24153195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     39543435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 63022.600000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 47266.950000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          122                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1269765                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1269765                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 10407.909836                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10407.909836                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     15390240                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data     24152952                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     39543192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data     24152952                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     39543192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1767058361                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         17627803                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           100.242688                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   137.795848                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   118.203471                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.538265                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.461732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      57430039067                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     57430039067                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    434218008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2324369316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151308                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    434218008                       # number of overall hits
system.cpu0.icache.overall_hits::total     2324369316                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1000                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total         1000                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6886338                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6886338                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6886338                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6886338                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    434218080                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2324370316                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    434218080                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2324370316                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 95643.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6886.338000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 95643.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6886.338000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          358                       # number of writebacks
system.cpu0.icache.writebacks::total              358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           54                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5466036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5466036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5466036                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5466036                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101222.888889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 101222.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101222.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 101222.888889                       # average overall mshr miss latency
system.cpu0.icache.replacements                   358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    434218008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2324369316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1000                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6886338                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6886338                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    434218080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2324370316                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 95643.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6886.338000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5466036                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5466036                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 101222.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 101222.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.926379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2324370298                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              982                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2366975.863544                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   595.903959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.022420                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.954974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.044908                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90650443306                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90650443306                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1018669325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1648244519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575194                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1018669325                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1648244519                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36919962                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42218432                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298470                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     36919962                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42218432                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1183664483273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1183664483273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1183664483273                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1183664483273                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1055589287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1690462951                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1055589287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1690462951                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024974                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.034976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024974                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 32060.284441                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28036.675622                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 32060.284441                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28036.675622                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       840501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2470                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            85747                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.802104                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   145.294118                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8605398                       # number of writebacks
system.cpu0.dcache.writebacks::total          8605398                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25410017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25410017                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11509945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11509945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11509945                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11509945                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 291135054364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 291135054364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 291135054364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 291135054364                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010904                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006809                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006809                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25294.217684                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25294.217684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25294.217684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25294.217684                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16820262                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    526314260                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      906358935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     36715155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41654263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1174746820803                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1174746820803                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    563029415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    948013198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 31996.237543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28202.319191                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25297447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25297447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11417708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11417708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 289176850305                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 289176850305                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020279                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012044                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 25327.049028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25327.049028                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    492355065                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     741885584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       204807                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       564169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8917662470                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8917662470                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    492559872                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    742449753                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000760                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 43541.785535                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15806.721869                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       112570                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       112570                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        92237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1958204059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1958204059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21230.136052                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21230.136052                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17053139                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22614882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        14904                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    165675768                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    165675768                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17068043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22634451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000873                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11116.194847                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8466.235781                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7466                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7466                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7438                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7438                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     74686368                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     74686368                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000436                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10041.189567                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10041.189567                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17067870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22634278                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17067870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22634278                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1710314197                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16820518                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.680233                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.080136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.919175                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.472969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.527028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      55560234278                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     55560234278                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    261209691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2261414055                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    261209691                       # number of overall hits
system.cpu1.icache.overall_hits::total     2261414055                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           930                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total          930                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4914762                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4914762                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4914762                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4914762                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    261209747                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2261414985                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    261209747                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2261414985                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 87763.607143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5284.690323                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 87763.607143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5284.690323                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu1.icache.writebacks::total              295                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4318869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4318869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4318869                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4318869                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91890.829787                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91890.829787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91890.829787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91890.829787                       # average overall mshr miss latency
system.cpu1.icache.replacements                   295                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    261209691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2261414055                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          930                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4914762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4914762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    261209747                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2261414985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 87763.607143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5284.690323                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4318869                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4318869                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 91890.829787                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91890.829787                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.421053                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2261414976                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              921                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2455390.853420                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   601.301495                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    22.119557                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.963624                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.035448                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      88195185336                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     88195185336                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633389750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    919129995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1552519745                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633389750                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    919129995                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1552519745                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6152122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     52920072                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59072194                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6152122                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     52920072                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59072194                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1938583894339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1938583894339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1938583894339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1938583894339                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    972050067                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1611591939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    972050067                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1611591939                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036655                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 36632.298882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32817.198128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 36632.298882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32817.198128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        69032                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets    119114787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3456                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets        1555610                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.974537                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.571112                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4174555                       # number of writebacks
system.cpu1.dcache.writebacks::total          4174555                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     43775591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     43775591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     43775591                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     43775591                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9144481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9144481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9144481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9144481                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 263582244738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 263582244738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 263582244738                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 263582244738                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009407                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005674                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009407                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005674                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 28824.188572                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28824.188572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 28824.188572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28824.188572                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15296515                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453503587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    646854654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1100358241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5814049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     52781369                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     58595418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1931328014850                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1931328014850                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    699636023                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1158953659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.075441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050559                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 36591.093627                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32960.393163                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     43654304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     43654304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9127065                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9127065                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 263319357930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 263319357930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013045                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007875                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 28850.387055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28850.387055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179886163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    272275341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     452161504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       138703                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       476776                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   7255879489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7255879489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    272414044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    452638280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000509                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001053                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 52312.347166                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15218.634094                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       121287                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       121287                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17416                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17416                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    262886808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    262886808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15094.557189                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15094.557189                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     20849703                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     34345321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          313                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     15925230                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15925230                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     20849943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     34345634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 66355.125000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50879.329073                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1012059                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1012059                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10222.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10222.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     20849742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     34345433                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     20849742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     34345433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1636507298                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15296771                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           106.983840                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   135.194696                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   120.804615                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.528104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.471893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      53784352963                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     53784352963                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          37120796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18674197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          202                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26211296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           277555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          277555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           204                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     37120594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34552149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27433736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     18334504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     31874061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             112195056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2169576832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1468877184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1080823552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   2035172480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6754501504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7487351                       # Total snoops (count)
system.tol2bus.snoopTraffic                 422810496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44885704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44862307     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23381      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44885704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56829380913                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            102997                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      22173873476                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           113422                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24036238284                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            113006                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       19089874102                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             97995                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       12760672476                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    119468160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    127031808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     94299392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.data    138031488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         478843648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    211706880                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      211706880                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       933345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       992436                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       736714                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.data      1078371                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3740966                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1653960                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1653960                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data    111562747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data    118625895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     88059440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.data    128897708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            447157743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus3.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           11953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     197697873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           197697873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     197697873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data    111562747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data    118625895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     88059440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.data    128897708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           644855616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3307920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1866264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1984378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1472795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.data::samples   2155805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000122110392                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       187420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       187420                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12928417                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3124246                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3740967                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1653960                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7481934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3307920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           456322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           494169                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           524520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           501962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           499239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           466700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           461807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           461749                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           461724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           464117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          483269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          472033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          457454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          434219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          427838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          412320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           196620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           220008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           240096                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           229998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           216140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           193788                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           192850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           182872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           194138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           212300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          232406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          226606                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          210640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          196895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          190862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          171686                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.23                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                213102818614                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               37397210000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           353342356114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    28491.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47241.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4009080                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1528783                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.60                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7481934                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3307920                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3253286                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3298153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 453298                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 413224                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  31740                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  27132                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1404                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1148                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                131628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                136517                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                182070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                185183                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                189860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                189946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                190349                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                190198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                190034                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                189968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                190016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                190528                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                191812                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                194787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                193201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                188850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                188123                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                187794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  6842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      5249475                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.515841                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.308281                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    57.195317                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       306950      5.85%      5.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      4812879     91.68%     97.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        65628      1.25%     98.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15728      0.30%     99.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        14904      0.28%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14146      0.27%     99.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        18986      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          187      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           67      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      5249475                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       187420                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     39.907363                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    37.823006                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.958874                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              7      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15          1229      0.66%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23        12701      6.78%      7.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        34935     18.64%     26.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        47791     25.50%     51.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        41071     21.91%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        26197     13.98%     87.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        13732      7.33%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         6121      3.27%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2404      1.28%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          819      0.44%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          275      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           91      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           37      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       187420                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       187420                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.649691                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.609537                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.195398                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           50242     26.81%     26.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            4025      2.15%     28.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          112926     60.25%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            4751      2.53%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           13706      7.31%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             587      0.31%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            1081      0.58%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              29      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              59      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       187420                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             478684288                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 159488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              211705920                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              478843776                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           211706880                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      447.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      197.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   447.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   197.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860643712                       # Total gap between requests
system.mem_ctrls0.avgGap                    198494.00                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    119440896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    127000192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     94258880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.data    137971520                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    211705920                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 111537287.127290919423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 118596371.550369784236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 88021608.301204130054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.data 128841707.965994849801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 197696976.298530787230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1866690                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1984872                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1473430                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.data      2156742                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3307920                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2653684                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  92065685623                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2152348                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  86109299803                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2321998                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  70902833176                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.inst      2264156                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.data 104255145326                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 25060084048968                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     49142.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     49320.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     51246.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43382.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     44653.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     48120.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.inst     43541.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.data     48339.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   7575782.98                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         18366486180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          9762003735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        25796634360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8537482260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    455751507360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     27419747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      630166529895                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       588.467330                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  67354758609                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 967747609115                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         19114829580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         10159753890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        27606581520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8729781840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    458132085570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     25415059200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      633690760080                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       591.758356                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  62131912763                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 972970454961                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    120072192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    126778880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     94101760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data    138440192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         479405568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    211103104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      211103104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       938064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       990460                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       735170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data      1081564                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3745356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1649243                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1649243                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data    112126809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data    118389704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     87874885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data    129279367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            447682480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus3.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     197134050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           197134050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     197134050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data    112126809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data    118389704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     87874885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data    129279367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           644816529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3298486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1875757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1980424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1469678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples   2162198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000125602426                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       186898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       186898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12936320                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3115390                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3745356                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1649243                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7490712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3298486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2459                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           453909                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           495441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           524690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           502566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           497657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           465915                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           463615                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           468422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           461007                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           463804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          485023                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          470517                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          460699                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          434755                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          427644                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          412589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           193676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           221521                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           238366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           230198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           216330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           193340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           193538                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           183520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           192846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           209222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          230890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          225292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          208176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          199236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          187200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          175104                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.23                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                213630249682                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               37441265000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           354034993432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    28528.72                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47278.72                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4012672                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1523944                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.59                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7490712                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3298486                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3256451                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3301534                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 454338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 414062                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  31973                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  27318                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1387                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     25                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                131234                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                136106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                181678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                184652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                189320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                189435                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                189772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                189604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                189541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                189438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                189440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                189980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                191263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                194274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                192684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                188292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                187582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                187283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  6707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5250080                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.492811                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.303309                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    57.035183                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       306674      5.84%      5.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4813957     91.69%     97.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        65312      1.24%     98.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        16189      0.31%     99.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        14809      0.28%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14141      0.27%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        18743      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          208      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           47      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5250080                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       186898                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     40.065859                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    37.961875                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.038312                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7             10      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15          1202      0.64%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23        12462      6.67%      7.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        34755     18.60%     25.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        46952     25.12%     51.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        41000     21.94%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        26617     14.24%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        13858      7.41%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         6235      3.34%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2498      1.34%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          882      0.47%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          294      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           96      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       186898                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       186898                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.648423                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.608280                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.195286                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           50165     26.84%     26.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3966      2.12%     28.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          112724     60.31%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            4673      2.50%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           13620      7.29%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             537      0.29%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            1091      0.58%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              43      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              72      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       186898                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             479248192                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 157376                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              211101120                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              479405568                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           211103104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      447.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      197.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   447.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   197.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860503600                       # Total gap between requests
system.mem_ctrls1.avgGap                    198506.04                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    120048448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    126747136                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     94059392                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data    138380672                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    211101120                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 112104636.369787901640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 118360060.699760586023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 87835320.764191284776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 129223785.676653563976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 197132196.951475441456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1876128                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1980920                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1470340                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data      2163128                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3298486                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2453040                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  92621657698                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1903640                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  86016063577                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2071890                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  70857676387                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.inst      2468096                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data 104530699104                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 25056471620120                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     45426.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     49368.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     45324.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43422.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     45041.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     48191.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.inst     45705.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     48323.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   7596355.30                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         18352934460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          9754793235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        25818511320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8497982520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    455777725650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     27397673280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      630132288945                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       588.435355                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  67297706319                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 967804661405                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         19132722420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         10169260365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        27647615100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        8719952580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    457950536580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     25567939200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      633720694725                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       591.786310                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  62527712381                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 972574655343                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      9645973                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7161680                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      4639617                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      8464753                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29912025                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      9645973                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7161680                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      4639617                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      8464753                       # number of overall hits
system.l2.overall_hits::total                29912025                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1871410                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1982896                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1471885                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      2159935                       # number of demand (read+write) misses
system.l2.demand_misses::total                7486324                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1871410                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1982896                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1471885                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      2159935                       # number of overall misses
system.l2.overall_misses::total               7486324                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5394312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 189901305855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4239639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 188003473386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      4765476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 146903835792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      5137857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 216878513703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     741706666020                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5394312                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 189901305855                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4239639                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 188003473386                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      4765476                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 146903835792                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      5137857                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 216878513703                       # number of overall miss cycles
system.l2.overall_miss_latency::total    741706666020                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11517383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9144576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      6111502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data     10624688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37398349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11517383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9144576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      6111502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data     10624688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37398349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.162486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.216838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.240839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.203294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.200178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.162486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.216838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.240839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.203294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.200178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 99894.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 101474.987232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 100943.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94812.573824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 97254.612245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 99806.598880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 96940.698113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 100409.740896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99074.881881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 99894.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 101474.987232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 100943.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94812.573824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 97254.612245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 99806.598880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 96940.698113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 100409.740896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99074.881881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3303203                       # number of writebacks
system.l2.writebacks::total                   3303203                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1871409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1982896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1471885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      2159935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7486323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1871409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1982896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1471885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      2159935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7486323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4933538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 173906620681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3880098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 171057793921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4347930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 134323446558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      4686754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 198419396801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 677725106281                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4933538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 173906620681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3880098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 171057793921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4347930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 134323446558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      4686754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 198419396801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 677725106281                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.162486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.216838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.240839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.203294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.162486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.216838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.240839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.203294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200178                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91361.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 92928.173735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92383.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 86266.649346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88733.265306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 91259.471058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88429.320755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 91863.596266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90528.435158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91361.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 92928.173735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92383.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 86266.649346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88733.265306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 91259.471058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88429.320755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 91863.596266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90528.435158                       # average overall mshr miss latency
system.l2.replacements                        7487347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15370994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15370994                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15370994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15370994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        81155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        70171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data        32431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        55848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         1461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data        24868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93259                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1099402152                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   5537621973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    138844737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data   2493751323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9269620185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        92237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       126019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         2000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data        57299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            277555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.120147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.443171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.730500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.434004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.336002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 99206.113698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 99155.242318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 95034.043121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 100279.528832                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99396.521355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        55848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         1461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data        24868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1004668629                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5060235954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    126365787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2281292774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8472563144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.120147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.443171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.730500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.434004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.336002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90657.699783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 90607.290395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 86492.667351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 91736.077449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90849.817648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5394312                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4239639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      4765476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      5137857                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19537284                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 99894.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 100943.785714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 97254.612245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 96940.698113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98673.151515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4933538                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3880098                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4347930                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      4686754                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17848320                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 91361.814815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 92383.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 88733.265306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 88429.320755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90143.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      9564818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7091509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4639078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      8432322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29727727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1860328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1927048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1470424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data      2135067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7392867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 188801903703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 182465851413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 146764991055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data 214384762380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 732417508551                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11425146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9018557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6109502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data     10567389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      37120594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.162828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.213676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.240678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.202043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101488.502943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94686.718449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 99811.340848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 100411.257530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99070.835246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1860327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1927048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1470424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data      2135067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7392866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 172901952052                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 165997557967                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 134197080771                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 196138104027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 669234694817                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.162827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.213676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.240678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.202043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.199158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92941.698987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86140.852728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91264.207311                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 91865.081530                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90524.391328                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    97272738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7520115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.935007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.431708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      827.009647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      499.790008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      336.296700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      541.230201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.168526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7615.909352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.143707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7979.008096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.152360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  5946.577639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     0.162831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  9009.119225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.025238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.010263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.232419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.243500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.181475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.274936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1203981011                       # Number of tag accesses
system.l2.tags.data_accesses               1203981011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
