// test case instruction memory

//ADD 0000----0
//SUB 0001----1
//AND 0010----2
//OR  0011----3
//SLL 0100----4
//SRL 0101----5
//SRA 0110----6
//RL  0111----7
//LW  1000----8
//SW  1001----9
//LHB 1010----A
//LLB 1011----B
//B   1100----C
//JAL 1101----D
//JR  1110----E
//EXEC1111----F




//For Branch
//000 Equal (Z=1)
//001 Not Equal (Z=0)
//010 Greater Than (Z=N=0)
//011 Less Than (N=1)
//100 Greater or Equal (Z=1 or Z=N=0)
//101 Less or Equal (N=1 or Z=1)
//110 Overflow (V=1)
//111 True




//basic functionality + data harzard


//AND test case
8001 //check R0
810F
82F6
2312
93F7


//with data hazard

Z flag can be set by AND or OR
