{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Solve Morris Lecar Equations with Hardware"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Equations"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "$$ C\\frac{dV}{dt} = \\frac{I_{inj}}{A} - I_{leak} - I_{slow} - I_{fast} $$\n",
    "$$ I_{leak} = g_{leak}(V - E_{leak}) $$\n",
    "$$ I_{fast} = g_{fast}(V - E_{Na}) $$\n",
    "$$ m_{\\infty} = 0.5(1 + tanh(\\frac{V - \\beta_{m}}{\\gamma{m}})) $$\n",
    "$$ I_{slow} = g_{slow}w(V - E_{K}) $$\n",
    "$$ w_{\\infty} =  0.5(1 + tanh(\\frac{V - \\beta_{w}}{\\gamma{w}})) $$\n",
    "$$ \\tau_{\\infty} = \\frac{1}{cosh(0.5\\frac{V - \\beta_{w}}{\\gamma_{w}})} $$\n",
    "$$ \\frac{dw}{dt} = \\phi\\frac{w_{\\infty} - w}{\\tau_{\\infty}} $$\n",
    "$$ V = V + dt\\frac{dV}{dt} $$\n",
    "$$ w = w + dt\\frac{dw}{dt} $$"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## General Flow\n",
    "1. Create the injected current timeseries with 25 mA noise around a 40 mA signal\n",
    "2. Instantiate the bitstream as a block in Python\n",
    "3. Create variables in DDR3 interface for V and W timeseries\n",
    "4. Stimulate the logic block by iterating through V and W and sending and receiving the values for V and W\n",
    "5. Run software simulation using the same injected current timeseries\n",
    "6. Compare and display results from hardware and software solution"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Instatiate and download the overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "ol = Overlay(\"./top.bit\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can check the IPs in this overlay using the IP dictionary"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "MorrisLecar_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf57e778>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "MorrisLecar_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_CONTROL_ADDR_WIDTH": "4",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "top_MorrisLecar_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 24,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:MorrisLecar:1.0"
       },
       "axi_dma_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf57e778>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x41E00000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x41E0FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "1",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "1",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "14",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "top_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "1",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "1",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "14",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1105199104,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf57e778>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "top_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "1",
         "PCW_ENET0_RESET_IO": "MIO 9",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "1",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "Share reset pin",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "1",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "1",
         "PCW_GPIO_MIO_GPIO_IO": "MIO",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "inout",
         "PCW_MIO_0_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_0_PULLUP": "enabled",
         "PCW_MIO_0_SLEW": "slow",
         "PCW_MIO_10_DIRECTION": "inout",
         "PCW_MIO_10_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_10_PULLUP": "enabled",
         "PCW_MIO_10_SLEW": "slow",
         "PCW_MIO_11_DIRECTION": "inout",
         "PCW_MIO_11_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_11_PULLUP": "enabled",
         "PCW_MIO_11_SLEW": "slow",
         "PCW_MIO_12_DIRECTION": "inout",
         "PCW_MIO_12_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_12_PULLUP": "enabled",
         "PCW_MIO_12_SLEW": "slow",
         "PCW_MIO_13_DIRECTION": "inout",
         "PCW_MIO_13_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_13_PULLUP": "enabled",
         "PCW_MIO_13_SLEW": "slow",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "out",
         "PCW_MIO_46_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_46_PULLUP": "enabled",
         "PCW_MIO_46_SLEW": "slow",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "inout",
         "PCW_MIO_48_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_48_PULLUP": "enabled",
         "PCW_MIO_48_SLEW": "slow",
         "PCW_MIO_49_DIRECTION": "inout",
         "PCW_MIO_49_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_49_PULLUP": "enabled",
         "PCW_MIO_49_SLEW": "slow",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "out",
         "PCW_MIO_7_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_7_PULLUP": "disabled",
         "PCW_MIO_7_SLEW": "slow",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "out",
         "PCW_MIO_9_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_9_PULLUP": "enabled",
         "PCW_MIO_9_SLEW": "slow",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "10",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.223",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.212",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "0.040",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.058",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "10",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.223",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.212",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "25.8",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "25.8",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "15.6",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "18.8",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.040",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.058",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "16.5",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "18",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J256M16 RE-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.91",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "1",
         "PCW_USB0_RESET_IO": "MIO 46",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "1",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "Share reset pin",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'MorrisLecar_0': {'fullpath': 'MorrisLecar_0',\n",
       "  'type': 'xilinx.com:hls:MorrisLecar:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1073741824,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '4',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'top_MorrisLecar_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf57e778>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'axi_dma_0': {'fullpath': 'axi_dma_0',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1105199104,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '14',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '1',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'top_axi_dma_0_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '14',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '1',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '1',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41E00000',\n",
       "   'C_HIGHADDR': '0x41E0FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf57e778>,\n",
       "  'driver': pynq.lib.dma.DMA},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '15.6',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '18.8',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '16.5',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '18',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'top_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf57e778>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 2,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Create aliases\n",
    "Using the labels for the HLS IP and DMA listed above, we can create aliases which will make it easier to write and read the rest of the code in this example."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma = ol.axi_dma_0\n",
    "dma_send = ol.axi_dma_0.sendchannel\n",
    "dma_recv = ol.axi_dma_0.recvchannel\n",
    "hls_ip = ol.MorrisLecar_0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Check the status of the HLS IP"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED=0)\n",
       "}"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_ip.register_map"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Note that the HLS IP has not started yet (AP_START=0). You can also see the IP is *idle* (AP_IDLE=1)."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will start the HLS IP and then start some transfers from the DMA."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We could initiate the DMA transfers first if we preferred. The DMA transfers would *stall* until the IP is started."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Start the HLS IP"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can start the HLS IP by writing 0x81 to the control register. This will set the bit 0 (AP_START) to \"1\" and bit 7 (AUTO_RESTART) to \"1\". AUTO_RESTART means the IP will run continuously. If we don't set this then after the IP completes one fill operation or iteration, it will stop and wait untill AP_START is set again. We would have to set this every time we want the IP to process some data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "CONTROL_REGISTER = 0x0\n",
    "hls_ip.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Check the correct bits have been set."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=1, AP_DONE=1, AP_IDLE=0, AP_READY=0, RESERVED_1=0, AUTO_RESTART=1, RESERVED_2=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED=0)\n",
       "}"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_ip.register_map"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## DMA Send"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we will send some data from DRAM to HLS IP."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Note the array used below is single (C float). This was selected to match the type of data width of the HLS IP and the widths used for the DMA. The DMA will transfer block of data and may \"reformat\" it based on the internal data widths in the hardware. The array we create in the notebook effects how the data is formatted in Python."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from ipywidgets import *\n",
    "\n",
    "data_size = 1000\n",
    "input_buffer = allocate(shape=(data_size,), dtype=np.float32)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Initialize the array."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYcAAAEWCAYAAACNJFuYAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADh0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uMy4xLjIsIGh0dHA6Ly9tYXRwbG90bGliLm9yZy8li6FKAAAgAElEQVR4nOydeZwUxdnHf88u9w1yCsoCogiKqCvexvs+ojFGfWPUaNREk5i8RvFIor5qiNGo0STG+9YYj3jgiTceIChyinIpIscCcsOyu/O8f0z3THV3VXf1NT07W9/PZz4z00dVdXd1PfU89dRTxMwwGAwGg0GkKusCGAwGg6H8MMLBYDAYDB6McDAYDAaDByMcDAaDweDBCAeDwWAweDDCwWAwGAwejHAwVBRE9DIRnZlxGWqIiImoVZblMBjiYISDoewhooVEdKjOscx8FDM/GDO/q4nokThpaORxOhFNJqL1RLTEEmr7pZlnGMLcc0NlYoSDwVBiiOi3AG4FcAOAPgC2BfAPACdESMujnRiNxZAERjgYmhVEdBYRTSCim4joOyJaQERHCfvfJqJzhf8/JaLZ1rGvEtFAYd8IInqdiFYR0TIiuoKIjgRwBYAfWb36z6xjuxLRvVYvfzERXUdE1da+aqs8K4hoPoBjfMrfFcC1AC5k5meYeQMzNzDzC8z8O+uYB4joOuGcA4noG+H/QiK6jIimAdhARK0U27YmoqeJqM66T78S0riaiJ4kooeIaB0RzSSiWmvfw8gLrBese3BpxMdlaMYY4WBojuwJYA6AngBuBHAvEZH7ICI6AfmG/iQAvQC8B+Bxa19nAOMBvAJgawDbAXiDmV9Bvkf/b2buxMy7WMk9AKDROm5XAIcDsIXQzwAca22vBXCyT9n3BtAOwLMRrlvkNOSFUDdmbnRvA5AD8AKAzwD0B3AIgIuJ6AghjeMBPGEd/zyAOwCAmc8A8DWA46x7cGPMshqaIUY4GJojXzHz3czcBOBBAP2QN8+4uQDAn5h5ttWA3gBglKU9HAtgKTPfzMybmXkdM0+UZUZEfQAcDeBiq6e/HMAtAE61DjkFwK3MvIiZVwH4k0/ZtwKwQmjQo/I3K79Nim17AOjFzNcy8xZmng/gbqHMADCBmV+y7uPDAHaBwWBhbJOG5shS+wczb7SUhk6S4wYCuI2Ibha2EfI96W0AzNPMbyCA1gCWCApKFYBF1u+thd8A8JVPWisB9CSiVjEFxKKAbQMBbE1Eq4Vt1chrTzZLhd8bAbRLoFyGCsEIB0MlswjA9cz8qHuHpT2c6j0FAOAOVbwIQD2AnoqGcwnywsZmW58yfWil9X0ATymO2QCgg/C/r0YZ3dsWAVjAzEN9yuKHCdfcwjFmJUMlcyeAy4loBFAYVP6hte9FAP2I6GIiaktEnYloT2vfMgA1RFQFAMy8BMBrAG4moi5EVEVEQ4joe9bxTwL4FRENIKLuAMaoCsTMawD8AcDfiej7RNSBiFoT0VFEZNv2pwI4moh6EFFfABdHuPZJANZZg9TtrUHznYhoD83zlwEYHCFfQ4VghIOhYmHmZwH8GcATRLQWwAwAR1n71gE4DMBxyJtXvgRwkHXqf6zvlUT0ifX7JwDaAJgF4Dvke/39rH13A3gV+cHfTwA8E1CumwH8FsBVAOqQ7+VfBOC/1iEPW2ktRF4o/TvCtTchP64yCsACACsA3AOgq2YSfwJwFRGtJqJLwuZvaP6QWezHUEkQ0bsA7mHmh7Iui8HQnDGag6FiIKIOyJtCFmRdFoOhuWOEg6EiIKLeyJuH3gEwIePiGAzNHmNWMhgMBoMHozkYDAaDwUNFzHPo2bMn19TUZF0Mg8FgaFZMmTJlBTP3ku2rCOFQU1ODyZMnZ10Mg8FgaFYQkXI2vzErGQwGg8GDEQ4Gg8Fg8GCEg8FgMBg8GOFgMBgMBg9GOBgMBoPBQ+rCgYjuI6LlRDRD2PYXIvqciKYR0bNE1M3aXkNEm4hoqvW5M+3yGQwGg8FLKTSHBwAc6dr2OoCdmHkkgC8AXC7sm8fMo6zPBSUon8FgMBhcpC4cmPldAKtc214TFk35CMCAtMthMKQBM+M/kxehvrEp66IYDIlSDmMOPwXwsvB/EBF9SkTvENH+qpOI6DwimkxEk+vq6tIvpcEg4fVZy/C7p6bhr699kXVRDIZEyVQ4ENGVABoB2Ms4LgGwLTPvivxiKI8RURfZucx8FzPXMnNtr17S2d8GQ+qs3ZxXgOvW1WdcEoMhWTITDkR0FvIrVf0PW6FhmbmemVdav6cgvwD89lmV0WAIgrIugMGQEpkIByI6EsClAI5n5o3C9l5EVG39HgxgKID5WZTRYAiDCXxvqDRSD7xHRI8DOBBATyL6BsAfkfdOagvgdSICgI8sz6QDAFxLRA0AcgAuYOZV0oQNhjKAjOpgqFBSFw7MfJpk872KY58G8HS6JTIYkscsmmWoNMrBW8lgaLYYzcFQqRjhYPBlc0MTPpy3MutilD1GbzBUGkY4GHz5w3MzcNrdH2Fe3fqsi1KWkPFXMlQoRjgYfJmzdB0AYO2mhoxLYjAYSokRDgZfbHMJGeO6L2Y82lBpGOFg0MKIBjlGZhoqFSMcDIYEMIqDodIwwsHgi20uKfce8jffbcTsJWuzLobBUDEY4WDwha0+cbl75ez357dw1G3vZZZ/VpPg1mxqwA/v/ACLVm0MPthgCIERDgZDDLIeqH9p+hJ8vPA7/P2tuZmWw1B5GOFQxpx614e4571s4w4aLxw9zG0yVBpGOJQxH81fhevGzc60DM1lzCEryuW2GCFuSBojHAyGZky5CKdKhJmxob4x+MAKxQgHgy+mQ9o8YPOkEueRj77CiD++2mIH+41wMPhie+EYs1IAGbXN5rmkx6szlwEAFq7ckHFJssEIB4MW5e7KmhV245x1z70ljTlsacxh7eb0Y31l/UyzxggHgyEGWQvNrPPPgrMfmISRV79Wsvxa4j0GjHAwaGLMF/60pJ571rw/16wvUgqMcDD4Yho9f8pFaJrHZEia1IUDEd1HRMuJaIawrQcRvU5EX1rf3YV9lxPRXCKaQ0RHpF0+gz+F8Bll0giWK5kJUfNcDClRCs3hAQBHuraNAfAGMw8F8Ib1H0Q0HMCpAEZY5/yDiKpLUEZDAC3V7ipjxfr6ohdXxmUxpM/Mb9dkXYRMSF04MPO7AFa5Np8A4EHr94MAvi9sf4KZ65l5AYC5AEanXUaDQZd5detRe914PPDBQsf2lu7ZUsn86eXPsaYFroSY1ZhDH2ZeYv1eCqCP9bs/gEXCcd9Y2zwQ0XlENJmIJtfV1aVX0haOCZ9RpL6xCYfc/A4A4N0v8nWuXO6LGRtKl80NTVkXoeRkPiDNef08dNVm5ruYuZaZa3v16pVCyZJl7vL12Lil+U3FLywTmmkpyoO6dfWF31lHY7Upj1IYKpGshMMyIuoHANb3cmv7YgDbCMcNsLY1a3I5xqF/fQfnPTQl66JExnRMy7t3bsxa6VLOzz4tshIOzwM40/p9JoDnhO2nElFbIhoEYCiASRmUL1HsejVh7opMyxGFrBaxSZv/uecjnPvg5Mjnu3vsWd2mctFgKpEKrfralMKV9XEAHwLYgYi+IaJzAIwFcBgRfQngUOs/mHkmgCcBzALwCoALmbnZG/uacwNrl7wZX4KU9+euxPjZy9DYlMMH88IL7WKbnP+R+e3JsABfrdyAQ//6Dlasrw8+2NBsKIW30mnM3I+ZWzPzAGa+l5lXMvMhzDyUmQ9l5lXC8dcz8xBm3oGZX067fEmTyzHunbAAm7YUZVrmDUcCVKrZ4rY3vsTpd0/EpAVuh7og8kLBdNyBe95bgLnL1+Ol6UuCD26mlEv9X71xCyYvDFtXo5H5gHSl8erMpfi/F2fhz698XtjWrHvdzbnsGny5bD0AYGXMXm9mZqVssjVkxOl3T8TJd35YkryMcEiYDZbGsFbwiy6XXkcUKtWsZJMrhCQP18zah5dL41wOj6dS60g5MWvJWgClMVUb4WDQolJf/Jx1XVWxW/kKvUEaqOTqC599i/XNeCU1sc6XW/0vRXmMcEgY2XtSbhUrDM15MF0Hjqo52N9m0EHK50vX4pePf4rLnpqWdVEqktE3jMfSNZtTzcMIh5SI26SWW6PcnE1jfthXFVdzyM6VNZ1073xnHg6+6e3I52+oz5tXv12zKaESJUfduno0NOVCnVNutX/F+i0Yl7IDgBEOCSN7WaM0HOUiG1rKmENVcx9zSPgBjX35c8xf4Vwe87GJX+O28V8Gnrto1UZssMxJn369OnRDnCabG5qwx/XjccUz07MuSmzS7kAa4ZAS4oOL0usul7a4UoWCjT3mELYHXi5Raktp1bri2em4ZfwXgcftf+Nb+Ml9xbmrt785N81ihaK+IS+oXpm5NNR55abJlwIjHEpANM2h5VXGLAgz5lDOj2Tp2nTtz3EQY1IlSZR3pLA+SYhj83mFzsrBA+8vQM2YcWhMUItKuz4a4aCgoSmXWAMdJRXVOY1NOVzx7HQsWrUxTpFClCNfknJuGGvGjIt8rn1dOmMOYmPhliXZrfWTL8hH80szMSoKUbSbDfWNWBIwXhHHXBvWkSBu/b/x1TkAgC0JCoecMSuVnuVrN2PolS/j4Y++Cn2ufMxB/yGur2/EQx8uVFbGT75ejccmfo3fPjnVk8dNr87B50vXhihtMLpF/8/kRZizdF2kPCYtWFUIgV1qwow5yO6FfZrR9NT3IMpg/w/v/BB7/+lN//zCJ1uMMhyyTGk7ZNStqw9dh9KucUY4SPja6pU/N/XbyGmw4jcArNnUgDvfmSetDNc8PxN/eG4mJswN11hu3NKEO96aix/+U2/25H8mL8LydfqmiKCX43dPTcMRt76rnZ7IKf/60GGjjkPYF6w4CU4jbeF3YUC6PIYeMiXoFkQZn7Ene/kRyawUojMgljuXUEssK/LnS9dij+vH49GJX8dOK0mMcJAQ557LXgT3Q/zjczMw9uXP8e6X3oBvKzdsAQBsbginftp1vSEXfN7ydZvxu6emSaOSrt3cgHvem+958ZpLxzjsS1wYkNZowPzU+MzMSgkKp18+/mksE52K+BMM5YS950vXbBaet5eJ81eiZsw4qTkrKc1QVofmLc97hYUNAJm2NmOEgw/Tv4m+dqxfXVq3Oe/m19DobcgLPdmQ+dmNm04dbmzKH7R8bT2WrtnsWCP39/+dgevGzcYrM5Zqp1dOhFbNCz1JnWOLv+37XS5eS0nwwmfRNWU/0pooGOZRz16yFnv96Q08aC3vKivSI1bP3Q7C6BiQjlxKJ7LOS9RGPjPNgYimaXzeSLd42ZLY4FGIhxjVtTJMVmLae499A8f8bULh/ypLc/n5o59g7WYxPlTzIKzmUBiQ1ureOqSDNB1dmnKMW17/Qmtt4i2NudiBAbPEXZef/+zbRGb3hmlUF1pzNuw1VWQCy94ie5ZxNYdi2t50CoPkZdbRaOWzrxrA0T77CfnFeQwBuCuxXzXLFVq3aBUlTCVmsOdFaBJaV0fwwGaiQoTthYXR1HIy2RDiMb3zRR2en/otflg7AE9OXoRnPlmMJWs24caTd/E97+J/f4qXpi/FwrHH6GdWRoiN3uaGJvzq8U8xuGdHvHnJgYHnMrNS84jjIh727Ypb/e1r8O28hCxULqmBEAV+wuF8ZvZ11yGiXyRcnrJAfEZ+lVN6bogZ0rJjgwZIVY203SjGrS9NrgSai1CwCVvcMPfLL22dZM60Bt2f/uSbwrZNGmNLL023TXzh6mK5ICpl9j1cvFovrEZTjtGqOrlrbvJ5iAXPM8nTTM6slFzamXkrMfME2XYi2oaIfud3TCURtW3081bySzvqmIOdVtzGXKy8RFQMnxEr1dIR9vLt+6VzmnOeQ+kb6STl9EE3vY1T/hV9XYBcjvGLR6doLZIk3qpiA6xHo4/0jnI/bH8N0Vvpjje/xJ3vzPM1KyU1pyBsOms2NTjMuyJ/ff0LvPdlei7gWgPSRNSLiH5BRO8BeBtAn9RKVAboNOyh0gtRIYpjDiEn6bi+/fCzbbo1h0L6IW/Et6s3YXND6Vd4DW9Wss7TOE3DESxVZA2LWE/C1LMFKzZg0oJVWmMeMtZtbsRL05fi3Ac/DjxW5jaqW1ZVfQSiDeTKNPObXvsCY1/+3PPOpRGy2y8d2Vu5yzWvYeTVrynPGfN0ejGi/AakOxPRmUT0KoBJAIYAGGQt4XlJaiUqM6L2GJgZi1dvwuLVmxxVuG5dPd78fDmA+BPm5PnGO7aJg4/RYZ+xb+KCR6ZEOzkG4c1KxROacow3Zi8LNN0BQsjusAWMQY7zM4dP+deHmLt8vWd/lGd1w7jZvvt17kUgUvOp3ql+ZqBImkPEQItZaQ5BpGn29dMclgP4KYDrAAxm5v8FsCW1kpQpqnu/Yn19IfKkin3Hvol9x77pSOO+9xf4nlPsyUZzyYyLOMjl6keFTuPtOaWf9Rz25RPv9z3vzcc5D07Gq4qgbA5XVo+3UvqGtxwz3vuyDpMWrMKNwjK0Nn4NqYrNjf7aXVCSOhpulUO7sb81NQd3b0Usm1YKTnSEktxbKUJmmvnHqTtpjkn7CYfLAbQF8A8AlxPRkCQzJqIdiGiq8FlLRBcT0dVEtFjY7ucxlTqqHlLtdeNx3O16Qy6yHqeKKV99B8BfnZbnoY/dgMrOcdt4o8RWitJIiaxYX4+aMeMi2VPD5iyOOSyw3B1XbZCbWpzzHJIhlHeZRDiJ5YjSKw06Jcx4mQrpAlia5/qPOUQ3K8kojDmETjVE/sL1NDTlHHNLooxjpRlfyW9A+lZm3gvACdam/wLYmoguI6Lt42bMzHOYeRQzjwKwO4CNAJ61dt9i72Pml+LmFQe/e++Odw8oHrBPj1NF2AY2lDnJZ5/bPS5K3Qsr2NxM+2Y1AOC+Cf5algyd8jrCqQtjDva8ltYK75g0vVh0yLHX9dixP8KYSFDjEtQAi/VZdaRDcwjZ2fAfcwiPXb+rZC2fT5yspM1Ki1ZtxNArX8YvH/8Ur81cJmYfijTrX+CANDPPZ+YbmHlnALUAugBIusE+BMC8INfZUpFEPYg7qC2+FK/M8K745Deo/JP7JuFbH1dBP/9oUSjpvPgy7N6ee17ZfRMWYMgV6cr6oMZs+jdrHKp4UYtiNFgmjDat5K+Fn8wrhcev49nYM7SFexzUgK1cX491Ls+XoGIrNQfht90h0nHZ1rlP46YV63ujj8SL1HEpeAPKJsFZ12GnHzMvGXYdemP2ssK2DVuir7Od1ZiDAyLqAuBbADcDGJ1wOU4F8Ljw/yJrBvZ9RNRdUZ7ziGgyEU2uq0vPth323getIa07C1IUDhc88knwCUIe735Rp7VilwyP5mB/hzErWY1stUs6XPviLDTlONXJO37lfHvOchx3xwQ8/OHCwrZCg8rFcCatq+WvBTsEZ0ifzATgnH92I/74Kp4R5lC42f268djvz285to2btsTXpTVI4OjUZodHlcbxFz5WrO++WmgY05ZVhKIrq/oYGUlrDuKM/LaKzogOaXZKAktFROcT0VIA0wBMsT7eiG0RIaI2AI4H8B9r0z+R94waBWAJ8sLIAzPfxcy1zFzbq1evpIrjzSfq2y+cFsWl08/WKs/OebxfZS70liWHuM1ZUSqf3dtzm9jCBAeMil9x59flzYBzlhU9fQTZUFjOUikcfNKeMHcFvl6Z7hobollJ1ZD99XX/ldpkrqt+cxWSaHzijM8k5cpqX0fRlTWaq3gUmNkTPkPMvV3raqtM4dPOZMxB4BIAOzFzDTMPsj6DEyzDUQA+YeZlAMDMy5i5iZlzAO5G8lpKKKLee1EdrhcC7MkmBMkIPSDtOjysC6BdaRsV3iF+6qt7n132atcF2v/jjkn44fey2PnKzGVBYw6PT/oaPxOi2BYHL4v5HXmbOmS5aCqJSo65kJ96Bn3sbLRQurhKtju9lcIV0Fc4RLjWgnD1PSiZvADgzc+XYdDlL2Gd5dkom8fUrlV1tMSRnbeSzTzkB4vT4jQIJiUi6ifsOxHAjBTzDiTqvRcFQpSJZeE1B/207QZ0hRDMzS6j2Lg6JgH55e3aqRpzsBsJ1bUlYT9lzi+YtEUS8bZJ0mtzjjnkrN9eLn9meiGcuicRi41b1Bri9eNmBZY9iByLjVt6UWFlA/aysgDeHrjs+KhjV0CAt1LItACh0yQzKxXS9aYctW7ag802skl4tokpx8BJ/3gfb37uPMdGFko8Tc3BL7aSzeUAPiCiiQAKrQkz/ypu5kTUEcBhAM4XNt9IRKOQf/YLXftKjm6lmPLVdxjQvX3hoYsCQfzt9yqLecW1y4f18rAPF89j5dH+6dlpuCOdFu6NpZ0sWbPJMZkrx0DcMDoMxk5/fBV7DuqBf5+/t7RcskFcZhQGpHWeeZgQ6UB4YS/DUa4UZ985OwUKQa7c7kUWW0kXf80h/D31C7xXXNVPcl7onOTYBgVRqD8+KR8qfEN9Iz75ejV+/cRUTL/6CHyxzLmyomxlvDQ1RR3h8C8AbwKYDiBRYzEzbwCwlWvbGUnmERfdd/oH//wAHdtU488njwTgfGgqE493IlXxd2jNwZWH3ejVNzbhjjfn4hcHbof2baqlx4rHi9myYONWVcIz75uEjm2danFRc3CZlaqcmsOxf5vg6I035dgziB0Wu5wTJXb0gnAAeY4XxxyemLQIBw9LNkKMUnsMkUaOSzP+LfZGVdVQ1QGX1a04cah0NIedr34VP9htAK4+fkRgesUOgtpbSUbUzpo7G7/Amu5Nh98SvLJimt5KOsKhkZl/m1oJyh3JvVdVlA1bmgoVzB2WoYDPi5LT0BxUVcG93U7rkY++xu1vzkUVEX5zWH56iqw+FfNWmZXkOb8jWfu5yeoeqcxK9v1wmGngbUCjVHsdU52sJ8vMBVPUa7Pyav2cpevQp0tbdOvQxpOWXy9TRkMCa4M0NOXwq8c/zefvKkeSuDsIMlTXLdvsKGNozSHYlXXd5kY88MFCX+Hg1uj9+iCyIgYVO5djXPPCTJy97yDU9OxYyOvxSYucx/loLn6Z/ebfU70bkf2Yw1uW22g/Iuphf9IrUnnBYDTl2OHloTNBzaE5aD5B8TBVj0llY3Rvtt8pu8GzPaamf7NGWv7AMoaohHbZ3VqA/YKqfNfjzqwG/D1Ycj69RoZ3cacjbn0Xx90hnwXfGNDYf7lsnSO8ShSz0ozFazB+1rLCfVu4sjjpMumosOK8GMe4k+J4VQ9YOuYgamoRAyPKiOJJ6B6zEbGv5fJnpnuer/u6asaMw63ji55hx90xAQ9++BV+/mjRDfdpiVuxfT2y2E7O+SDODJ/9dLHn+Hx66UkHHeFwOqxxB6TgylruMAP/9+Is7HLNa9hoTVbRaexVmoPfK+1U50N0zXzSsttnRt5l8bg7JuDudxdIjveWkCOaMWyPJ3cDZgsL1f3zi6Oji9+jUZm7AAAs99RatEo+mfC/U9VLauZyjMNueRfnPVx8TaIIh2Nvn4BzH5K/aoS8oA+K76XLTx8oRld1aIwhq6GswY4z5uB7fIi0vK6s3mPEbatcWq1Mg7pVmEs089u1nuM2SRwU/PLXue+ec/QOi0SgWYmZB6WYf9nzr3fn479T81L7vS9X4PDhfQIWmmfru4hDOPips6Lm4Gqovl29CWfcOxEXfE8e4ko1z8FuCHM5xrK1+aUZP/36O8/5MjNWfqU47/UEUdAcFK6sqobSrTnIbtXmhia0qa5SLuvpZ4O1TRTiNIbi9XEk048sN/vefzhvpZB3AlqRkERDU06q1US1QdvrmgNujzWFBhtixcI4So6vC7XG+bkc4xOhvtvF/nzpOqzZ1ICu7VtLz2t0DfBEuauyKloYEJfcFPu+r6tvxNK1esuoZjJDmoh2CzpZ55jmzp3vzMPqjXmT0vkPT8F/pnyj5XstPrQmx8umzkts4N0N5ROTvsa8ug3498d5G+akhavwndi7cZuVbPWZiv/bW5NtZC6XMpNOlJ4MIDbCbrNSgOYQ0IBuqG/EsN+/gptfn6M8xm9+XVNhdqx3xm7eWykZf4tCsynkk4hwEH7rmhOYGR/MXRHYiIixhlTuzHr5SdIOOUNaJG7Ikoc+XIiT7/wQb81ZbqVXPKlunbsBVj8vVV6vzFiKyQvlkwjlAsCdk5CH8HufsV7PJBlZjTncT0TdxXEG9wfAvekVLRtyOcbsJWuV++csXaflJurUAoqNjlg5f/qA02TgiPnjykOWpTgb1r3bPROUwYWZmBslsVxk6i670mVm3PTqHMxd7nSxc2NrPe7gZrasiDLRDijO7n16StH++vosp0+4e9xATNsOl+5cIKf4XS+ZGxGE/4LxwaxaHxwF3z271rc8rv+PTPwap98zsbDUqIo1G4tjao4BacXxqvoSWL6Q0obBmPLVKvxZEqJcZ8xhnjUr3jYPOoWq+gm5tVuVML7gkSk4+c5i+BGxbsk872YvWZufMR1gVtIlqzGHriiOMag+0ZaRKmP+9e58/PH5mcr9WxpzWr7X4kM7R5hZ63eueI4qdLaIX0Cz4sBXcX/b1vnHvXazVziMvv4NPD3FOYDmcGUF47uNDbjjrbk4/e6JymsARI+QcGMOumPi4jv3M5dNXuz9i5OGPvl6deG3TN1/f96K0JqDyqMsaB1wkQ/nrww+yCKKJrfQihzsF4gRcNYJ5yQ4lSAv/g4KrBdHcwADP/jnh/jn2/M8z8ed16MTv/KcXl2YYJY/2M/EK/53e0klZVb6w3Mz8dH8VfLV8SLkkaJs8A3ZXcPMg4WQGbJPpqEt0mDG4jW+++sbm7S8alQNnfvchz5ciN8+ORXTvlkNFuqjp3IGvHSe/As+/XZ5gst8/wcLnHlCsMlzMQ1bcKkaDtWYQ3GGtLwR1g0f7eepI2ole//pTXzzXX5yf70Q38rZM87/uf/9hdjcEE44NHHkyFuREBtHVb6qOxPG7h9Kc3Btl92Rr1dtlGqrX63cgHclrtDO9Irm0NUb/SPKXvmsN5hC0axqd9qEfe5jhd+6moMfqnkTW5pyqawCmTTRwwG2UII1B+tbsd/d2/zDczPxzCeLcfwd79mDOcwAACAASURBVPtqDrIsRbVVOSAt9Jz+9c58ZbmBfOPtcElneb72MU9/4nWvqxkzDk9Ozo+L2C+A7bUhmz0uK7MKe/fi1Zswv867TCbgNSstW5uf1C+mLApepTeOxosadB1RIvDKsIXhU4Jmp+tFFNdUoXSdVpwrO/yBDxbi7Ps/9uw/+OZ38JP7JgWWpVuH/KDxdxuDPYjcFBwyZPXY1UI/OvHrwu/GJna+U5r3UUxx/Gx5GIzWSmcKvTzcyARvEhjh4Cbgfa4PEA7FcAzyY/wsF36T4MK6CLrHHGYsXqusrMX0vP1AcdW4XzzqDB1+yX8+k6bzohVkbl7dBjw28Wvs+IdXMOHLFZ4Z0m6CXg5x/9UvyGMVqUxD4rniIaosdd2VZWUO+5IHRe21n8prs/yfX1I4BEKA8Fy+rt5Rr1SXbs9YdzhdaNxjZhQ8ilaudwsH/3PfmL2s4KkkE3J+r7p3Qqb+Q7XHb1TPq4lZYVaKJh2uVbwLcTHCIST1jTmHR0zeLi/aaPPfqh6Xfyjt4m/PmENIW67bK0InbHgrV49GNCUxcyG0MxGkge1kXPHsdADAR/NXemZIuwnUHISrVM1wlZVr1LWvOTyc/Gbd2jRozLmQXcbVz88s2vc1TTlRQrqrmmH3LYwzUUydi/MY1VwQXfzqEqO43kF9wHrXbs55cDI+tcaaZONDRPAsfmTjNn3qRpmftWQtdrn2NXwwb4XymBzLzXxRI9mLATSTRGc9hzd0tlUKQe/zlsacY9xgS1NOaqNVtXO68elFFRcA7nrXaxJS+foDxZchqEH2S4+hHjtZukbPD7uYVtFDQ1dzeGtOHcbPWoaaMeOwbnOD4xqqifDsp94ZqDKPo9UbGwqNhDt/1XPSEX758jgTeOCDhRg/e7l2GgCwOZKXVOhTIqUt14zYJ+ZSkPrn3fSJZN6NmF7hnfJP2Re5eZRwhWScAvB61In/dMxZYn1zc+Z9kzzjJ/k8ol5hCjFU4D/PoZ3lrtrT5dJaA6B/KqXJgF2vfQ1X+3gnuWloyjl6nvWNOal3h+6AtEjYF95pVvIfQNOZoVtN5OjRLP5uU6GBc55NWBzg/eLm4Q+/Kiy2o+q5yzSHv789FwDwxbJ1jv1VVYS7JDO9dRpkZz7y+1LfFNxLVXkriauxLdOYzLRG0lAEoezRe55U+IYjaMwhPz8s3FiErZXK9p9610cYrzDBMAvvhVsrCvG+qLTSJYp67O5M/Xfq4sI2nXyDPN9kAjGqwE8jvhbgrzmcj7y76jA43VefA3BHOsUpPd9tbMADHyws/A+KWZNjdtistzSqNAeF6UTTlVUH0RtI5cpqCyO/tXgL6bk0h7OFkAruF3N9yLANoqukqgEvmsKK5ejYJj+Jf/XGBodWUEXyF9BtepA9TrFXGEtzUJz8pRCGPMiFFACO/tt7vvtjzTCWNMdPTVEvJQoEx1ZiZqUJRHU/7bql2n/uQ5NRt85rHmEUB4Zz7FxiNkxPWz4gre40Neac40njpi3B/dY8GZ1cbw1YptftyaebroyUZIM6fAYz3wbgNiL6JTPfnlL+ZccLn6lj5gDAxwu/c6xBUN+Ykw7gRTErhZ3t6CfIcsxYumZzoXFSTTwT8TNTuYnjdnfBI59g4FYdtNK0J+6d8+BkdGpbrK7VVSQNfudu1GVp6pjYtDSQnHxA2nFMSuYf1f0XBetd784rzKgX64rKkcBGFMLMjHe/qMOL04rvhZ/moNqsE4r96L+9hxcu2s+ZnKA5MAObhPGZMFVQNbFV1SGT1ZHl6+rx308XF+pkHGT3I+o7lZbmoBNb6XYi2gdAjXg8Mz+UTpHKn2mLi/bELY05RyUVVxaT4WdW0okZLx7hO8+BGXv9qTg0pDPA6rfQjng9RPEbva8k6y3baYp52RP3AKe2UkUkvSa3K6tMKDrGHBTl05ktrTPf5cpnp+PSI3cIPC4sOmalG17yzirW4ZUZxdnUzPC4m+ZjbknyZlbW+41bmvD2nOXYoW/nwrY9B/VwrLtRt64ev3zc6RHn7ndtENw248pdZvXYWWPOO4s5l2NcrAidHRZZRyzqO5XGaoCA3oD0wwBuArAfgD2sT20qpcmQ68fN0pbc4sNYumYzVgn+13YKqgftJwDs7Hfu31V5jNiw3TL+i0LYYI9ZydW2RTErycombAlMLyyyXpztqeKmuoqkZiW3/V7WA3Ssdqd45pc+Nc23rIDdg/bn86XrYrsayl7+0FpmiGODtEzHOIBkn4qz7v/YsV+2INP6eqdZUHQXzjFjQ72oOcSrgy9M+xbLJaYsQD4ulmSNl5qVmpvmgLwgGM7lNn0vYe5+bwHO3KdG61jxYZx290eOfcGurOp07XOOGdkP0xUztRtcPdpbx3+Jiw/dXjkJTnWejPwkOI0om0jHXCL3RZeXJ685eK/pZiHeFCC3KYuCUnUZ4v1XDS7qrg4WdvDeQ4iXX/WWXvuivoAKGpAWXZzDEvYs8XhmZxhsRjwBIRNONp98vdrrFhyzzvft0q4QbVVqVoqYrp8FIQ468xxmAOibSu5lRthBVhm2qUE55uA7zyG/T9arsJFpAF8uW4fv/eVt33LpmJVem7VMGSpYNckuSWRJqjybqoi0xlHkCxv55+nmecXaDU0aYw6A3r33Qzb+EdQoPvKRN86QLrJ5O479PkPBcWuFZxqmoJ0xs0vr85ZPFqBPhd89vOvd+Zj8ldOjKG6dFwWCdJ5DmY1I62gOPQHMIqJJAAo6GDMfHzdzIloIYB2AJuSXI6213Gf/jfwYx0IApzCz2hE6QWYsVkdjFfGdWWm1PFG8lew9fh0BWUMTFHETUEcr1cWdaxp6pOzlU7Wr1VV61yQTIM7wGRoCRnP9iXJg+bp61IwZFysN8boOvOltz/6cQnN4Y/Zy3DdhgW/a4Xv6zjVFGhydBfaU459vz8NlRw7TSjlsYx/XeNJKGNSTasRRzUpRCxSAjnC4OqW8bQ5iZnE64RgAbzDzWCIaY/2/LOUyAAj24rDxa7xtM4ZynoNGRFc/27/MxFGK8G+21wtgD0inMeaQvz+zlxRDgvtpDlqDxpLzdQakdcjl/PrQ0bnnvfm4btxs32PSlEuB0XFZrjHpRJgNW26HmzgDJ/3jA8f/OLchbFni3vI2wipTsjbks2/8g36qSHrJWJtAsxIzv4N8D7619ftjAJ/4nhSPEwA8aP1+EMD3U8wrEn52+cJEGUVV0gmf4Q5jISITDkE+1UngjsuUlubw19fn4C+viqEu4mUkUy5CL2ajeBxJag5rNjbgtLs+wrerN+FfktnwpSRI8Oc4fi9ahUxDtbNauaHec6yO44CKsB2cuB2iNgrnirikpTnoeCv9DMBTAP5lbeoP4L8J5c8AXiOiKUR0nrWtDzMvsX4vBdBHUa7ziGgyEU2uq/MP+5s0OpqDKvyzTtA+v/kGce3XSUCgVHrMzOwJOxBXOMjGaERTk3uc6bhdttZOW3fMQYfnPluMD+evxD/enouObYL96NPUFoOu6dUZS0ugq+YRJ8H94TlnJIPGJsazn3ojA+sSNpZR3GctCockVga0yWKGtM2FAPYFsBYAmPlLAL0Tyn8/Zt4NwFEALiSiA8SdloeU9C4y813MXMvMtb169UqoOHr4PQt7TEE22xMAvvlO7bliV1a/AWndeD1pEzVImB8LVmzEB/Ocpom4wjDIldVN1/ZeS6vqaSTZeW5lLZvX2MSJTLKKQ5AX1qVPT4sYLDCCKcfn+KCZ5UGE1xxiZYfWglkpSbNsZpoDgHpmLjjyE1ErJOTyy8yLre/lAJ4FMBrAMiLqZ+XVD8DyJPJS5B/tPJ99QTGMxNAKbnQ0hyQ8quKS1pjDA67FhgC1MHxCGAPxQzYg7fZCEeneoQ126t9FK+2mXHL9d3uwsqHJO8gqI8sxB0AvVpeMsHdMFRY9CcLX4XgFaZua5pCdK+s7RHQFgPZEdBiA/wB4IW7GRNSRiDrbvwEcjrzb7PMAzrQOOxP5WE6pELXS3f7mXOW+OA/dXuZQpTnomBtKRanMCnG9rC59OpxNmojQt0t7x7bfKezaSY45tK62o+fmUO1efFtCusIhOPE/vxxt9nWUcn+1yjubPgnCFiWuttymAjWHMQDqAExHPhjfSwCuSiDvPgAmENFnACYBGMfMrwAYC+AwIvoSwKHW/1RIo/cbtUcFAI9PyveGVd5KPTu3jZx20qQxIClLstRmNIJ6rQg3upPgdLAFQkOOsf/QnoHHpzvmEJz250vXBR4jw+1QERRzae7y9anVgbDPL257IZqVktQcMpnnQETVAB5k5h8DuDvJjJl5PoBdJNtXAjgkybxUpOGnrrOQTBAqs1LPTm2lMYlKzZI1mwuCLElkjyPsAi9xqSLSfnHzA9LJ1CF76chPv/oO/bu1Dzg6Xc3hwQ+jT6ALwu1+HNSu+Y3RxSVs+xz3lrd2mJViJiaQyQxpZm4C0IuI2qSSe8ak8YLF0RxsVGalLu10pqXkSUMrEpm6SL2YSVRkJS655kDAu1/qeb8l2bmwe9DfrtmMiTrzBRLLubR4hIOrqpcySk/YdyQo1HkQzc2spNPaLATwPhE9D2CDvZGZ/5pSmUpGGg3oJz4rQOmiUrXDeLHohJYoN2QNg85EtySpIrsnVtpBYXH27IIVG3yOtPNufs8XkKy3Aee9dl9WWg0fkF44dRWiK2sSnUibLAPvfWt9qgB0Dji2WZFG5fgsgR61SjiEmUTTkIavaQaUWjgQkdbaA0CyduNWwiC0uDCSimYqG7yaoDsstuvCvhMiHieNao2HtGgjdACijFe1a10lnT+VVshunTGHTsz8u1Ryz5i0TS9RqVbIgG7tW2un0dQsNQfvtlUb0mscZBDp23CbEnSzDGs3znouRFSCxhzcprq35pR2gmuaxB2Q/t0Rw/B/kui6mUyCs8Ycdksn6+zhMu1cyxqK676/U6gGodQqc6VAoEy8lYK8j4b06ojegrdaot4uJSR4zCF+Huc++LHjf7vW6YStCItjhnSEC1VVyyzNSlOt8Yb/wDnm8Ew6RSod5as5eJ92FZGj5xFEuV5buVNF/u6Vw/p2LrhxNiUYeG/8rGW++7u2b42tOrYtLE5TjhFhdah3zax2d4SSEHrjZzvnzablzRMWUThE6Vioq2V2k+B6AFgJ4GAAx1mfY1MpTYkp1wZULhwQUjgkWaLSUIroskEEmZWOGFFc2iTJ+qPjPnrO/oOKeTfHBww4Iu4CErNSCtdVHqLBZVaKojko6mVmsZWY+WzJ56fpFKe0lOv71UYiBKqqyOHREkyZXpzFESO88RRV70vrUNcdj6qAAWnxRWzKlXZg+IgRfbFw7DHo3LZV2XZsRN783+95tt33vjNEirvBs6+rX9d2iZWjXDSHuOEzVJeRmSsrEd0PSUtTCQKiXN0BW8mEA5FUaKgo00sr0LaVd/xE1eC1rq5CQ1PpJsPpeivJyltdFTyJ7nvb98I7X8QYaCX1IkhZc9ROffHyjPziUx3bBlut3XfadvFMdMC9PGSDIxR/JOGg2p5hVNYXAYyzPm8A6AJAHT2uGVGumoOsp5w3K+nXAlnDNbqmB278wUjHtkuP3CF8AROgrcQtVxWBNa04+DKqiHx7mqLboEo4BKErfBz5CmWqIipbs5J467R67G5X1hSuq1w0h+qYwkElBTJbQ5qZnxY+jwI4BcCIVEpTYsp1UE9qViJyTL8PQnZlA7fqgFP22MaxbUD3DmGLlwiyBl81G1omSNKCCNCIewcg/4Lf9oZzoSW/hZpsIsgGB0Tl663kFGIax7v+J/VOikImTdmw56Ae2seKYXHm1YXvXys1h9Ap6RHlrRsKYGDSBcmCcu19yXqWREBr3VYLcrOSLF2/tSPSRDa4LlvlDii95uCHuHvOsnWeWFc6WkHcnh4h2cHwJKP9Vrk0HDdbdXRG4nGPOdjzc8LeocE9Ozr+izOQ06zhnUOEtBHvx4r14efvKMccstIciGgdEa21P8iH6y7Jms5pU6aKg9IrqXWreGYlWUC/uL3YsPSwGgdZw6HSHMKMtcSFSL9etJWUqyTCgShR4fDXH41KLK2gK1vpmtTovl0FzcEnoaG9O3nzdR0vrgAY9n7f9ENPPFAlndvpT0yN+6qV2jymY1bqzMxdhM/2zPx0KQqXNuXq8ZHEPAeZXUmmJfgtLJQGtheKzPNqnWIho1YhNKa4EJG2cJApnjpmJT8B8tBPR8vLJfyuStislGQNEC9Na8jBddDGLcGOB7L7564jjTHMSifvPkD72LCaw90/qQ1XGIGyGZAmoiOI6GTJ9tOtRX+aPeUqHGQNDIWc5yBraMvBrGSXIcygbCmLGJSVuF8WPE1Lc/A5pmcnnTU7KFFniqTMEi9ctF/otKLY0YkIx47s59jmvqdi4Mm0zC5AOOFABNQO7B45L7Ura+nNStcAeEey/U0A16ZSmhJTpkMOUldWAsX295dqJCWOLGCvVdAnxMJFojp91TE7Jl4md166Ls6NkjESHS3HT7vQ622nE/J565hzC3Ye0NXRTOk0WlHs6MyMO07fDQ8KWpb7lRHNSu6UunXQNwUF0amtflpVRLE0ddX9zMKVtQMze5yxmXkpgI6S45sd5TrPQTkgHdP2rjJXlZJz9x+Mv5++G07cVV91F9vbtMtL5D99UMw+quawncRmLktftV02IK2zQFBQnmKDvHP/rhHTCvt8FA1eyDPdGrCoObjrzOgar4dRZ405GTLCeNJVVcUc41Ocm1Yz5ndl7YjIc8eIqDWA6DWxjChXzUGmIRDiCwdZwyprzAb1TE/2t6oiHDOyH6pDaEFOD5g0SiXmpf+yybyrdMYcztqnxid/+fl/PK7oPU7kXc84jsy0zxWF8LUnRPNWd5RDUwuS4fcIjtm5n+dcd4+8yWfMQVbnp19zhG85VYRxL6+iYHPgw+fIx5wA9e1Myzzud2XPALibiAotBRF1AnCnta/ZU65jDulpDpJtkrczzftiZ6fTiBbPEYRDytIhjP1WtqBS3Elwsj1HjOiDnYSevGwpU1UjO2LrLo7/MrOcfc2iYJLNYNch7OMJ+zSvPHpHXHjQdta5YqfBpTnk1JpDknWodch6HFVDsc8vJX6tzVUAlgH4ioimENEUAAsA1Fn7mj1ZCofzvzdYuU9ut5aPOdx/1h7aeVZL0pW9KKkKB4QfkBYPrSLCe5celHSxCuTNSnrXL1tQSee6wo45uAUWwTtZTNceLdNMelnjPzttXRRA4eJ4ydPXactUmpK49c4f71743bV9a2mddW+RjQcF5RmFMB22Ksq/bz06qldd9uucqKpNyTUHZm5k5jEAtgFwlvXZlpnHMHND3IyJaBsieouIZhHRTCL6tbX9aiJaTERTrc/RcfNSUYrF0v5y8kjs1L+LZ/veg7dSnhMmKmuYGDRSV1aZ5pDifbGzC+Ml5Z5YtU2P9GZ1h3FlFTWHE3ftDyCJ8Bk6g7j6g+bu5yvLe3i/Lnj2F/vgsiOHKc/TJexpOmMs+2y3lXS7iJ/m0Na1nkOScRxbVRPO3FtvTrBdxqiKi+rau3dQC5s46Mxz2MTM063PpgTzbgTwv8w8HMBeAC4kouHWvluYeZT1eSnBPB2Elbi/PHg73/3D+3mFwPCtu2BgD68NP2x8HVLMc2gTYmKcbBKdrONTioH6MKq9eGRJxhz8yiK8oaJpRzUwKYtd5Wce0L0+t1lJdZ57s7TXTcCu23Z3zESPEv/JnWPYQWUVHYQOkLJcrs2i4HaHiElacxhzlJ4HXbHo4TTH4lnynZnFVkoLZl7CzJ9Yv9cBmA2gfynLEPYF+NkBalMQAJwrxNu3IZD0gds9510GdMW9Z6onxhw8rLeVjnyguk21vuYgm80pq1hpioYo9dhhP057zEEYkJYJe5Fx05cUftvCwd1oD+ml9kyS5084/4DBjt6oxzRU5c1H1x4tn0Pj7dFGnf/i93hkXlrKNQoU4wmqhtD9bogmv6N26uvYl+iYQ3WVtju47D7bg+uFY3zPL/7eZUDRBJjWOihlsX4eEdUA2BXARGvTRUQ0jYjuIyLprBEiOo+IJhPR5Lq6aOGPdwrprhckoaXzE0g1v6Boez9kR+/aBjZ2L141IB0mpEantl5BIjUrhdAcbjhxZ63j2lu9v7ATdq45fgQ2CbNm03Zlzaefv/5ZIRagb6sw74UtLwG4/Ogd8ZvDtvc5xuv1opuLX6PvHPjXTBBAByE2k53EHjXdPQ3/Lw4cIskzOH0/r6RiGZwDvbbmcNJu/XHa6G0d+1Sy4VcHb4d9hqjNvbLZ662q/aP4OvMlx3ccxLag5K6sRLSb3yepAlgeUE8DuJiZ1wL4J4AhAEYBWALgZtl5zHwXM9cyc22vXr2SKo4vQR0OmTmGSF4ZVBXkzh87b62doigcxHKEGRCTDUjLBFcYF1/der51t3Zax7t7UmfuU4NNDaJwiJb/307bVblvjxpn/yPKy2bHf3I/j7AOZna9EBtW9zVKJ8Fp3ge/XrNDcwjRu377dwfipV/tbxUjf96xI7f2HCcdbFdkc8kROwjHFA9SCTd38EDbzdg26Z60W9Eoobq23x6+Ax772V7yAgFoLwlQ2LqqSlsw29kO6C7MBAghJ1RaVlqavl/Vvdn6/B35Hv1dAO62fv8ticytORNPA3jUXpOamZcxcxMz56z81I6/JSZI4tteCIdYpiD7HL95A+4HfuRO/eTHobjYj6ihhFsASM/1Mo2eCBUaPf/jZHMHxHg77vLq9sLcAkBEbNCriCK9bLZZyR1BNrTmQM5vANjc4Lwn1UQeN1pVLu5r8WvzqzQaYRm9O7fDcMtl1k4/x+wd75CkqdIkD9pB3uFTlb+Dy0XUNrvZWYrrmER1CZW9a62r8ysHimYeFfb1/1PwvgqDstQZeCsdxMwHAfgKwG5WL3135M0/c+NmTPkndC+A2cz8V2G72DqeCGBG3LyS4Pujtna8sHec7u2Jdm3fGgvHHoMf7yXYiwFceNB2eODsPfD6bw7wnBNUTQvPnYqqvhgNNIzmsFVHb8gK6ZhDiMqm28G0e0vtA7yrNjV4A69tlmxz5799H3/bvp85S5wLQAT86aSdPSGgxf0ybKHgtn1HHdgVn8u6zU7nwLatq7HFJUR1Gzy/8jhs+xHLbZdDpn0SEXbo09m1zT8dTxlVZiXbbGntLggHa3+r6ir07ZLXXsMIvkMFk69s1nir6ioQEZ67aL/gxKxse3by8S7SFN4iWWgONsOYeXqhIMwzkDf5xGVfAGcAONjltnojEU0nomkADgLwmwTyis2tp+7qeDjf297bsynYFIUKbI85HLhDbwwVXgxxLMEP23xAADq1bYVz9huEx88rqr468Zb2HNQD95+9B/Yb2tOzTyZbwow56I4h3PajXXHH6bti4Fb+s69lguAnGq6Cv/Wx0QP+Qkw0gVQR4YgRffHmJQcG5inStpXcrBQ2omxBcxC2rd3kDKLYrrVkbMsnzbeFa/GdgCckG3VA2j6NmSVzLPTmXdjHyrcrhIOlOdhV19ZAxXfRnrsRRu6JncCqKvKEKQnzrkhNhq5j/N4n1SPJInyGzWwiuoeIDrQ+dyPvWRQLZp7AzMTMI0W3VWY+g5l3trYfz8xLglOLzhl7BTc8NqKnh1RFJnufuM1f2us2rkQEIsLvjx3uGEjXmnRVTThoh97SfbLyhQorovmide3QWmqHdiML2XzpkcNw/C75c1WhqmXjKYN7CYLIp5ziLQi6HNXzsgek3fXC7WMfhGzQcq1Lc2gnmb2sajhaV1ehRtCC/Bp9h1kp5iQ4WYOV99wj1zY5qvdGpSgPsZ61PblUpoEWxuwS9FaSmUFVq8PJsg1j4rKPdC+YlKW30tkAZgL4tfWZZW2rCH5Yqx8Azm+QECi+GNU+PYOwBK19olPR/QSQrLEodUBCcY7Aftt5tRugKJhVgqtVFWFwz46Ont15+xddj3XXhY5rj250zSAMu8SpbMzB7W1jaw7i+IbqGbsH4rUHpKNqDtY3gz1lqiJJPQ6Zjeo5dmrbCgvHHoPjrA7Ir5+Ymk9eONyuQ1EnYMqQhVBRa0Ma72pAJ2bmNUfg/TEHO47LTHNg5s3Ix1Maw8wnMvMt1raKwP3AVI1T0HmA+GIX9wWOCQTUF7tXoKo0UV7ic/cbVDxf0liECwngPP9nkrkeQcy57qjC7yNcPumFfGzh4JIO9otRXUV485ID8f6Yg7XKKeLQHAJup7KHbjXUDY2Mpy7Yu7A9bIwiu0EV8/nVIUMdx9iz4gcKM8VV5XKbQfxCdzg0h4BOh8rls2hWku2Tz/kJQ1DD694vCij7mkJNwAw4dKRkIFplSYzvwUro2LZVqKgIcdBZJvR4AFMBvGL9H0VEz6ddsFLhrkwPnzMaNVtFC88gmx6/tSKUsq60L2oOKjU7fI276tjhBdVUqgFFnL0MFOP06NChTbXHK0WpIVk73DZe+19QID/3XpUHWVQf9DaWGWZLUw61QkjosJqDfRl+2p7dOOw5WH9x+0L6ms826D6orss+L8ey8QXv8WHvtljfHenbJl1XscRj7E5PmDzd90HUqq8/cSd0k4SuiKM5+OE0fxb/ZDkg/Ufk3UlXAwAzTwUQvntYpngrk9cuKj1Pcoxdb8UKrGq8CxpBQD4F4aA4MG6Fk50fLmKq8//+Q/XnnMy69kjcf7bTU1nppaLwgrGPDhKS7us8QBicF3dFNUe3TsisVGjkfMphCwdxxnvYiVhB+4Lu56ht5K7B9vOT2cGJvBPGwprxggL1uTVp8V8hmGCILAlO8514VaoOXlAdDsov7L4sB6QbmHmNa1t5xrqOQLIBxmyTgEaaAY1+8bAAs5LOmEOAHdPN7gO7o2entthWEuDu9D3z9u9uHVrj8Z/t5TnfdheMilJzsK7TE41UIpDtMA2ynqWNOHdArAPueQp+5RNNNgXh4LJB2lqv8wAAHrhJREFURzcrqR9aYU5FhBDu/gPS8t8yVHHG7PNkDZbMWyns2+eO0Ov+7daMxGNaV9maQ7jOz2sXH4DbrbEbv4b45V/vj18dMlQZxlunWfAzGamdW7IbkJ5JRKcDqCaioUR0O4APUilNBuiouv8rcZP00xzC9D7tinrJ4dvjD8cO9+zPBZiV4kZ4lKXbvUMbTL7qUPzv4fnr/r/v71TYZ/upb9ujA/YespXnfHFN3ShyV60h5b/dg+WyEODPX7QvJl91qPR8m42CN4uYZ5jGXGaycM8/CO+t5PyWYV+rKMj6dNEz5+nOc/ATTtv36aQ0T9mnuceG7PTdZ4XtnInlHy14BRU6CR7NxHtumCyJCDU9O+I4y1tObIjdV7hjvy6+LtU62Y4c0BX/p1hoSfnoMtQcfglgBIB6AI8BWIO811JFoNPL/6VrQBCQP6iCt5JGi237Zfe11u296OCh+KkwUFwgQMOIvgCI1dMiZ+MPFNXvE0b1x2d/ONzh7ms3Cnau7uzF2dtRShYUeVLW6ADO+QQd2rRCz05tfb2QxHhN4nFBZiDV4LUdHdft2hjUu3ePbxVnkgf38EXz3/Un7uw7C9zGd54DAYfu2DvUGiGeNGCblSR1lrzXJf7t51rD+ucHDsG/z9vLdbzT9NXF6ozorBMSdY0KkbQd+YgIZ+xdIxX2Kk04yzGHY5j5Smbew/pcBeD4lMpTcmRqduf2wYuGy17eMIG1Rm3TDbf8aBdc52qY3eiOTYSl4FUC71wP0Vupq2sx9kKDpNGI2fvEcCK65QKAjy4/pPBbNeZgEzzm4Py/vr44d8ChOYTo6YtCxY6O6570FjQA7F6bQuc5y+5Fp3at8MPabQLPdcsqURAQEe45cw8cFOJ5ecuW/5ablfy9ldzvzWVHDsOernVPVM/ZPtV9v2Weg3HeJcdlJSApVG7jr158APbdznntqo5TWq7nOm/C5ZrbmiWyhvxfUWOfFEwCetXvxF0HoGPAsoHFAWlnmreftite/KXGlH0FdmqyeuU3IO1+Oe1/Q3p1xIOuqJX2vutO9BeANu1bVxfuYb+u7QpaFSA2iArNIaBX6H6xlq+r95QTCDYrObWR4va+Xdvh14cMxX0xet3uNNXHyO9FGMFiM1oxYQsAfhQgbB45Z0+vliGUTWeeQ9DcITfuzpwYmFK2X/znrtfdOwR3AqMQRplXNevdOrTxjvkp0k1Lm1G2TER0FICjAfQnIjHQXhfkF+qpCGQPsm/XaIOqxd5LjAK5cFd+G9sGmgZ+wkEVrmNY3y6ekCJhhOVnfzwc1VWEr1dulO5XubJCMw/37qVrNkv3BQ1IS7IupOEXZls7TY17Zff+xR4jaZ+rNuu4ufTIHfDvyYuU+2XhWAqdDsnxVRJPwLCRYJXmVdtM6uPKancg7PVBundsg+82hlvUUqx+YdvksBZgz5odiuOyMCt9C2AygM0Apgif5wEckVJ5Sk6SU+mTjNduc83xIzC6poc06Fccbj9tV+w/tKd0XoJsXQqb6iqnam4H1Bu+tXdhnILnjUZ5urZvjU5tWwkD5U5sk8kRI5yT5OzjpAJNMT7Qp0tbXH3cCOmBYVxP/WLkqAicj6GRUJBbr865xXOSNVgq5yEgXz6/kOs6741HQ3SNybk1BzFN2+S3pTGnnZ+X0jlquiNzqOpbyTUHZv4MwGdE9CyADczcZBWwGoD+TKcyJ0HZkIpw2Kl/VzwpzLhNij0Hb+Wx59rU+IQYd798u27bHS/+cj/5qmnk+tZAdet26NsZC8ceoy5XiHkOE6/IezJd+vQ0a1/xuFAD0r5Hygmafa6Tpt1IiD1L3dnHYTSHKPx0v0FY/N0m6Ux5IvIII4eZTiN9t3C174DKGUSuOeS083Pj0BxSlhNRzIZJotNNeg2AOM23PYDx6RSn9MRpyCddcQh6Cz3vohklbqmyo3+39jhupHxNCUDuDrhT/67ytYkL3/o3JGpPVjbmQIrfNo+csydevfgAR49MHHOYcNlBeMEvFLNDM9Erd1AUXZ36qHTrjSAcouDXKHZq2wp/PnkkOrdrLXFbhedBOINUBuetnARXMOmqxxzseQ72XJQor34ceRBWmHjXCZdrZVnOc2jHzOsLBcn/jhZfogyJIxx6d2nn6MkUVNtmLB32HNzDt6HTCRFuE0VYRn0cYWdIA3mb+Q59OzsbEOH6BnTvgJ19FnGJUtTASXYaiR5oRdj9nhB6JN/uJjvmkDRVVZISOho8DbOSYkDPPtPjfSi6vlrPtsESDlHefVEgq7yEktIovOuEq8qUTH5udITDBnFZUCLaHcCmdIpTeuK24+JzScOsVG6Ei7tkaxlhzomGzCVZ1xPGHqDs1qF1uLJGeM7BZqXgNEdt0w0Lxx6D3QeGj60UNdpqFGThue13Y2vL6UM8QqdquWVDcV0U+bvn1Bxs4RB9zCFOOyzNzifB5mBWuhjAf4joPSKaAODfAC5Kt1ilI25DLj6/ghmlcmVD4X7p2cahfaz7nLDHB2kOfg253UPrrRE08JQ9iu6dQWYrGW7h4Dcp7IYTd8a4X+m5KxOVzqwUFXFcxB7vCj0g7ZIObm8+f28lK3KuJRwimZVieCtJ0xNS6dJOvtSpTVtFaI205jn4O9nnM/6YiIYBsFf8nsPM4fy/ypiwwuGjyw/xBFdzp5XlC3jtCSPwh+dmOraF6uEG1LNwoUHs/PXPido/iuN1ZjcWsgWDRCZdeQi6CMHuojQubrPcYcP74N0v6qRp2nGskiRMmePWY+mYg0Whx+/Y7x3P0i2Tyqzk8FZKwKwkkkSbbKdxxdHD8KNa5/N2C4cObRTCIX4xpOiE7O4A4DIAv7aWCK0homNTKk/JEZdGnHjFIeoDLfp2bYcB3YtDLqLk1zEruWc9Jk2fmIHvggjzQumEgvCeE648Bf/2GC+6/RIGjaf4etpoZm9rDkOt4ICn1A7AzGuKnuFRB+Rlq6zJEHvep43e1je8hxiO+qYf7oInXKEswiLOkC72+MPdQ7dwsBtXpbeS8NseH7Q7d1Fkn2PMIfzpSvp1be+JRuAOMimuv+4I2V1qV1aB+5Gf32D7Uy4G8B8AL6ZTpNIiNipRGlaHWanKm6ab+88ajc2N3iUM3dz5492kseJlHLNzP4ybvsRTnjSQrYOrIkozF/acIb07YsbitdL5A7pp2bbdMG6ssv862APSj/1sL0z56ju0bVUNcZJ8VBlHpDnPQbjEP520c+Dx2/fphC+Wrcd2vTspe65+ZXL/dy8jKtUcfNIMCp/hZ6azZxzXDuyOt+fU4cRd++Ozb9wBp/2J93qpr0z23P00h3LxVhrCzDcCaAAAZt6IEoyNENGRRDSHiOYS0Zi08lEN0L136UFa54uPxU7Jr0fSplWVwzSh4sid+mEvxTwEN3//n91w+PA+khIlTyhTg31oiCKFHeR98OzReODsPWKtjrXLgG44d79BuO3UXX2P8yuZbo/fFmK9OrfFkZJV7+JoQDqn2prDaaOD4zABYs9c2Ba2YLDTKCZiC2Rn2O3gNFSTCFX3X9x+Su02uO+sWlx40HaYe/1R+MneNcp8Lj9qGHaReao55jkk967Jyu8ekG6nMitlqDlsIaL2sG4LEQ1BPkJralgT7f4O4DAA3wD4mIieZ+ZZyecl375Njw44ZFhv7Ku5bCiQrbdSQV2PWVF0T9cakI6Qf9hzturUtuDa6UlLM7GqKsJVknDp3vTcvdLwV5jEJDj1ueqzW1cTGpoY1VWEmdccoS1MC+afCCWT9eLJpTmEnSviMSsFrHfiTv/gYflOVKtq8m3cz//eEJz/vSGe7WFerxNGbY3npn5b+D9YMrlUJnxt3GuDiGalA7bvhQ/mrQxdpjDorgT3CoBtiOhRAG8AuDSl8tiMBjCXmecz8xYATwA4IY2M/Brye8/aQx5GW2BvoXevWnCkFIihkr37siWM2lvOnl7uot126ij1Tgmnjd4GN5+yi38eMa7ffa64znMny3bV2JRDx7atQg82J/FcxPnRsmjDxYC/6sxUYw6qU/xcd6OHu9fj6J2Lk0kXjj0G3Tt6zcQ5Vgu3sT8Y6YihJnYszj9gMCZdeQh6dkovWEWgcGDm1wGcBOAsAI8DqGXmt1MrUZ7+AMSIX99Y2woQ0XlENJmIJtfV1SEqcdvxG08eKZQpmTSjkJTmkCR2HKRQC+ikKMp+ceAQXKtYSEUH9wu8vbXwkS5/Ommkw5lBnkfEAWnJaX/5YVEQPfazvXDGXgPRQ9JAaecR+UzrfPKG9BbLraU5KI4R682NPxhZcAtNMggmEM6UpGNBcIZOdDKoZ0fcftquePic0ThrnxrHPiJC787trDJpFykUflFZhzHz58IEuCXW97ZEtA2AVcz8VTrFCoaZ7wJwFwDU1tZGvj1xTUCieq7rc58GSXWCZEuDRs3vhpN2xiVH7ID2IQYy0+zMXXrksFjn+wkuv3L36NgGqzZsiZW3DmIR3HGoduzXxbOoU6i0xTGHiK1RjtlrVhIoaA4+aQStQAfk56I8OXkRJn/1XeImXrHYSbqy+hVz/6G9lGuz588r/TyH3wI4D8DNiv1bEdFnzHxG8sXCYgDiiNkAa1vilHtUVl2KZqV4FUW1NrCNTsNw1xm7o6ZnR7SurkrdtdaPxB9DxPTeuuRA1DcEe6jFIe/Kmv99WME5IT4sGTiOSlOOPWYl3aVJleWzvt3lU22XEXfd83h4zWthIGQQPoOZz7O+D1J8RgJIrhY6+RjAUCIaRERtAJyKfKjw1PjJ3gNjp6EziSctflg7AEDe88ZNmPL4het2pOlTnQ8f0Te0yaWQrobdOSv8iuRX2q7tW6N3QAN0bsDYlh7p3bOw5h8ZTTmv5iAmdYBkfYhAAnreQcLhvrNq8d8L99XPzjFDOnqrfP4Bgx3pxTEnZumtBCLaB0CNeDwzP8TMh6dRKGZuJKKLALwKoBrAfcw8M+C0yMy/4eiEBtzylDJ+jc2BO/RWhrROovLcduoovDpzafyESogtwE4YlczCSGk+1auOHa7lMaUi7wmUYIHc6TsmXUWrUHnhYKVhbRMb73P3H4ybXvsi0nW4TylqPP7n2d5LuiQ1p+Dyo3fE5UfviJ8+8DGA6OOUBEptnkOgcCCihwEMATAVgK0bM4CHUimRnQHzSwBeSjMPm6RMS8UB6fLr9cblhFH9ccKo/vho/sqsiwIgP1/EXrQliKR6VuWozdikXbIkhI/DrOR6KG1bVUWLdVRwZVWYlRIe/xOLrTtJ1Q8/byUdstYcagEM57SiO1UQlKFZyY8kyyPzT8+CCZcehFUb/Qd5k34OfsmVk+BI8k0t9vCLnZ6gdc9V5NjrVWffN8cKcpHmVDj/u8NqJIV9P677/k44ebcB8dMrzBSPaFYSypQ0OgbmGQC8UzkNSsqpoahUendph2F9JavPpUg5P9b06xxhUM+OuOzIYbjzx7uHPvuMvQZi9KAenvk4dqmriNC6qgoDurfH2B8Eh/Xwlk5O4o6DVsFP3n1AIlpJoWGPrDlQpppDTwCziGgShJnRzHx8OkUyGJIlqXfH15U1oTySIC05QUT4+YHeWcM6XH70MFRXFT2q3OYUorwJaMJlB4dKVzWgG8ZbKVR+QTOyw6YniU4bOo2sxhwAXJ1Kzi2A7h2CYyg1V8qpMSwVZa05ZF2AAIoLP+X/uwPvBTXij/1sT8xdvt6zXTR7OXdYA9IpjTnomIHC5Bxr8mNWmgMzv5NO1pVDdRV5Iijed1Ytdiix2UNFkq9HWr2UNCnFcFk5C45yQhXmJWji6D5DemKfIWpXV1VjnbRZ6fu79sdTU75JbKJrTtOrSkWa9c5vhvQ6qEP1MDOXR8tXBrx68QGYumi1Y1tYF7k02He7rfD+3GS9i+z4/53bRRuUbM6UswBwzmBOMOHEPL2c37bAVvb8I6Zvk5ZZaexJO+P3xwzXFg43nLgzJi5Qv4P2umFxylnyAWlm7szMXSSfzkYwONmudyecvHt8z4WkOSeRiVVOdh/YHZcdOQw3nuwfQK4cKEy4Sio93zGH7CVHGiUoLsqTTHp2jKDRNfn1r3OKMQNdWOEKmpa3UqvqKs+iPH6cvue2vqHgZQEIw0Dwjy4bh5bX/WsB7D+0J977ckWoc278wUh0aBscAynOoGSpSbqxLEfNoUObamzc0pS6t1JSqdfW9MDCscfgyY/zcTV1J6upkK0ol98eL91SEdc1nCg9zcEIhwrk/rP2QGOO8f5cfQFxyh56i780JwqmjKTS08ir1Dx/0b5454twHYEsUN0f2+YeN6qA0pU1Q+mg02jHWS8jf17G4TMMzYtW1VUQo2S31HkXhw/vi//Zc1tcfOj2iaRXjvdxu96dsV3vfByrcnYVUDV+vTq1xcCtOuD3x0QLHaIyH/ktolNWaERl9YOIjOZgaFkkYUdt06oK158YfkKVinJvZ9IgKXu2qvFrXV2Fd353UOLppzXmkDSy6LRhsLyDEixRESMcDGVFIZxCdfm81M9ftC9emr40VO/u/rP3wPrNjekVSkKad6wctSYRzzQH67vchUMupuYwattuGNjDu/xoEhjhYCgrtu7aDj8/cEhZeX+NHNANIyWh0P04SLGudUsl9Sbaozkktw5FVHRyPu+AwTj/4SkY2rtTpDz+esqo4IMiYoRDBdMcQyUSES6LuWJbFpR5BzVzVN5ESaESAkkvE5o0R4zoqwy1nzVlfusMBkOWpN2/SEqoqpIph/knzRUjHAyGBKj0Riju1aUeM1bhrWQ0uugY4VDB9OuWX5pStnSooZIpP3uiqpFOyvTpdllNOnpqS8SMOVQwI7builcu3h/b9462nrNBH9MIZYtKc6t0jS5NjHCocEq9II6hHCi/BtFt9km80VbMczBEx5iVDIYYJB2io9ywo+8mFaI6LbxmpTxGo4tOJpoDEf0FwHEAtgCYB+BsZl5NRDUAZgOYYx36ETNfkEUZDQYdUlxrpSy4+ye1GDdtCbbp0SHRdJN2ZfUOSMdfYa2lk5Xm8DqAnZh5JIAvAFwu7JvHzKOsjxEMhrKmPGcOJ9fw9uvaHufuPzix9Nyk7sqaweM5abf8BM5h/Zr3WF8mmgMzvyb8/QjAyVmUw2BIinLQHspTUMmxV3U7pTaZaMCqxX6y0B2OGdkPx4wsz4ltYSiHMYefAnhZ+D+IiD4loneIaH/VSUR0HhFNJqLJdXV16ZfSYJBw0UHbAYgfcrqlsU2PDlg49hjUWov+xMUzQ9rMc4hNapoDEY0H0Fey60pmfs465koAjQAetfYtAbAtM68kot0B/JeIRjDzWncizHwXgLsAoLa2thw6boYWyG8O2x6/OSyZkOCG5DANQnxSEw7MfKjffiI6C8CxAA5ha/SImesB1Fu/pxDRPADbA5icVjkNhkohrdDNzQGVhmAUh+hkYlYioiMBXArgeGbeKGzvRUTV1u/BAIYCmJ9FGQ0GQ/PBbVY6ZFg+Km63Dm2yKE5FkNUkuDsAtAXwujWIZrusHgDgWiJqAJADcAEzr8qojAaDlHP2G4SanunE0I9DcxqQThr3lV9+9I4474DB6NHRCIeoZOWttJ1i+9MAni5xcQyGUPz+2GhLWhrSwy0Yq6sIvbu0y6g0lUE5eCsZDAZDLMp8AnezxAgHg8HQ7GnJJrW0MMLBYDAYDB6McDAYKowW7NFqSBAjHAwGg8HgwQgHg6HCaEnm9/2265l1ESoWs9iPwWBottz9k1qs3FCfdTEqEiMcDAZDs6V9m2oMaJPsWhOGPMasZDBUGGZA2pAERjgYDBVCCxpqMJQAIxwMBoPB4MEIB4PBYDB4MMLBYKgQzFCDIUmMcDAYDAaDByMcDIYKwQxIG5LECAeDwWAweDDCwWCoELbdKj8ZbK/BW2VcEkMlYGZIGwwVwvZ9OuP9MQdj665mBTRDfIxwMBgqiP7d2mddBEOFkIlZiYiuJqLFRDTV+hwt7LuciOYS0RwiOiKL8hkMBkNLJ0vN4RZmvkncQETDAZwKYASArQGMJ6LtmbkpiwIaDAZDS6XczEonAHiCmesBLCCiuQBGA/gw22IZDIYoPP3zffD50rVZF8MQgSy9lS4iomlEdB8Rdbe29QewSDjmG2ubByI6j4gmE9Hkurq6tMtqMBgisPvA7vifPQdmXQxDBFITDkQ0nohmSD4nAPgngCEARgFYAuDmsOkz813MXMvMtb169Uq49AaDwdCySc2sxMyH6hxHRHcDeNH6uxjANsLuAdY2g8FgMJSQrLyV+gl/TwQww/r9PIBTiagtEQ0CMBTApFKXz2AwGFo6WQ1I30hEo5APJLkQwPkAwMwziehJALMANAK40HgqGQwGQ+nJRDgw8xk++64HcH0Ji2MwGAwGFya2ksFgMBg8GOFgMBgMBg9GOBgMBoPBAzE3/8UFiagOwFcxkugJYEVCxWkOtLTrBcw1txTMNYdjIDNLJ4pVhHCICxFNZubarMtRKlra9QLmmlsK5pqTw5iVDAaDweDBCAeDwWAweDDCIc9dWRegxLS06wXMNbcUzDUnhBlzMBgMBoMHozkYDAaDwYMRDgaDwWDw0KKFAxEdaa1VPZeIxmRdnqQgom2I6C0imkVEM4no19b2HkT0OhF9aX13F85p9mt3E1E1EX1KRC9a/yv6egGAiLoR0VNE9DkRzSaivSv5uonoN1adnkFEjxNRu0q8XmsRtOVENEPYFvo6iWh3Ippu7fsbEZF2IZi5RX4AVAOYB2AwgDYAPgMwPOtyJXRt/QDsZv3uDOALAMMB3AhgjLV9DIA/W7+HW9ffFsAg675UZ30dEa77twAeA/Ci9b+ir9e6lgcBnGv9bgOgW6VeN/KrQi4A0N76/ySAsyrxegEcAGA3ADOEbaGvE/klD/YCQABeBnCUbhlasuYwGsBcZp7PzFsAPIH8GtbNHmZewsyfWL/XAZiN/It1AvKNCazv71u/C2t3M/MCAPba3c0GIhoA4BgA9wibK/Z6AYCIuiLfiNwLAMy8hZlXo7KvuxWA9kTUCkAHAN+iAq+Xmd8FsMq1OdR1WuvmdGHmjzgvKR4SzgmkJQsH7fWqmzNEVANgVwATAfRh5iXWrqUA+li/K+Fe3ArgUgA5YVslXy+Q7yXWAbjfMqfdQ0QdUaHXzcyLAdwE4Gvklxdew8yvoUKvV0LY6+xv/XZv16IlC4eKh4g6AXgawMXMvFbcZ/UkKsKPmYiOBbCcmaeojqmk6xVohbzp4Z/MvCuADcibGwpU0nVbNvYTkBeKWwPoSEQ/Fo+ppOv1oxTX2ZKFQ0WvV01ErZEXDI8y8zPW5mX2Eq3W93Jre3O/F/sCOJ6IFiJvHjyYiB5B5V6vzTcAvmHmidb/p5AXFpV63YcCWMDMdczcAOAZAPugcq/XTdjrXGz9dm/XoiULh48BDCWiQUTUBsCpyK9h3eyxPBLuBTCbmf8q7HoewJnW7zMBPCdsb7ZrdzPz5cw8gJlrkH+ObzLzj1Gh12vDzEsBLCKiHaxNhyC/xG6lXvfXAPYiog5WHT8E+fG0Sr1eN6Gu0zJBrSWivaz79RPhnGCyHpXP8gPgaOQ9eeYBuDLr8iR4Xfshr3JOAzDV+hwNYCsAbwD4EsB4AD2Ec6607sMchPBoKLcPgANR9FZqCdc7CsBk61n/F0D3Sr5uANcA+BzADAAPI++hU3HXC+Bx5MdVGpDXEM+Jcp0Aaq17NQ/AHbCiYuh8TPgMg8FgMHhoyWYlg8FgMCgwwsFgMBgMHoxwMBgMBoMHIxwMBoPB4MEIB4PBYDB4MMLBYDAYDB6McDC0WIhoKyKaan2WEtFi4f8HKeR3FhHVEdE9wUcHpvUjKwzzi0mUzWBw0yrrAhgMWcHMK5GfRAYiuhrAema+6f/bu3vXKKIoDOPPExuLIEGwVBArP/ADRASbCDai+A/YpLSIQSRgZW8XLbSyVDCCEEhlmqBYiOliJ6i1lYoBDUiOxR1wYUPW4CTV+4Nl7y4z584Uw+HO7J6zw9POV9X0/wapqnn1CzDbwzFFDMnKIWIT6lr3Pqm+Up+rH9R76nX1XddE5Ui33QH1hbrSvS78wxxT6oK6qH5Wp9XbXYXVt+r+brsZW+OmVfXZzp55RJOVQ8Rop4CjtPr6n4DHVXXO1mHvJnALeADMVdUb9RDwsttnlBO0kup7aXX471TVGXWOVgvnPq3S6uGqWlcnej63iE0lOUSMtlJdHX31I7DUff8euNiNLwHHBrow7lPHq2ptROzlag2ZfqjfgcWB2Ce78SrwVF2g1U+K2HFJDhGjrQ+MNwY+b/D3GhoDzlfVrx2IfYXW8e0acFc9XlW/tzlPxLbkmUNEP5Zot5gAUE/3EVQdAw5W1TKt090EMN5H7IitZOUQ0Y8Z4KG6SruuXgM3eoi7B3jS9YuW9lzjWw9xI7aUkt0Ru0SdAs728VPWLt4kMFtVV/uIFzEot5Uids9P4HJff4IDHgFf//uoIjaRlUNERAzJyiEiIoYkOURExJAkh4iIGJLkEBERQ/4A5G5MlBalbGwAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "Iinj = 40 + 25*np.random.randn(data_size)\n",
    "\n",
    "for i in range(data_size):\n",
    "    input_buffer[i] = np.float32(Iinj[i]);\n",
    "\n",
    "plt.plot(input_buffer)\n",
    "plt.xlabel(\"Time [ms]\")\n",
    "plt.ylabel(\"Injected Current [mA]\")\n",
    "plt.title(\"Injected Current\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Start the DMA transfer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1648915448.984365\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "print(time.time())\n",
    "start = time.time()\n",
    "dma_send.transfer(input_buffer)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## DMA Receive"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Readback data from the HLS IP and store in DRAM. Start by creating the output buffer."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1648915449.093591\n"
     ]
    }
   ],
   "source": [
    "output_buffer = allocate(shape=(data_size,), dtype=np.float32)\n",
    "dma_recv.transfer(output_buffer)\n",
    "end = time.time()\n",
    "print(end)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Plot the membrane potential"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAacAAAEWCAYAAADCeVhIAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADh0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uMy4xLjIsIGh0dHA6Ly9tYXRwbG90bGliLm9yZy8li6FKAAAgAElEQVR4nOydd3xb1fXAv0eS94gznb3IIAmQACHsnbIhlLasQpkFWihQOn5QaAttaWkpo7S0QMsoo4yW3bL3TkgCIQOy93BsJ95DlnR/f7z3pCdZsmRb0nux7vfz8cfSm0dv3HPPueecK0opNBqNRqNxEx6nBdBoNBqNJhatnDQajUbjOrRy0mg0Go3r0MpJo9FoNK5DKyeNRqPRuA6tnDQajUbjOnZp5SQiN4rIo07LsashIveIyM9T3PYdEbk40zJpNE4iIktF5Igu1uv3IAYR+baIvJap46dNOYnIOhHxi8igmOWfiYgSkbHpOteugKk4O0SkSUTqROQjETkwhf3GmtfLlyY5zheRD+zLlFKXKaV+nYZj9+g37urEu6a9ONabsfdbRAaIyLMi0iwi60Xk7HScK+a8N5rn3T/dx84W6bwPSqlpSql3zOP2qtMrIgeIyOsiskNEqkXk3yIyzLbe/t5Yf+PT8DPsMhxh3t//S+dx7SilHlNKHZOp46fbcloLnGV9EZE9geI0n6NHpKux7yZPKqVKgcHAB8AzIiIOyJFJrN84CHgb+LfD8uwyiMi3gbw4q+4G/EAl8G3gbyIyLY3nFeA7wA7zf8aJ9/459E5mg/7AfcBYYAzQCDwYs82TSqlS29+aNMtwHlm8vxlBKZWWP2AdcAPwqW3ZH4HrAQWMNZcVmMs3AFXAPUCRue4IYBPwU2A7sBU4FTgBWIFxsX9mO/6NwH+AJzEegIXA9BiZ/g/4AmgHfMC1wGpz+2XA123bn4+hRP4I7MRQtsfb1vcD7jfl2gz8BvAmuB43Ao/avk8zr8MgjE7BDcB683c+DPQzt9tgbtdk/h1oLr8Q+NKU61VgjO3YCrgMWAnUYTRuAkwB2oCgeaw6c/uHgN+Yn/sD/wWqzWP/FxhpO/Y7wMUp/sappiyDbctOAj435foI2Mu27v/M69gILAeOTvG+TjHlqgOWAqfY1j1k/v7/mfvOBXYz1wlwh3nNG4DFwB7JnsuY35zomvYz72O1eV9vADxdvC/9MJ7pA8xr5jOXl2Aopkm2bR8BbklwnPOBD83fVQesAQ4yl280f+t5MfscBrRiKL5aIL8LOb3Az4i8MwuAURgNb1ju2GclRq5ajHel07J0P9sxsh8JLLZ9f53o9ul94FRbWzEbOM68/h3mcRfZftuvTfkbgdeAQSm2jfsAjYnemyT7Wtf5AvN+7jSvx34Y7Vod8JeYfUpMGc80f8vMLo5/BEab+yMibe4FMc9p3OfavJ8fpOvd6iRbKhcoxYto3dzl5oPjNX/0GKKV0x3AC8AAoAx4Efid7UIFgF9g9Ci/a16Uf5nbTsN4qcbZbnIH8E1z+x9jKJQ8m0yfY7xMlgL8FjAcQ0GcATQDw2wXu8M8rxf4HrAFEHP9s8C95s0fAswDLk1wPcIPoHlzbgU22F7GVcB4oBR4Bngk5mG0v/RzzO2nYCjYG4CPYl7g/wIVwGjzmh0X+wDZtn+ISMMwEPgGhoVbhmH5PBevwUnyG/OBW4AaIg3t3hgP6/7m9TzPvCcFwGSMl2247Xfvluy+mn+rMBrMfOAojBdxsu231QKzzGv1GPCEue5YjMa1gkgDZ937hM9lnN8d75o+DDxv7jsWQ/Fc1MX7cjfww9j7bV6zlphtfwy82IUsAYzGy4uhBDaYxy8AjjGvT6ltn/uBp8xrWQt8ows5f4LR0Ew2r9l085mJkjv2WbHJ9QPzPhQlWJbWZztG9iIMBTbI/K1VGJ2hMnNdKzDQ3n7FPtcxv201MMnc9x0SdBjiyHE18EnMe1OP0dleCnyvi32t63wPUGjezzbgOYw2aATGO3a4bZ9zMZSMF+M5/nMXxz/CvCe/Mq/RCUAL0D/Zc020ckrLuxUlWyoXN8UbsA5DOd0A/A6jB/K6+cAp84cJhjLYzbbfgcBa24VqxbRGzB+igP1t2y8g0tu5Meame8ybcqhNpguTyP05MMd2sVfZ1hWb5x+K4WJpx6bxMVyYbyc47o0YvZY68+F5C9jXXPcm8H3btpMxGmMf8V/6l7E1dObvbMHsYZrbH2Jb/xRwbaIXGJtyiiP3DGBnvAYnyW8MYjR0R9jW/w34dcw+y4HDgQnmdZmN2ZmIOW7c+2r+bcNmlQCPAzfafts/bOtOAL4yPx9FxFqx79/lcxnnd0ddU4xGwA9MtS27FHgnwf4zzeeu0/22fl/M9t/t4ljnAytt3/c0j1dpW1YLzLA90w1E3qF7gee7eD+WY74fMcuj5I59Vky5NsSRNXZZWp/tOHK+D5xm3vPXzP2Pw7CqvrBtt47kyukG2/fvA690dW5zu70wlNChtmVTMTrIXgwrdytwVoL9res8IuZ+nmH7/jRwte37G8Cd5uezMBR6XoLjH4HR5trv43bzenX5XBOtnNLybtn/MhGt9whwtin4wzHrBmO8HAvMAfQ64BVzuUWtUipofm41/1fZ1rdiWBsWG60PSqkQhrU2PN56ABH5joh8bjv/Hhg9K4tttuO1mB9LMSzAPGCrbd97MXoviXhKKVWhlBqilDpKKbXAXD4cw0S2WI/RUFUmOM4Y4E+28+7AuOkj4smN8XLbr1FCRKRYRO41B94bgPeAChHxprI/5m80ZV8C7Bsj948suU3ZR2FYS6swepQ3AttF5AkRiXvfYu7rcGCjucxiPSlcC6XUW8BfMKyK7SJyn4iUk9pz2RVWzzz2no6I3VBEPMBfgauUUoE4x2oCymOWlWNYP4mIfT9QSiV6Z76O0VN+yfz+GHC8iCT6raMwLIaesDGFZRl7tk3exWiADzM/v4PROTrc/N4duiWHiEzAUL5XKaXet5YrpZYppbYopYJKqY+AP2F4Cboi9n7Gvb8iMgpD8T5mrnsew+I6sYtj18Y8i9ZvS/m5zsS7lXblpJRaj+GCOQHDXWWnBuNCTjMb7QqlVD9lDKj3lFHWB/PFH4nhiguLZFs/Bvg7cAWGOV+B0aCmEqSwEcNyGmSTvVwp1ZOB6i0YL6XFaIwGo8oub8y5L7Wdt0IpVWQ+2MmIdzw7P8Kw3PZXSpVjvMSQ2jWJnESpGuAS4EZbZNJG4OYYuYuVUo+b+/xLKXUIEdfv722HTHRftwCjzGUWozHcNanIeZdSal+M3uskDLdVd5/L2Gtag2H5xt7TeDKVY1hOT4rINuBTc/kmETkUo/fpE5GJtn2mY7h/0sF5GA3PBvP8/8ZogBJFBG4EdouzvNn8bw94GhqzTbxnL3ZZJp9t6Kyc3iW5ckrluF1itjVvYHgOHkmyuaKb71sXnIvRrr9o3t81GMrpvB4cqzvPdbrerTCZynO6CDhKKdVsX2j2dv8O3CEiQwBEZISIHNuLc+0rIqeZkT9XYyiQTxJsW4LxIFSb574Aw3JKilJqK4Zb4DYRKRcRj4jsJiKH90Dmx4Efisg4ESkFfosRvRMwZQthjEdZ3ANcZ0VsiUg/EflWiueqAkaKSH6C9WUYD0+diAwAftn9n2OglFqOMaD9U3PR34HLRGR/MSgRkRNFpExEJovIUSJSgOFDb8X43RaJ7utcjJ7dT0UkT4zclJOBJ5LJJyL7mbLkYTSubUCoB89l1DU1Lf2ngJvN3zYGuAaIF45cj2H9zTD/TrB+LzDXfGeeAX5lXq+DMcZlkjVwSRGREcDRGEEq1vmnY3QKEkV1/QP4tYhMNO/hXiIyUClVjdFInSMiXhG5kPhKLBmZfLbBCMKZjDEGOU8ptRSjsd0fw0uQ6LhjYzpAKWNe57cwAhXuibN+joj0N6/nLOBKDAsnHZwH3ETk/s7AGFM+QUQGdudA3Xmu0/huhcmIclJKrVZKzU+w+v8wBkA/Md1Ib2A8PD3leYzAhp0YvYbTlFIdCeRaBtwGfIzxAO6JEX2TKt/BGIRfZp7vP8CwLveIzwMYjc17GFZmG8YgseVKvBn40DSDD1BKPYvRgDxhXrMlwPEpnustjF73NhGpibP+TowB3hqMxv+VHvweO7cCl4jIEPMZ+C6Gub8T476fb25XQCSAYhuGe/Q623Hi3lellB9DGR1v7vtX4DtKqa9SkK0c40XZieGeqDXlhe49l/Gu6Q8wXso1GBGf/8K4z1Eog23WH2ZHCagyfxsY4xlFGL7/xzEGzNNhOZ0LfK6Uei1GhruAvUQkXkftdowG6jWMsar7TdnAuLc/wbiO0zAUQbfI8LONqewXAktt1/djYL1SanuC41rpELUisjBFWexcjNG5vFFsuUy29WdiPGuNGEMfv1dK/bMH54lCRA7AULx32++vUuoF83xndX2EuKT0XJO+dyvye8wBKo3GNYjIjcAEpdQ5Tsui0WicYZcuX6TRaDSavolWThqNRqNxHdqtp9FoNBrXoS0njUaj0biOPlF4cdCgQWrs2LFOi6HRaDS7FAsWLKhRSqWabJ5V+oRyGjt2LPPnJ4pc12g0Gk08RGR98q2cQbv1NBqNRuM6tHLSaDQajevQykmj0Wg0rkMrJ41Go9G4DseVk1k08jMR+a/5fYCIvC4iK83//Z2WUaPRaDTZxXHlBFyFMUWzxbXAm0qpiRiT8l3riFQajUajcQxHlZOIjMSYBOsftsVzAKtC7z+BU7Mtl0aj0WicxWnL6U6MuX/s8/hUmnMngTGVQtzZYUXkEhGZLyLzq6ur422SEh+srGFdTXPyDTUajUaTNRxTTiJyErDdNnV5J5RR+C9u8T+l1H1KqZlKqZmDB/c8wfmc++dyxB/f6fH+Go1Go0k/TlaIOBg4RUROwJhGuFxEHgWqRGSYUmqrOd13ognBNBqNRtNHccxyUkpdp5QaqZQaizEz5Fvm5HIvEJnv/jzSN32xRqPRaHYRnB5zisctwNdEZCUw2/yu0Wg0mhzCFYVflVLvAO+Yn2uBo52UR6PRaDTO4kbLSaPRaDQ5jlZOGo1Go3EdWjm5kPqWDl5evDX5hhqNJis0tQfoCIaSb6hJG1o5uZDv/2sB33tsIVUNbU6LotFogD1++SoXPvSp02LkFDmtnIwcX/exsqoJAJeKp9HkJO+vrHFahJwix5WT0xLEx2+6D0JuFVCj0WgyTE4rp6BLG39/wFBOgaA75dNoNJpMk9vKKeTOxr/dVE4dIT0Aq9FocpOcVk4uNZzCSlNbThqNJlfJaeXkVreehQ5d1Wg0uUpOKye3BxwEXOp21GhyCbdG9fZ1cls5ubzxD2jLSaNxHJc3E32WnFZObg2IsOjQY04ajeO4vZ3oq+S0crI/c258AAM6Wk+jcRy3u//7KjmunCIPnZuCD0SM/zpaT6NxHns7ocefsodWTiZuCj7wmtrJTQpTo8lV7F4V7WrPHjmtnOwPnZuCDzweQzm5SWFqNLmK/TXUHcbskdPKSUU9dO5RBNpy0mjcQyjkTvd/XyenlVOU5eSi4AOvZTm5SGFqNLmKPVnfr5VT1sht5WQfc3KRIrACItwYQajR5BrRgVP6ncwWOa2clEuj9SzLSRd+1Wicx/4adgT0O5ktclo52fWRm4IPrDEnN1lzGk2u4taUk75OTisntz50VrSem2TSaHIVu3tdjzllj5xWTtGh5O6xUsKWk4usOY0mV9FjTs7gmHISkVEi8raILBORpSJylbl8gIi8LiIrzf/9MyVDdBKue3pEkWg998ik0eQqOs/JGZy0nALAj5RSU4EDgMtFZCpwLfCmUmoi8Kb5PSPYHzo3WU4Wupem0ThPVIUIHRCRNRxTTkqprUqphebnRuBLYAQwB/inudk/gVMzJcOUYWX88VvTAXe60NxkzWk0uUpI5zk5givGnERkLLA3MBeoVEptNVdtAyoT7HOJiMwXkfnV1dU9Om+Bz8u4QSWAu8x162VwozWn0eQaeszJGRxXTiJSCjwNXK2UarCvU0YiUtynQSl1n1JqplJq5uDBg3t8/jyv+8K2rZdBvwgajfMEdfkiR3BUOYlIHoZiekwp9Yy5uEpEhpnrhwHbMymDz2NcAje50Kx3wU0yaTS5SlQSrlZOWcPJaD0B7ge+VErdblv1AnCe+fk84PlMymFZTm6yUqxCk26SSaPJVbRbzxl8Dp77YOBcYLGIfG4u+xlwC/CUiFwErAdOz6QQPq8bLSdrzMk9Mmk0uUrQpcn6fZ0ulZOInJbCMdqUUi9198RKqQ8ASbD66O4er6f4PC60nMJuPffIpNHkKnrKDGdIZjn9HcOtlkiJABwGdFs5uYU8y3JylXKy3Hr6RdBonMbeR/TrPKeskUw5vayUurCrDUTk0TTKk3V8VrSei9x6lhdBKyeNxnn0NO3OkCwg4oJkB1BKnZMmWRzBnW49Q5YWf9BhSTQajT0goj2g38lskUw5bRaRf4jI0WZ0XZ8jHBDhIivF6qnVt3Y4LIlGo7Erp9YOrZyyRTLlNAX4FLgB2CgifxKRAzIvVvawLCc3BR9Y70KDVk4ajePY3Xqt2puRNbpUTkqpWqXUvUqpI4FZwBrgDhFZLSI3Z0XCDOPmgIiGtoDDkmg0mijLSSunrJFyEq5SagtG0uzfgEbg4kwJlU28HsHrEVf5kq2Xob61I2oqeY1Gk33ssVIt2q2XNZIqJxEpFJFvicgzwCrgKIxpLIZnWrhs0a8oz1XjOyFluBuDIaWrIGs0DmMl4XpEW07ZJFkS7r+A2cC7wGPA2UqptmwIlk0qivOoa3GHcrIspdJCH3UtHbT6gxT4vA5LpdHkLlYSbkmBjxa/drVni2R5Tq8Al5rzLfVZKory2Nnid1oMIJLwV5JvKKdmf5CKYmdl0mhyGeudLC3wacspi3SpnJRSDwOISAXwHWCsfR+l1JWZFC5b9C/OZ2u9OwxCKzKorNC4zK26p6bROIrl1ist8OncwyySauHXl4BPgMVAnxsEKS300VztDiVgBUOUFBi3Rr8MGo2zWG690kIf1Y3tDkuTO6SqnAqVUtdkVBIHKc730dzuDuVkBedp5aTRuIOQzXLaUNvisDS5Q6qh5I+IyHdFZJiIDLD+MipZFikt8NLkEuVkuRAst16TznXSaBzFcrWX5Gu3XjZJ1XLyA7cC1xOZNl0B4zMhVLYpKfDR1hEiGFJ4Pc5WabJehGHlhQBUN2k3gkbjJCFbBG1rR5BQSOFxuJ3IBVJVTtcAE5RSNZkUxilK8o3L0OwPUF6Y56gslnIa2s9QTlUN7gjU0GhyFXu0HkBbIEhxvpPztOYGqbr1lgJ91tlqje+4YdzJUk4FPg8DSvL1AKxG4zDWO1mqx4GzSqrqPwh8LiJvA+HWsq+EkhflGzq6rcP5QETLheDxCIU+D+16cjONxlGsd7Io30iG1xMOZodUldNz5l+fpNCswNDmgrpZVi/N5xHyfR494aBG4zBWKHlhnlZO2SQl5aSU+memBXGSgjzLcnKPcvKIoZz0i6DROIs1YUGh2U7oepfZocsxJxG5L9kBUtnG7ViWkxtcaJZy8nqEPK+2nDQapwlbTj5tOWWTZJbTqSLSVbiYAEemUR5HKMhzkVtPRZRTvh5z0mgcp9OYk+4wZoVkyuknKRzj/XQI4iSFee4JiIi1nHQvTaNxFqvDGHbr6XcyKyQr/OrYWJOIHAf8CfAC/1BK3ZKpc1kDnW6YcDCsnEQo8HlcEd6u0eQyVkkxy62nXe3ZIeWZcLOJiHiBu4HjganAWSIyNVPnK/C5MCDCspz0i6DROIr1ThbqUPKs4krlBMwCViml1iil/MATwJxMnawwPObk/ENn+be9IuR7PXQE9DTtGo2TBHVAhCO4VTmNADbavm8yl4URkUtEZL6IzK+uru7VyfK8xmVwg7kesNx6XiHPpy0njcZplFKIQL5Ph5Jnk2TTtL9IpNBrJ5RSp6RdohRRSt0H3Acwc+bMXpkXPrOIo9VDcpJQKNpy0r00jcZZgkrhMceAQVtO2SJZtN4fsyJFZzYDo2zfR5rLMoLPayingAuUkz1aL98nupem0ThMMGR2FrXllFWSReu9my1BYvgUmCgi4zCU0pnA2Zk6WZ7HPW49K2zVI4LP4yHgApk0mlwmpBQej839ry2nrJBS+SIRmQj8DiNyrtBarpTKyHxOSqmAiFwBvIoRSv6AUmppJs4FRmScR9zh1gvX1vMKPq8QCDovk0aTy3QEQ+R5PdpyyjKpFn59EPglcAdGRYgLMKpDZAyl1EvAS5k8hx2fx0OHCxSBvbaezyOucDVqNLlMWDmFA6f0O5kNUo3WK1JKvQmIUmq9UupG4KjMiZV9DCvF+R5RyFa+yOf1EAg5L5NGk8sEggqfR8gzx6Z1SbHskKrl1C4iHmCl6W7bDAzJnFjZxy1WiqUffR4hzyN0BJUZyqqnhdZonKAjqMjzehAdQZtVUrWcrgKKgSuBfYFzgfMyJZQTuMVKCZoyeMSwnIxlzitNjSZXMdx6RudQz7GWPVKdz+lT82MTxnhTn8PncUfwgfXcG269SIi7mZyu0WiyTCAUCncU87yiLacskSwJ906l1NWJknGdTMJNN3lejzvceuExp+gQd6vEkkajyS6WWw/QE4BmkWSW0yPmf6eScbOG1+OOgAhLBp/HE7actFtPo3EOu1tPTwCaPZIl4S4wP85QSv3Jvk5ErgKcStJNOz6v0OECJWC5FvN8nnBZJR26qtE4hxWtB4bl1K6VU1ZINSAiXvDD+WmUw3HyPB6CLlACVoJfnicSEOGGQA2NJlex8pwAHa2XRZKNOZ2FUTZonIi8YFtVBuzIpGDZxusRVygBy62X541YTm4I1NBocpWOYIjifKOp1NF62SPZmNNHwFZgEHCbbXkj8EWmhHKCPK+4wn1myeDziqum8tBochUjWtboKHpE9Bhwlkg25rQeWA8cmB1xnMPrccdD1xGyWU4uqpau0eQq/kDEref1SLiKiyazpDTmJCKnichKEakXkQYRaRSRhkwLl03copzCARFeDz4XVUvXaHKVQEiFo/XcUiA6F0i1fNEfgJOVUl9mUhgn8YiEc4ycpCMYQsRMwnXRJIgaTa7SHghSYGbBe0TQr2N2SDVar6ovKyYwzXUXPHX2hD+vVk4ajeO0+iNJ8G5pJ3KBVC2n+SLyJPAc0G4tVEo9kxGpHMDrksKvgWCIPFMpecz/LhBLo8lZ2jqCFNmUkxs8LLlAqsqpHGgBjrEtU0CfUk5uGOjsCIbIMyc1M3WTK+TSaHKVto4gRfnWO6ktp2yRauHXPlns1Y7XJSGiHSEVDoTwmtNk6JdBo3GGjmCIQEhpy8kBUo3WmyQib4rIEvP7XiJyQ2ZFyy4el0TrdQRC5JuRQdYcTvpl0GicobUjCBAeczLynJyUKHdINSDi78B1QAeAUuoL4MxMCeUEXnGHW89I+IsOiHBB4QqNJidp80crJ69HezKyRarKqVgpNS9mWSDdwjiJW/KcjLBVPeak0bgBy3LSbr3sk6pyqhGR3TDndBKRb2KUNeozeDzuyF9o8QcpzjddCB7t1tNonCSsnPJteU5uaChygFSj9S4H7gN2F5HNwFrg2xmTygG8Lsn8bvEHwy+CFRChtHLSaByh1a8tJ6dIVTkppdRsESkBPEqpRhEZl0nBso1bAiJa/UEGlxUARi8N0AOwGo1DxAZEuCWqNxdI1a33NIBSqlkp1Wgu+09mRHIGtwREtPgDEReCeXfcIJdGk4u0dxg9wyKbq1279bJDsvmcdgemAf1E5DTbqnKgsKcnFZFbgZMBP7AauEApVWeuuw64CAgCVyqlXu3pebqDWwIiWv1Bim1hq6CjgzQap4hYTpHcQ+3Wyw7JLKfJwElABYYysf72Ab7bi/O+DuyhlNoLWIERpo6ITMUIUZ8GHAf8VUS8vThPynhcUiGipSMSEOHVAREajaPEjjkZ7n8nJcodks3n9DzwvIgcqJT6OF0nVUq9Zvv6CfBN8/Mc4AmlVDuwVkRWAbOAtJ07EW7xJRsBEcZtCVtOzoul0eQknUPJtZs9W6Q65rRRRJ4Vke3m39MiMjJNMlwIvGx+HgFstK3bZC7rhIhcIiLzRWR+dXV1r4Vwg1svGFL4A6FIL83Kc9LaSaNxhDbLrZevAyKyTarK6UHgBWC4+feiuSwhIvKGiCyJ8zfHts31GMm8j3VXcKXUfUqpmUqpmYMHD+7u7p1wwzwtLX4jrznWrad7ahqNM8Rz6+nOYnZINZR8iFLKroweEpGru9pBKTW7q/Uicj7GeNbRKpLIsxkYZdtspLks43g9zuc5hV+E/OiACKfl0mhyldaOID6PROZY0wERWaM7FSLOERGv+XcOUNvTk4rIccBPgVOUUi22VS8AZ4pIgZlHNRGILZuUETwuSK5rMZVTbIUIbTlpNM7QapvLCdzh/s8VUrWcLgT+DNyBUcLoI6A302j8BSgAXjcrb3+ilLpMKbVURJ4ClmG4+y5XSgV7cZ6U8bqgLEkn5RSureeURBpNbtPWEaTAppzcEtWbC6SqnJqVUqek66RKqQldrLsZuDld50oVN5Qlae0wxpysaD2vdutpNI7S1hEKTzQIOiAim3Tp1hORk0WkGlgsIptE5KAsyZV1PCIo5Wwdu+pGPwAVRXmGTB5dW0+jcZJWf7RbzyOGJ0O/k5kn2ZjTzcChSqlhwDeA32VeJGcIJ7w62Cv6alsDIjCxshTQAREajdPEjjlFOoxOSZQ7JFNOAaXUVwBKqblAWeZFcgZLOQUcVARfbm1g3MASimPcelo3aTTO0NQeqXUJNle71k4ZJ9mY0xARuSbRd6XU7ZkRK/u4Iafoy62N7DmiX/i76MKvGo1jKKVYWdXISdOHh5d5bB6WvKwUVstdkllOf8ewlqy/2O99BqeDDxrbOtiwo4UpwyKX1WmZNJpcZumWBhraAswYWRFe5oZObK6QrLbeTdkSxGnCOUUOFXVcUWXMRDJlWHl4WeRFcEQkjSanWbalAYADxg8ML9MdxuyRahJun8dr5hQ55UtetrWzcpJwnpN+ETSabNNslhMrL4r04Z3uxOYSWpFZv3AAACAASURBVDmZOBmt1xEM8fPnlgAwrF9kmiyvns9Jo3GMSFJ8RDk53YnNJbRyMnGyVNDnG+vCn8Uyl7CFkusXQaPJOs3tAfK8Qr7PloTrgpSTXCEl5SQilSJyv4i8bH6fKiIXZVa07OKkL/nj1UaZwpeuPDRquccFY061Te08/PE66ls6wtMHaDS5QHN7IMpqAl3vMpukajk9BLyKMV0GGLPXdlmVfFfD41CPKBRSPDZ3PXuMKGfq8PJO6z3irFvvT2+u5BfPL2X6r17j3PvnMvba//HXd1Y5Jo8mPkopzr1/Ll+7/V0CeqrWtNDsD1KSHx0vrgMiskeqymmQUuopIASglAoAfaobHUl4ze5DV9PUTlVDO6ftHX/uRqdr/pUVRnqOn67bCcAfXllOc3vAKZE0cdjW0Mb7K2tYub2JutYOp8XpE6ytaaasMC9qmVOd2ES8vqyqz3o0UlVOzSIyEKMiOSJyAFCfMakcwClf8vcfWwjAmIHFcdcbkyA69yJ4PfEfkerG9ixLoumKx+duCH/WHYfec/2zi1mwfifH7jE0arlTndh4zFu7g+8+PJ87Xl/htCgZIVXldA3GXEu7iciHwMPADzImlQM44UsOBEPMX29YI/YQ8ii5HJ7Ko6U9QHG+l+8eOi5qeW2z3yGJNPG4662Iq7XJJcrJHwhxy8tf0dC2a1lybR1BHjOV/QHjBkStc1NAxAKz7di0s9VhSTJDSspJKbUQOBw4CLgUmKaU+iKTgmWbiC85e+fcUtcGwC2n7cnwiqK423g92Z8+vrk9wIL1O4zP/iDF+T6OnDwEgAsPNpTUTq2cXMPamuao783t7nDzPPfZZu55dzV3vbHSaVG6xZdbG8Kf9xjZL2qdmwIifv/KVwBRtf/6EqnO5wQwCxhr7rOPiKCUejgjUjmAOQtzVntE62qNRmXsoJKE24hkXqaOYIhrn17MZYePZ2JlGTe9uJSn5m8Krx8zsJiDJgxi7s+OBuCBD9eydEsDs6dWZlQuTWrMW2tEe150yDju/2Cta9x6jaYcThZT7gnWs3/stErKY8acnOjExsMe9OIGRZkJUg0lfwT4I3AIsJ/5NzODcmUdjwO+5PU7jBnqxw5MrJy8GZ55s9Uf5NqnF/P0wk1c98xiAFZub4rapsQMp60sL6SyvJApw8q5440VfLpuBy8t3sqTn27odFxNZugIhvjVi8vYVt8WXra+tgWfRzh95igAHp/X+/vx9IJNHHPHu1Hn6YmsQFSekNvZuKOFx+dt4NCJg7jnnH07rXeiExuPu99eDcDI/kUcMmGQo7JkilQtp5nAVNWHZ9jKti/58411/Py5JeR5hSFlBYnlynBAxN1vr+LphUZPMc8bvxEZXlEY9f3us/fmqNve5d53V/PGl9sBOH7PYZ16mZr0s3hzPQ98uJYFG3by/OUHA1DV0M6QsgImmfOAtaYheuvJ+RtZUdXEvHU7OMVWlbs7+AOGcsrzSpIt3cMa00X6g6MmRiXEWzjRiY3HHW8YQRA/P2kqx04bmmTrXZNUuzRLgL55BUzCIaJZeui+dc9HAHQEVfjc8RCRjLoQtjVEesYfr6llwfqdfLbBqFjx+2/sCcCYGMtu/OBSBpUWhBUTwNVPfJ45IR1i/HX/49f/Xea0GFHUtxjBBUs3R4Jld7b46V+Sj4hwxOTBvL+yhvZAzxTUljpjcL3AtHaufPwzWv09O1a9GdLujdPIu5UNpqs9UfSsGwIi7DZCX+4QppznBCwTkVdF5AXrL5OCZZts1rFr8QfoCBrn2X1o1zOPeD2ZnRI6tuF5dek2AK44cgKn7TOSO8+YwY+Pmdxpv1iZ3vpqO++tqM6YnNnk6QWbePST9YQU3P/BWqfFiaK6yQjhD4RU+B7saPYzoCQfiFQbef7zLd0+9hPzNnDQLW+xZHN91HOxaFNdF3slxoomS4clly3W17ZQmOdJ6M3Idic2HvZI2SHlib0uuzqpKqcbgVOB3wK32f76DNnsET32SWRM4KELZnW5rUckozLVNrczc0x/bjhxCgD3vbcGEbh69kTyvB5O3XtE3GigxjZjsPtrtqCI7zwwL2NyZpMf/XsRN5iFeN3GvLU7wp+rm9qpaWrn84114Wfkr9/eB4DtDd0fK3r2s80APPDB2nCKA8Cf3+p+tN22+rZwzciWHlpeTrCutoUxA0riuvTAHcWY11Qb1t0NJ05ht8GljsmRaVINJX833l+mhcsmmS6yurmulXP+MZcF63eGo5eeuvRAhvYr7HI/Iwk3IyIBRq97YGk+E4ZEP+S+BONPFv+8cBY3nDiFv39nJpcfuVvmBMwysWHZEJ03tL2xjbHX/o93HbAS/YEQLy/eynDzmVlb3cwLpoW0pxnyfPSUSsYOLI4qJpwqVifkGVNJfe8I475+uKq228eqaYokae9KymnDjmZGJ3DpgTvcelYC/KETBzsmQzZINVrvABH5VESaRMQvIkERaUi+566DN8PztPxn/iY+WFXD/z39RTg/Yb+x/ZPu5/FkbvB1TXUTK6qaGFRawKxxAygtMOJjUjndgbsN5OJDxwN0Ko65K/P2V8Y42t+/M5Nfz5kGwPJtkUd90UZjrOfhj9ZlXbZNO1to9gc5Y7/RADw2dwO/MsfEjrMNiu87ZgCLN3evgMvmulbeWR5RuLsNLuGHsycBhJ+L7lDXEkm8bfG7I7Q9GYFgiPW1LYwZkFg5uWGmgLpWw61XUdx3x5sgdbfeX4CzgJVAEXCxuaxXiMiPRESJyCDbsutEZJWILBeRY3t7jlSxlFMgQ9ppyRajsVhlC9NO5DqIkiuDbr0LHvoUgLNmjaY438fzVxzco+Ocf9BYwMjJckNA51fbGqht6ll5pUWb6hjWr5CvTa3kwN2MGVDtGfjW70vl3qUbS+HMGjeAfJ+HFxZFxpXsNRCHlBdQ2+Tv1r245WWjwzS0vJB1t5zImz86gnyfh7P3Hx0OjugOVgNaVuDLmOXU1B7g/ZXps2A/XlNLeyDEzLEDEm5jxS45Ndng4/M2cP2zhsu5X5FWTgAopVYBXqVUUCn1IHBEb04sIqOAY4ANtmVTgTOBacBxwF9FJCvpz94MZ37XNLVTZuuBnmHmpCTDk6E8p/dWVLO+toUT9xzGHiMMl9Co/kaPcXQXPcd4lBT4uP6EKSgFDW3O9JJrmtq58YWlfLSqhuPufJ99f/MG1zz1edKoNaUUq6ub+M8CI5x+XW1L2MU5oqIYEVhdHXH1WS7ZN76syrprxwpymDCklAkxYw2lBZGGamBJPoGQoqE19Xux1YzS+8HRE6KWlxfmUdvs56XFW1M+1py/fMAV//oMgBH9i5i7dkc4yjCdXPjQp5x7/zzmrum+2zEeG3cY12CvmKoQdjLdTiTjb++sDn8uzOublSEsUlVOLSKSD3wuIn8QkR8CiTNHU+MO4KeYxWRN5gBPKKXalVJrgVUYlSkyTqYzv3c2+zli9yHh77/5+h4p7ZeJwq+BYCgcvPDNfSPV0PN9Hh6+cBZPXnpAt49pjZ31JGkzGFJsb+x5sifAS4u38tBH6zj7H3PDy55ZuJn3V9R0ud//Fm/l6Nve5cf/XsT62mY272xlZH+jlFRRvpfRA4q5682VzF9nBCJstllRlguwN7yxrIqHPkwtInB1dRNH7T6EwWUFnaK0SgoiDdWgUmNddVNq1/TdFdXMX7+TOTOG8+39x0Stsyyy7z+2MGlI+YqqRq59+gsWbTIsvGOnVTKkvBB/IMRljy5ISZZUCIUUN76wNBwccsZ9n/T6mK3+IL943rBIrMjHeDgdrTfTHAo4be8Rjpw/m6SqnM41t70CaAZGAd/o6UlFZA6wWSm1KGbVCGCj7fsmc1m8Y1wiIvNFZH51de9Ne0+GM793tnTQvziP8w40Xv5ECa+xeEXS7kKoaYqEog6LSbA9bNJghvWLX+evK6xEXStPpjs8/PE6Zt38ZpTLs7usrIq/7+1JKjbb66jNXbODmqZ2Jg6JhPdfcaRhSTz/+RZa/UFufunL8DrLVdtdvtrWwPceXUB9awcXPzyfG19Mnku1ZHM962tbmGUWIi30RfeaS2zjflYR4fnrdpIMpRTnmR2VeDkz42yltdbv6BwsYrGhtoVz/jGXJz41Xt98r4d7z53JRrMKyoINyWVJld+9/CUPpXnM7/Uvq8JWcVcWiZPRerVN7Tyz0AhWuf2MGVk/f7ZJ2kKabrWblVJtSqkGpdRNSqlrTDdfV/u9ISJL4vzNAX4G/KI3giul7lNKzVRKzRw8uPdRK5k01wPBEPWtHfQvzuemOXuw7pYTU95XJP29tGc+i9TNS1RwtrsMNRXaBQ99yqfrdiTZOpq5a4ztezN+UBUTOn3DiVMYUlbAsq0NNNqqYi/ZXM/2hjae+nQjx9zxblQnwcrxOmD8wPCyb80cxcQhpWxraKO2OXoc66utjT2S9bnPtvDykm18z2ZNJHM/WpbbqTOMvtq1x+/OkZMHs+CG2Xxy3dFRidyTKkvJ93pYW5tYmVhssVm68fLZZk+p5CBz7O3FRVviWotfbWvgsFvfZrttGpVrjjGCKaw8vlH9e/ecbahtCX+2QqnvP28mh00azPQu3HCp8lmKyjMb0XovLd7KeQ/MY9X2JhZvinSArOT4XCGpclJKBYHBplsvZZRSs5VSe8T+AWuAccAiEVkHjAQWishQYDOGVWYx0lyWcTI5w6WVKd+/B9E1Xk96p8xoDwT5wyvLAbjzjBlpyzCvtCUt3vy/L7vYsjNWDTbL598Tmv0B9hldwV1n7c0hEwZx4cHj+PGxRmNrRY7Vt3Zw0p8/4OKH5/PTp79gRVVTVOLwQrOBig3vH1RaQF2LPzyGc885+3DCnkP5clvngNW1Nc08a1P+8bA6QB+tjoyVXPZIYrdXW0eQZz/bzICSfCpNd97YQSU8eMEsBpYWdJJXRBhYms+OpuSV49ebCuyv396HfnGez3yfhzvMXvrdb6/mgoc+pa4l+rgL1xuN5snTh/PLk6cCxjgkwC2n7cWeI/r16L2y3IgfrKzhsFvf5n9fGONeeV4PkypLOXpKJaUFXpraA3y1rSFcSb8nLFi/k+mjKlh84zFdbpfp8kWfrKnl+48t5N0V1cy+/V1O/ssH4XVLtxjPW0/LSe1qpOrWWwd8KCI/F5FrrL+enFAptVgpNUQpNVYpNRbDdbePUmobxpxRZ4pIgYiMAyYCWcnszGQp/A9WGeMe/bvwZSci3WNOlpsFCAdCpAOf18Mn1xlVy1Mt9NnWEWR7Q1s4J2ZNTc/dek3tQUoKfJwyfTiPXrw/Ho9QYUYzWZ0Dq+TPF5vqKTJdNws31DGotIAhZQXsbOkgzxvZz6JfUR71rR3h45QX5bH70HLW17aEc6Bqm9rpCIY47s73+OGTi7qcw6gmzkSNX3Zhhb2+rIpFm+r5xUlTU44S3Frfxr8XbKLVH+SVJdsSRu5ZwR7TR1UkPNbAknzsFba22qytFn+A658zCgb//KQpnHvAGG45bU/O2s/oY/YrzmPv0RXs7GZAxEera5jyi1dYsH5H2Kqx/je1B8Lh7SX5Pprbgxx35/t8428f9yha9PF5G/hiUz27V5Z1mvk2lojl1O3TxOXGF5Yy5+4PGXvt/3h9WRVnxhk/O//BeQRDisWb69ltcAl3nbV3ek7uclJVTluA/5rbl9n+0opSainwFLAMeAW43LTcMk6mLKf1tc1cZdadK+9B6KfHIwTTKJLVGJ2w51DGdzFVR08Y2q+QgycMZN7aHfz6v8tYtiVxKtzdb69i95+/wqzfvklVg9FYf7ahLqmVqJTizjdWhK2TM+/7mLHX/o9FG+s65eNYobYn/fkDLnhwXlSwREFe5NEfUJIXDoIYUlbYqdZhYZ6HFVVNvPllFWCMzVjjOsu3NaCUYt/fvMGJd71Pu1ns9NS/fBh2xcVSHRPmfs3XJrGtoS3hVBeLN9eT7/Nwcg96zFN+8QqXPbogYcWLZVsaqCjOCyf2xsPn9USNQ9rdtq8vqwrnxVUU5ePzejhz1uioJO7+xfnUt3bwypJtKcv9wUqjQ3fbayvCU29Y7u3G9gClphIpKfBF1Yc86c8fJFVQ2xvaePDDteHtnjYjNU/bJ3mQQbgqeRo6jA1tHTz00ToWmQnTf3sn/kjJO8ur+ds7q9i0s4Vxg/puRYhYUq0QcZNS6iaMCLvbbd97jWlB1di+36yU2k0pNVkp9XI6zpEKmfAl72j2c/it74S/9y/uvuXkTXPukBV08IdvTu+y4GxPqTB/4/0frOWEu96Pu00opLj11eXh79sa2hhQYjRgK7Z3PY6zdEsDd76xkh8+uYgPVtbwyZpIQ7k1JlLQPp729vLo8Sx7kmhHUIWL28Yr+Pk/M4z6H2advSFlBUwZZvTNlm1tDFs9K2xBGWtqmrngoU+Zt3YHf39vTdTx7FPc//msvdl7tGG1zLM1+v5AiD+/uZIVVY3UNLUzuLQg/IymwiMXRQe5PjZ3Q9ySRht3tDBuUOJyPRYn7jUs/PkXzy8NW4z2IJZEFrMV/XbZowt4bO76lOS33Gcfra7lPvP67TBryjW2dYSjCGNzfZZuaeB3Zs5WIn7w+Gfc9OIy1tnGsWaNG8D+trHGZHL1xtVuvc9PztsYtXyhOaZ05OTBjI15DhdvrmdLXWunGQL6MqlWiJgpIouBL4DFIrJIRDpPdrILkwm33jMLI2MP/7nsQGZ04TpJKFeak3BXVDUyoqKoR1n/qfCzE6ZEfbcnilpY80bZOW4Po8LBmfd9EjX4DbC1vjU8/cIjH0catz++tjxqu9hov1EDiru0Dq0Gt7K8IJzbFS9S8Q5bZNQeI8oZUl7IiIoi+hfnsXhTXZdK+PR7P+bml76MsorspX2OmVYZfi5WbIso5vMemMdtr6/gmDveY9mWhi7Dm+Nx4PiBnHPAaK49fvfwshueW8K2+jZ+9NSi8HjO1vpWhiUpoQVw7XG7c/CESOO9sqoRfyAUDhvv6jrbixv/a25qc03VxEmi3tHsJxhSbKlrpbLMkNl6js/ef3T4ft733pqEblWlFHPNEPQNpou7pqmdyvLUGv3edmI/WVPLuOteYtX2RhTxj3HFURN58IJZDLXJ9OaX22loCzCxMu0OK9eSqlvvAeD7tnGiy4EHMyaVA6Qzz+nm/y3j0D+8FY5e+sM39uoy67wr0p2Eu6KqiYmVmXMNDC6Nzr/51YtLo77Xtfh5cv5Gygp9/PykqeHlVkRYXUuHEfll9vK3N7Zx0C1vccpfPmB9bTNPzjd6m5MqSzvVj7vv3M79pWIz/+fb+4/utO6ISYP554WzuO30GQwsNRr/eBH+J+0VcaftMdwYpxMR9hxZwbKtDZ3mK3ryEiNPrNmWF7TMDFlvbOugpsnPD46awLyfHU2Bz0tZYR4VxXls3Gk0lv5AiI9tiaVfbWvsdmPo83r4zal7ctnhu/H2j48AjHI31z9rTCz50eoa/IEQm+taGVqePJLO4xEeu/gA/nSmoahfX1bFpBte5r0V1Xxz35G8ZZ4jHrPGDeBPZ87gu4eOY+mWBlZWRZRwQ1sHj81d38k7sLPFz6TKUr648Rj+dOYMDhw/kB3NftbWNNPWEWLqcMOtao3jDi0v5O6z9+HBC/YDjKjMeNiTxK0Q+tomP4NKU1P+vSlfpJQKW9G/eH4p2xuiFfClh43n/IPGsseIcsYNKuHNHx1Ooel+DoQUIyqKOHO/1JL3+wKpKqdGpVS4e6iU+gDoWRytS/GkyZeslOLv769l445WVm1vYtSAIk7vxQPlkfSVSlFKsa6mmfEZ9FvHunZiQ9Vn3/4eAFfPnsRFh4zj0sON+nwj+xfz1KUHhrezXHSLN9WjlNFAWy7Siw8Z18nCufiQcRwUZ0ZQS7FcNXsit58+PUqBjago4vBJgxlRURQec7LnONk521RuVj1BgOH9CtlS10ZZYV64TmK+zxPXPbTWHOu77TUj7+rQiYMZYusZj6goYn1tC68tjQ4xt/jJcZ3DvFNl3KASxg8uobk9yHJTMcxfv5NJN7xMW0coXKYpFU42r+dfbZUKkoVyiwhzZozgokOMa/fiF1vDFvWVj3/G9c8uCctlsbOlg4rifMoL85gzYwQj+xdR3djOJ6bSnmYqp1NnDOemU6ZxyWHGsa0qJ7ENfyikeOCDtWzaGW2Vt/qDNLYHwonLyYjU4Ox+O/HZxjreNEPx567dETUVSWGeh+tOmMKNp0yjwMxhKynw8dWvjw9H500YUppyfmRfoEvfjojsY36cJyL3Ao9jVHQ4A3gns6Jll3Ql19mrWs9dU8vkJPM1JZXLI+FQ695S2+yntSPIqAHpyW1KxGWH70aLP0Btkz8q3DoYUmF3zYl7Gi6Ynx67O0dOHhJ2bf312/vw/ccWMufuDwH4epxM+G/NHBUeh5g9pZJ+RXlRSsPOpYeN56JDxpHn9XDaPkY1jIN2G8hHq2ujFOeRk4fw8IWzODjBlNe//fqe/Pbre0YtG1xWEB4HueHEKYwaUMx3DhwLwIxRFVGW3TozZPurbQ2MGVgcTqa1H+ud5dW8vzJS0eLXc6Zx5xsr+cM39+LIyUPoDYNLC8JjZxBdBmePEeUpH8fjEY7afQhv2fKdUu18De1nuEPvetOYgmOf0RXhYrONMWWvNu9sjZJr9IBitje2c8NzSyjJ94anivB5PZxn1naEyPxGsRVHFm+u51f/XRYOxT9y8mDeXl7NDx5fCBgu4FTw9qJChJUXd/mRu3H326v5dN1Oygt9NLQF2K8Lz4qVKpCunMRdhWQDD7FzNv3S9tn5Cp9pJF0BEfbB7mZ/kCFlvRvATGcouVXAdGT/7tXO6y7WOMdVT3zGmupmVlc3sdvg0nD03p/OnBF+4bweiUp6jZ2649nPNjOotCCs1IryvEwcUorPvF/7jukfntohHiLSye32yEX7s6KqkbG2cRIR4bBJ3UvmtjcWQ8oKuf30yNjU0987iI5giLqWDr7xt49YtKmORz5Zz+rqZo6c3Pk89uKyAJccNp5zDxzLuaay6y2DE0yeB4THb1LlgfP3Y+ZvXqemyc8VR04I9/RTYfqofmw2q4jYxxbtASorqxrZXNfKqXtH3KnjbbUEz9hvdMLgi7ICH8X5XrbURSsnq9SRFRk6c+wA3l5eHZ7NOdVE3t4ERKzf0Uy+18PVsydxz7trCIYUh08ewtRh5cyZkTgS0wr6KC3o27X0YulSOSmljsyWIE6TroCI2MKnXTUKqeCR9CXhWjlOmbacYs/38EfruGnOHnyx2bAk9hmdeKqQeJWWf/+NPRGBCx+az6l7D8fjES44ZCwfrKrp8qVOhNcj4VDw3jBnxvBwcEdRfnRj6fUIXo+Xof28DO1XyIerasPzIo2PM0HcuEElrNrexMKff63bwQ+pYHdbDetXGHab3vatnkVtPnHJAdz77hquOGpC8o1t2BWZNW8UGGNMFlagwuwpkYksvza1ksMmDWZLXSs/PnZSwuOLGPfWPua0vbEtquwUwNFThkRFjKZa7Lg3ndjV25sZO6iYPK8nvP/0kf0SWv0W1raZiK51MymFbIlIBfAdYKx9H6XUlZkRK/t0N89JKcVnG+vCDe3GHS389D9fRA1kAwmne05ZLk/6Jht8bZmRp5Npy8niz2fvw8G3vBUOU15X00yBzxMe34mHvRH9/Tf2ZPqoCnYfWk4gGOLec/cNu7d2H1rOh9celdkfkAT7PFZFeYlfpdgKDvFmL73t9Ols2tGaEcUEkbyunxw7mdXVTeEabfHcpqkwYUgZt35rerf3swc+WJXgAX76ny+obmzn8iMnhPOW7NfNKkqcClOHlfPcZ5tRSiEicROcRw8o5rGL9+fbZu5bqsnN4XaiB+/kmuqmTm7+vbvoqFmctNcw7npzJd/cZ2TSbfsSqcYTvwR8AiwGHJrJJLN015f82NwN3PDcEg6ZMIijpwzhw1W1nRQTpMNySk/uVYs/wKtLt3Ha3iMyFkYey4iKIjwCD320jsFlBby0eBuV5YVdNgRej/DUpQfyj/fX8M19R4Xvi8/r4VjbhHpuI95U9hZDY8KUj9698/hReWEeU4dnbn6eiw4ex1dbG/na1EouG7wbkyrL+PreI7LeG+/qUb711eWce+AYVlY1ke/zdIr8TJWJlaU0tgeoamhnaL9CXlnSebqP4nxfOEL0rFmdIzkTYQVOddeb4Q+EWL+jJSpfDDpHt8Zj/OBSVv32hG6dry+QaitVqJTqUbmiXYXu+pKtqKEPVtWEyxPZKSvw0dgeSI9bLw1jTmuqm/EHQnxtamXyjdOIdTktF8r4wcmrUswaN6BTwIDbKe6GcnLCPTOkvJB/2iyPyw5PPE6XSfYd058XFm0xJ6bsvP6vb6/m03U72H/cgKgqE93Birhcub2RASX5PPvZZk6fOZL9xg7gJ//5gkPMoBcR4atfH0d+N87T04CI9bXNBEOqk9U8qCwzlnJfIFXl9IiIfBejhFF4xF8p1fNKiy6juzWz2jo6b3jy9OFccuh4AqEQv3xhKV9sqk9aqysZPVFO2xvaKCnwhYtvgn28KTsuPYvZU4aEB50BDpvY+wrybqQryynb19zNfOfAMRw8YRCrtjdx2aMLKM73cuXRE8Mz8d7zrhFFmOpknPGw8viWb2tkYEkBbR0hDp4wiBP2HEZrR5AzbNGF3Z2wz9PDMmerq40EcUs5PXrR/ry4aEuUa1gTTapXxg/cClxPJEpPAV2P5O1CWJ3ZVHtE8eYtGtavkD3NqJ87z5jBra8u73JWzVTwerpfIWLWb99k+sh+PH/FIYAx1mNl8scrz5NJ/nL2PmxvaOfPb61kxuiKTpPZ7epYIeNFXTRyB08YiM8jTB5aFs7HyVVEhAlDSsOTUg4tL+T8g8ayaGMdX5tayTVPGVO8VfSggr/FoNICKssLWLK5PjxuNamyjDyvJxzq31N6jBCNVwAAFJVJREFUmue0tsboHI4zPQeHTBzEIRPjpy1oDFJVTtcAE+w18PoaImImvKb20G2t76yc7O6b8YNL+ds5va/w5PFIXPdHIqxQdksZKaU44o/vmDKV9NqS6y6FeV5GDyzu0eD5rsBDF+zHiqqmLpMjywrzcnLMoCuswI+z9x9NYZ6Xv52zb1TF/KYERXBTZVJlGWtqmsNKcHgPJtCMh7eHFSLqWvwU+DxZG+/tC6TqbF0KtCTdahfH65HwbJhdEQwp6lo7+PreI/jvDw4JD3DHRmWlA083JxtcHzPBnD3vakSOJfFlg4ri/F1ufMwNTB1ezjs/PoKLDhkXXmYfn716duJw8VToV5TH2ppm/rNgE0V5XsqL0qMUPD20nOpbO3o0K0Euk+odCwKfi8jbRI859ZlQcrDCtpM/dDtb/ChluHT2GNGPG0+ZRnlRXkYaKW83x5y+ec/H4c9WhJDF2d2IStJoMs3YmGKxhXlerjhyAoGQ6nUgUXlRHo1tAb7a1kj/4ryUQ8VTweuRlDuMSimWVzVS39oRN4dPk5hUldNz5l+fxpukArhSitpmP7XmDKOWa2LUgOKoytXpRER6XFvvnx+t4ymzUOrLVx2alsRTjSaTWLMX9xb7DM+/OHlqF1t2HyO9I7Vtx133UvjzPqO7PytBLpOSclJK/VNEioDRSqnlSXfYRfEkCT54afE2Lv/XQmaZdbBGdJFMmi68nu4lBtuxZ8WnWthSo+kLWG68mWP68/W905u86hFJaY612HHpASX6HewOqc7ndDLwOcbstIjIDBF5IZOCOUEyt95Cc5poa1K4cQPTO5NsT2Sys2SzUbsunoWUqcoDGo0bGWg+74lq8PWGVCNo//xW9My2qeT4aSKkeuduBGYBdQBKqc/pQ2HkFsncevbggsmVZb0Kd00V6caY0+n3GuNN1x6/OxccPDZqXXdmUdVodnWsyQNTCXDqLl5JbcwpdmLFcV1MyKjpTKrKqUMpFTt7V58rY5RsYr8PbZUgXv3hYWkdZE2EERCRfDulFK0dQUoLfBw2cVB4okONJhexZow9OaZcUDrweJIXY7avP3jCQE6fObLHdQxzlVQDIpaKyNmAV0QmAlcCH2VOLGfoynJq8QeobfZz1qxRSasIp5NUa+u1mLOuXnHUBESEy4+YwOrtTRTle/n+Ed2rHK3R7OqMqCjiixuPoSwDeUWpROtV26aZf/Si/bPSke1rpHrnfoBRHaIdY8LBV4FfZ0oopzB8yfHXWcl8+40dELeqdKZIpZcGkcnarCilqcPLeeXqwzIqm0bjZsozlHDukcTtRIs/wEMfrQsrxX9drBVTT0k1Wq8FQzldn1lxnMXjSTyfU7iMf3n6E227IlltvboWP5+s2cFl5tTeZYU6A12jySReT+Ik3A9X1fKHV4yAZp9HdIJ2L0g2TXuXEXlKqVPSK46zdOXWsyynygxUgeiKZC6EO99YyUMfrQt/18pJo8ksXQVEzF8XqYU9tF9hjyura5JbTgcCGzFceXOBPm2ferpQBM5aTonXr62JLleUjrmfNBpNYrpytd/73prwZ10urHckU+tDgZ8BewB/Ar4G1Cil3lVKvdubE4vID0TkKxFZKiJ/sC2/TkRWichyETm2N+foLt4upkRfuH4nA0vyo6ahyAZdFaNt9QdZuH5n1LJpw3tXBV2j0XRNIm9GqxmUZKFzC3tHly2tUiqIkXj7iogUAGcB74jITUqpv/T0pCJyJDAHmK6UaheRIebyqcCZwDRgOPCGiEwy5cg4iZLr1tU088aX2zvNYpktmRKNOc1fv4PG9gBXHj2R4/cYqssTaTRZIJH7/843VwBG6PiHq2qzkgfZl0lqBphK6UQMxTQWuAt4tpfn/R5wi1KqHUApZc1GNwd4wly+VkRWYST/fhz/MOklUfDBok11AFxsq6CcLcR06ymlOkX9PD5vAwU+DxcePJaKYt1L02iyQbx8yC11rdz7ruHSO+/AsQzrVxRVcV3TfZIFRDyM4dJ7CbhJKbUkTeedBBwqIjcDbcCPlVKfAiOAT2zbbTKXxZPtEuASgNGj01NtO5HltL7WqOw9dXj2LRNr/piQAm/MiN+ijfUcM22oVkwaTRaJZznV2PKa9h8/kGOmDc22WH2OZJbTOUAzcBVwpa3nLoBSSiVsrUXkDYwxq1iuN887ADgA2A94SkS6ldmqlLoPuA9g5syZaYkCMAIiOi/f0eynrNBHga97UzqnAyvYJ6QUXls8SltHkM11rVFTTms0mszjiZMPWdtszFRw6WHj9dQYaSLZmFOP4yCVUrMTrROR7wHPKKO07zwRCQGDgM2AvbUdaS7LCt4EwQc7W/zhQpLZxuoQBEMKayZwpRT/NMPHh+uIII0mq3jj5EOu3t4EwJl6zrS04VQQ/nPAkQAiMgnIB2qAF4AzRaRARMYBE4F52RIqnlsvFFK8vqyK/g4pJ6tgq/1dmLt2B797+SsAhmc570qjyXXiufXeXVFNZXkBowcUOyRV38OpjM0HgAdEZAngB84zrailIvIUsAwIAJdnK1IPzLIkMT2irQ1ttPiDjlUUtoqJ2+Wqb+0If540tCzbImk0OU28gIgdzX72GN5PV/9PI44oJ6WUH2M8K966m4GbsyuRgdcjtAeinclWZYiT9xruhEh4bG49C2sm3tlThuhJBDWaLBPPctrZ7Gf3oTqVI53o2ho24rn1tpuVISqzXBnCwlJO9pk3rcigv357X0dk0mhymdgZszuCIbbUtzGgRAdCpBOtnGzES3jdFlZOzlgolpvA/jKsq21mWL/CjMzyqdFousYbkw/55pdGmqauzpJedOtmI565XtXQTp5XHCtF4vFE8pwsVm9vyuq0HRqNJkKsh2VrfSsAh00a7JRIfRKtnGzEmusAVQ1tDCkrdGxOFmt81eqpKaVYXd3MboP1lM8ajRPE5kNubzQ6sBU6vymtaOVkI9ZcB0M5DXUwXDtSIcKQq7qpnab2gGPRgxpNruOR6DHg7Q3tDCotCHs5NOlBKycb8QIitjW0OTbeBJExp4DZVatvMcLIB+goPY3GEWLd/9sb2xhSpt/HdKOVkw0jfyHyfdPOFtZUNzsWqQeEgx46zHopTe3GdOylBdkvpaTRaDq7/6sb2xlcppPh041WTja8Eh0V98WmegBmjKpwSiTyvJZyMuRqbjdykksLtH9bo3ECu/s/EAyxeWcrQ/tpyyndaOVkI7ZHZFVi2G/sAKdEsimnaMupRFtOGo0j2N3/izfX09ge4MDxgxyWqu+hlZON2IAISzk5WWXYZ86TYSmn5rBbz6nKUxpNbmN3/1c1GAnxYwbqmnrpRisnG/YeUSikeOvL7Xg9QnG+c1ZKfoxbr7HNUJhaOWk0zmB3/9c2G8pJlxFLP7qFs2Ev6PjgR+uYt24HgGM5TtDZrbe1vo18r4f+eoJBjcYR7O5/q86lU0n6fRltOdmwh4hurTOyvk+Z7kzBV4s8063nN5XTprpWhlcU6pwKjcYh7O7/2qZ2ygt9upRYBtBX1IbdrdfsD1JW6OP206c7KlPYcgqECIUUn2+oY2KlniZDo3EKeztR0+zXLr0MoZWTDftD19QeYGBJPj6vs5fI6pEFQor/Lt7K5rpWjt9jqKMyaTS5jN39X9vUzsBS7dLLBFo52cj3ecLus+b2ACUuCDrweSLRem9+WcXgsgJOnTHCYak0mtzF7v6vbfIzsERbTpnA+dbXRRTleekIKnY0+3nrq+1OiwNE3Hr+QIjV1U1MHVaux5s0GgfxeSVcTqy22c+scdpyygTacrJRlGeEjK+vbXZYkgiR8kWKtdXNuuCrRuMw+T4P7cEQgWCInS1+Buoxp4yglZONwjzjcuxoNsJDf3bC7k6KA0TynDbtbKHZH2S8nipDo3GUAq8HfyDEjhY/SsEgPeaUEbRyslFoWk5W7sKeI5yrqWdRbJYpWrqlAYAxA7Vy0micxPJmVNUbCbh6zCkzaOVko8isBFFjZn27oX5dgc9Lvs/DmpomAIY6WCFdo9FElNMWcwZcHa2XGbRyslHoM5RRdaOlnNwRL1Je6GPjDv0iaDRuwHK1W4n62q2XGbRysmFZTg9+uA6Aknx3KCerjp4IumyRRuMweabltLWhDdBuvUzhiHISkRki8omIfC4i80Vklm3ddSKySkSWi8ix2ZQrtj6WW2a3LCs0qqIPKSsIz4yr0WicIWI5teH1iKOzFvRlnDIN/gDcpJR6WUROML8fISJTgTOBacBw4A0RmaSUCmZDKPt4zlmzRrkmn6i/qTTH6mAIjcZxrDGnrfWtDCjJd0070ddwyq2ngHLzcz9gi/l5DvCEUqpdKbUWWAXMirN/RqgojvSAnJyaPZZBpnKaWFnqsCQajabACoioa2OgrkaeMZyynK4GXhWRP2IoyIPM5SOAT2zbbTKXdUJELgEuARg9enRahLJPjTF7SmVajpkOWjsMw9HJGXk1Go2BZTltrmvl0Il6BtxMkTHlJCJvAPEqlF4PHA38UCn1tIicDtwPzO7O8ZVS9wH3AcycOVMl2bzb7D7UPZW/v3vYeIrzfRy/xzCnRdFocp4RFZFZb/UMuJkjY8pJKZVQ2YjIw8BV5td/A/8wP28GRtk2HWkuyxrD+xWypb7N8WrkdvYZ3Z99Rvd3WgyNRgNMHlrGiIoiNte1MmaAHgfOFE659bbw/+3da4xdVRnG8f9Dh1JK7ZQiIaWtUk1jLEYoTkgRgxVIlEso38BIpImamMhNQrCEmOg3NYRbvCSmSFQupQFSSxNiRapEDbSDYiktpS2j0KGl9VKgCqVNXz6sVdmZFIeZ7pmzzt7PL9k5e69zzj7r2TNn3tmXcxZ8FvgdcC6wJbevBO6TdCvpgoi5wNrx7Nij157Df/cfGM+XNLMuM6N3EoN73uTUk6cO/2AblU4Vp68Bd0jqAd4inzuKiOckLQc2AgeAb4zXlXqH9E4+ml58aaiZvbc7vzifu/84QJ/PA48ZRdR+umbc9fX1RX9/f6e7YWbWVSQ9HRF9ne7H4ZRzYsXMzCxzcTIzs+K4OJmZWXFcnMzMrDguTmZmVhwXJzMzK46Lk5mZFcfFyczMitOID+FK2g38/QhW8UHgHzV1pxu0LS84c1s488h8OCJOrLMzdWlEcTpSkvpL/ZT0WGhbXnDmtnDm5vBhPTMzK46Lk5mZFcfFKflppzswztqWF5y5LZy5IXzOyczMiuM9JzMzK46Lk5mZFafVxUnSFyRtlrRV0pJO96cukmZLWiNpo6TnJF2b26dL+o2kLfn2+MpzbsrbYbOkz3eu96MnaYKkv0halZcbnRdA0jRJD0p6XtImSWc1Obekb+bf6Q2S7pc0qYl5Jf1M0i5JGyptI84p6VOSns333SlJ451l1CKilRMwAdgGfASYCPwVmNfpftWUbQZwRp7/APACMA/4AbAkty8Bvp/n5+X8xwBz8naZ0Okco8h9PXAfsCovNzpvzvJz4Kt5fiIwram5gZnAAHBsXl4OLG5iXuAc4AxgQ6VtxDmBtcACQMCjwAWdzvZ+pzbvOZ0JbI2IFyPibWAZsKjDfapFROyIiD/n+TeATaQ39iLSHzPy7aV5fhGwLCL2RcQAsJW0fbqGpFnARcDSSnNj8wJI6iX9EbsLICLejog9NDt3D3CspB5gMvAKDcwbEU8A/xrSPKKckmYAUyPiyUiV6heV5xSvzcVpJvByZXl7bmsUSacA84GngJMiYke+aydwUp5vwra4HbgROFhpa3JeSP8l7wbuzoczl0o6jobmjohB4BbgJWAH8FpErKaheQ9jpDln5vmh7V2hzcWp8SRNAR4CrouI16v35f+kGvE5AkkXA7si4un3ekyT8lb0kA79/CQi5gP/IR3u+Z8m5c7nWBaRivLJwHGSrqg+pkl5/5825GxzcRoEZleWZ+W2RpB0NKkw3RsRD+fmV/OuPvl2V27v9m1xNnCJpL+RDs+eK+kempv3kO3A9oh4Ki8/SCpWTc19PjAQEbsjYj/wMPBpmpt3qJHmHMzzQ9u7QpuL0zpgrqQ5kiYClwMrO9ynWuQrcu4CNkXErZW7VgJX5vkrgV9V2i+XdIykOcBc0onUrhARN0XErIg4hfRzfDwirqCheQ+JiJ3Ay5I+lpvOAzbS3NwvAQskTc6/4+eRzqc2Ne9QI8qZDwG+LmlB3l5frjynfJ2+IqOTE3Ah6Uq2bcDNne5Pjbk+Q9rlXw88k6cLgROA3wJbgMeA6ZXn3Jy3w2a66Iqew2RfyLtX67Uh7+lAf/5ZrwCOb3Ju4LvA88AG4JekK9Qalxe4n3RebT9pD/kro8kJ9OVttQ34Iflbgbph8tcXmZlZcdp8WM/MzArl4mRmZsVxcTIzs+K4OJmZWXFcnMzMrDguTmZmVhwXJ2stSSdIeiZPOyUNVpb/NAavt1jSbklLh3/0sOu6LA+DsKqOvpmVpqfTHTDrlIj4J+lDrEj6DrA3Im4Z45d9ICKuOtKVRMQDkl4FbqihT2bF8Z6T2WFI2ptvF0r6vaTlkl6Q9D1JX5K0Ng/i9tH8uBMlPSRpXZ7Ofh+vsVjSCkmPSBqQdJWk6/M3jD8paXp+3DVKA0eul7RsbJOblcF7TmbDOw34OGl8nReBpRFxptIIw1cD1wF3ALdFxB8kfQj4dX7OcD5BGtJkEmkcnm9FxHxJt5G+C+120jeNz4mIfZKm1ZzNrEguTmbDWxd5HB1J24DVuf1Z4HN5/nxgXmUU7KmSpkTE3mHWvSbSgJBvSHoNeKSy7k/m+fXAvZJWkL4/z6zxXJzMhrevMn+wsnyQd99DRwELIuKtMVj3RaQRby8Bvi3p1Ig4MMLXMesqPudkVo/VpEN8AEg6vY6VSjoKmB0Ra0gj/U4DptSxbrOSec/JrB7XAD+StJ70vnoC+HoN650A3COpFxDpvNaeGtZrVjQPmWE2TiQtBvrquJQ8r28hcENEXFzH+sxK4sN6ZuPnTeCCuj6EC/wY+PcR98qsQN5zMjOz4njPyczMiuPiZGZmxXFxMjOz4rg4mZlZcd4BuupQ35GwzcIAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from ipywidgets import *\n",
    "\n",
    "plt.plot(output_buffer)\n",
    "plt.xlabel(\"Time [ms]\")\n",
    "plt.ylabel(\"Membrane Potential [mV]\")\n",
    "plt.title(\"Membrane Potential Response to 40 mA current with 25 mA noise\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0.1079549789428711\n"
     ]
    }
   ],
   "source": [
    "print(end - start)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
