<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %or_ln99_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %or_ln99_2

]]></Node>
<StgValue><ssdm name="or_ln99_2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln103_15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln103_15

]]></Node>
<StgValue><ssdm name="zext_ln103_15_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc152.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc152.3:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc152.3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc152.3:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc152.3:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152.3:4 %br_ln101 = br i1 %tmp, void %for.inc152.3.split, void %for.inc155.3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.3.split:6 %lshr_ln103_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln103_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.3.split:7 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %or_ln99_2_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="2" op_3_bw="4">
<![CDATA[
for.inc152.3.split:8 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4, i4 %tmp_s, i2 3, i4 %lshr_ln103_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc152.3.split:9 %zext_ln103_2 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:10 %accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="accum_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:11 %accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="accum_V_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:12 %accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="accum_V_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:13 %accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="accum_V_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:14 %accum_V_load = load i10 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:20 %accum_V_1_load = load i10 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:26 %accum_V_2_load = load i10 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:32 %accum_V_3_load = load i10 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc152.3.split:34 %add_ln101 = add i7 %j_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152.3.split:35 %store_ln101 = store i7 %add_ln101, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
for.inc155.3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="7">
<![CDATA[
for.inc152.3.split:0 %empty = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="7">
<![CDATA[
for.inc152.3.split:1 %zext_ln103 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc152.3.split:2 %add_ln103 = add i12 %zext_ln103_15_read, i12 %zext_ln103

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.3.split:3 %zext_ln103_1 = zext i12 %add_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:4 %C_addr = getelementptr i16 %C, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:14 %accum_V_load = load i10 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.3.split:15 %store_ln103 = store i16 %accum_V_load, i12 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.3.split:16 %or_ln101 = or i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.3.split:17 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_2_read, i6 %or_ln101

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.3.split:18 %zext_ln103_3 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:19 %C_addr_1 = getelementptr i16 %C, i64 0, i64 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:20 %accum_V_1_load = load i10 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.3.split:21 %store_ln103 = store i16 %accum_V_1_load, i12 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:26 %accum_V_2_load = load i10 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.3.split:32 %accum_V_3_load = load i10 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152.3.split:5 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.3.split:22 %or_ln101_1 = or i6 %empty, i6 2

]]></Node>
<StgValue><ssdm name="or_ln101_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.3.split:23 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_2_read, i6 %or_ln101_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.3.split:24 %zext_ln103_4 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:25 %C_addr_2 = getelementptr i16 %C, i64 0, i64 %zext_ln103_4

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.3.split:27 %store_ln103 = store i16 %accum_V_2_load, i12 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.3.split:28 %or_ln101_2 = or i6 %empty, i6 3

]]></Node>
<StgValue><ssdm name="or_ln101_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.3.split:29 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_2_read, i6 %or_ln101_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.3.split:30 %zext_ln103_5 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.3.split:31 %C_addr_3 = getelementptr i16 %C, i64 0, i64 %zext_ln103_5

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.3.split:33 %store_ln103 = store i16 %accum_V_3_load, i12 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc152.3.split:36 %br_ln101 = br void %for.inc152.3

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="zext_ln103_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln103_15"/></StgValue>
</port>
<port id="71" name="C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="or_ln99_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln99_2"/></StgValue>
</port>
<port id="73" name="accum_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="accum_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="accum_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="accum_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="accum_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="accum_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="accum_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="accum_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="j" fromId="77" toId="6">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="C" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i6" to="or_ln99_2_read" fromId="103" toId="8">
</dataflow>
<dataflow id="105" from="or_ln99_2" to="or_ln99_2_read" fromId="72" toId="8">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i12" to="zext_ln103_15_read" fromId="106" toId="9">
</dataflow>
<dataflow id="108" from="zext_ln103_15" to="zext_ln103_15_read" fromId="70" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="10">
</dataflow>
<dataflow id="111" from="j" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="112" from="j" to="j_1" fromId="6" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="120" from="p_str" to="specpipeline_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="121" toId="14">
</dataflow>
<dataflow id="123" from="j_1" to="tmp" fromId="12" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp" fromId="124" toId="14">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="126" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_128" to="speclooptripcount_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_128" to="speclooptripcount_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_128" to="speclooptripcount_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="132" from="tmp" to="br_ln101" fromId="14" toId="16">
</dataflow>
<dataflow id="134" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln103_3" fromId="133" toId="17">
</dataflow>
<dataflow id="135" from="j_1" to="lshr_ln103_3" fromId="12" toId="17">
</dataflow>
<dataflow id="137" from="StgValue_136" to="lshr_ln103_3" fromId="136" toId="17">
</dataflow>
<dataflow id="139" from="StgValue_138" to="lshr_ln103_3" fromId="138" toId="17">
</dataflow>
<dataflow id="141" from="_ssdm_op_PartSelect.i4.i6.i32.i32" to="tmp_s" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="or_ln99_2_read" to="tmp_s" fromId="8" toId="18">
</dataflow>
<dataflow id="143" from="StgValue_136" to="tmp_s" fromId="136" toId="18">
</dataflow>
<dataflow id="144" from="StgValue_138" to="tmp_s" fromId="138" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitConcatenate.i10.i4.i2.i4" to="tmp_1" fromId="145" toId="19">
</dataflow>
<dataflow id="147" from="tmp_s" to="tmp_1" fromId="18" toId="19">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp_1" fromId="148" toId="19">
</dataflow>
<dataflow id="150" from="lshr_ln103_3" to="tmp_1" fromId="17" toId="19">
</dataflow>
<dataflow id="151" from="tmp_1" to="zext_ln103_2" fromId="19" toId="20">
</dataflow>
<dataflow id="152" from="accum_V" to="accum_V_addr" fromId="73" toId="21">
</dataflow>
<dataflow id="154" from="StgValue_153" to="accum_V_addr" fromId="153" toId="21">
</dataflow>
<dataflow id="155" from="zext_ln103_2" to="accum_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="156" from="accum_V_1" to="accum_V_1_addr" fromId="74" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_153" to="accum_V_1_addr" fromId="153" toId="22">
</dataflow>
<dataflow id="158" from="zext_ln103_2" to="accum_V_1_addr" fromId="20" toId="22">
</dataflow>
<dataflow id="159" from="accum_V_2" to="accum_V_2_addr" fromId="75" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_153" to="accum_V_2_addr" fromId="153" toId="23">
</dataflow>
<dataflow id="161" from="zext_ln103_2" to="accum_V_2_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="162" from="accum_V_3" to="accum_V_3_addr" fromId="76" toId="24">
</dataflow>
<dataflow id="163" from="StgValue_153" to="accum_V_3_addr" fromId="153" toId="24">
</dataflow>
<dataflow id="164" from="zext_ln103_2" to="accum_V_3_addr" fromId="20" toId="24">
</dataflow>
<dataflow id="165" from="accum_V_addr" to="accum_V_load" fromId="21" toId="25">
</dataflow>
<dataflow id="166" from="accum_V_1_addr" to="accum_V_1_load" fromId="22" toId="26">
</dataflow>
<dataflow id="167" from="accum_V_2_addr" to="accum_V_2_load" fromId="23" toId="27">
</dataflow>
<dataflow id="168" from="accum_V_3_addr" to="accum_V_3_load" fromId="24" toId="28">
</dataflow>
<dataflow id="169" from="j_1" to="add_ln101" fromId="12" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_170" to="add_ln101" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="add_ln101" to="store_ln101" fromId="29" toId="30">
</dataflow>
<dataflow id="173" from="j" to="store_ln101" fromId="6" toId="30">
</dataflow>
<dataflow id="174" from="j_1" to="empty" fromId="12" toId="31">
</dataflow>
<dataflow id="175" from="j_1" to="zext_ln103" fromId="12" toId="32">
</dataflow>
<dataflow id="176" from="zext_ln103_15_read" to="add_ln103" fromId="9" toId="33">
</dataflow>
<dataflow id="177" from="zext_ln103" to="add_ln103" fromId="32" toId="33">
</dataflow>
<dataflow id="178" from="add_ln103" to="zext_ln103_1" fromId="33" toId="34">
</dataflow>
<dataflow id="179" from="C" to="C_addr" fromId="71" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_153" to="C_addr" fromId="153" toId="35">
</dataflow>
<dataflow id="181" from="zext_ln103_1" to="C_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="182" from="accum_V_addr" to="accum_V_load" fromId="21" toId="36">
</dataflow>
<dataflow id="183" from="accum_V_load" to="store_ln103" fromId="36" toId="37">
</dataflow>
<dataflow id="184" from="C_addr" to="store_ln103" fromId="35" toId="37">
</dataflow>
<dataflow id="185" from="empty" to="or_ln101" fromId="31" toId="38">
</dataflow>
<dataflow id="187" from="StgValue_186" to="or_ln101" fromId="186" toId="38">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_2" fromId="188" toId="39">
</dataflow>
<dataflow id="190" from="or_ln99_2_read" to="tmp_2" fromId="8" toId="39">
</dataflow>
<dataflow id="191" from="or_ln101" to="tmp_2" fromId="38" toId="39">
</dataflow>
<dataflow id="192" from="tmp_2" to="zext_ln103_3" fromId="39" toId="40">
</dataflow>
<dataflow id="193" from="C" to="C_addr_1" fromId="71" toId="41">
</dataflow>
<dataflow id="194" from="StgValue_153" to="C_addr_1" fromId="153" toId="41">
</dataflow>
<dataflow id="195" from="zext_ln103_3" to="C_addr_1" fromId="40" toId="41">
</dataflow>
<dataflow id="196" from="accum_V_1_addr" to="accum_V_1_load" fromId="22" toId="42">
</dataflow>
<dataflow id="197" from="accum_V_1_load" to="store_ln103" fromId="42" toId="43">
</dataflow>
<dataflow id="198" from="C_addr_1" to="store_ln103" fromId="41" toId="43">
</dataflow>
<dataflow id="199" from="accum_V_2_addr" to="accum_V_2_load" fromId="23" toId="44">
</dataflow>
<dataflow id="200" from="accum_V_3_addr" to="accum_V_3_load" fromId="24" toId="45">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="201" toId="46">
</dataflow>
<dataflow id="204" from="empty_2" to="specloopname_ln101" fromId="203" toId="46">
</dataflow>
<dataflow id="205" from="empty" to="or_ln101_1" fromId="31" toId="47">
</dataflow>
<dataflow id="207" from="StgValue_206" to="or_ln101_1" fromId="206" toId="47">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3" fromId="188" toId="48">
</dataflow>
<dataflow id="209" from="or_ln99_2_read" to="tmp_3" fromId="8" toId="48">
</dataflow>
<dataflow id="210" from="or_ln101_1" to="tmp_3" fromId="47" toId="48">
</dataflow>
<dataflow id="211" from="tmp_3" to="zext_ln103_4" fromId="48" toId="49">
</dataflow>
<dataflow id="212" from="C" to="C_addr_2" fromId="71" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_153" to="C_addr_2" fromId="153" toId="50">
</dataflow>
<dataflow id="214" from="zext_ln103_4" to="C_addr_2" fromId="49" toId="50">
</dataflow>
<dataflow id="215" from="accum_V_2_load" to="store_ln103" fromId="44" toId="51">
</dataflow>
<dataflow id="216" from="C_addr_2" to="store_ln103" fromId="50" toId="51">
</dataflow>
<dataflow id="217" from="empty" to="or_ln101_2" fromId="31" toId="52">
</dataflow>
<dataflow id="219" from="StgValue_218" to="or_ln101_2" fromId="218" toId="52">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_4" fromId="188" toId="53">
</dataflow>
<dataflow id="221" from="or_ln99_2_read" to="tmp_4" fromId="8" toId="53">
</dataflow>
<dataflow id="222" from="or_ln101_2" to="tmp_4" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="tmp_4" to="zext_ln103_5" fromId="53" toId="54">
</dataflow>
<dataflow id="224" from="C" to="C_addr_3" fromId="71" toId="55">
</dataflow>
<dataflow id="225" from="StgValue_153" to="C_addr_3" fromId="153" toId="55">
</dataflow>
<dataflow id="226" from="zext_ln103_5" to="C_addr_3" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="accum_V_3_load" to="store_ln103" fromId="45" toId="56">
</dataflow>
<dataflow id="228" from="C_addr_3" to="store_ln103" fromId="55" toId="56">
</dataflow>
<dataflow id="229" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="230" from="tmp" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
