{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569888212922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569888212928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 20:03:32 2019 " "Processing started: Mon Sep 30 20:03:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569888212928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888212928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888212928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569888213256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569888213256 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "start2 regfile.v(38) " "Verilog HDL Declaration error at regfile.v(38): identifier \"start2\" is already declared in the present scope" {  } { { "regfile.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/regfile.v" 38 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1569888221606 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regfile regfile.v(2) " "Ignored design unit \"regfile\" at regfile.v(2) due to previous errors" {  } { { "regfile.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/regfile.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569888221607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 0 0 " "Found 0 design units, including 0 entities, in source file regfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder5to32.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/decoder5to32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221609 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3to8 " "Found entity 2: decoder3to8" {  } { { "decoder5to32.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/decoder5to32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221609 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5to32 " "Found entity 3: decoder5to32" {  } { { "decoder5to32.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/decoder5to32.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221609 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DFF.v " "Can't analyze file -- file DFF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1569888221613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/tristate_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/11789/Desktop/ECE 550/Checkpoint 2 Regfile/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569888221618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569888221668 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 30 20:03:41 2019 " "Processing ended: Mon Sep 30 20:03:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569888221668 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569888221668 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569888221668 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569888221668 ""}
