#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x12e1e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12d2b50 .scope module, "co_sim_I_SERDES_primitive_inst" "co_sim_I_SERDES_primitive_inst" 3 1;
 .timescale -9 -12;
v0x10a0830_0 .var "BITSLIP_ADJ", 0 0;
v0xf28fe0_0 .var "CLK_IN", 0 0;
v0xf821b0_0 .net "CLK_OUT", 0 0, L_0x11c6d80;  1 drivers
v0xe93790_0 .net "CLK_OUT_netlist", 0 0, L_0xfb5660;  1 drivers
v0xebf840_0 .net "DATA_VALID", 0 0, L_0x12dea50;  1 drivers
v0xec2790_0 .net "DATA_VALID_netlist", 0 0, L_0xfafe20;  1 drivers
o0x7f220ec59698 .functor BUFZ 1, c4<z>; HiZ drive
v0xeb6960_0 .net "DPA_ERROR", 0 0, o0x7f220ec59698;  0 drivers
v0xedee40_0 .net "DPA_ERROR_netlist", 0 0, L_0xfb7050;  1 drivers
v0xed9aa0_0 .net "DPA_LOCK", 0 0, L_0x129f9a0;  1 drivers
v0xee5a30_0 .net "DPA_LOCK_netlist", 0 0, L_0xfb0ae0;  1 drivers
v0xee39f0_0 .var "EN", 0 0;
v0xef76f0_0 .var "PLL_CLK", 0 0;
v0xee9020_0 .var "PLL_LOCK", 0 0;
v0xecd6e0_0 .net "Q", 3 0, v0xfd4260_0;  1 drivers
v0xec7220_0 .net "Q_netlist", 3 0, L_0x12f9510;  1 drivers
v0xeb9580_0 .var "RX_RST", 0 0;
v0xeb1130_0 .var "data_in", 0 0;
v0x10d0080_0 .var/i "mismatch", 31 0;
v0xfd2b80_0 .var "reset", 0 0;
S_0x12f3900 .scope task, "compare" "compare" 3 84, 3 84 0, S_0x12d2b50;
 .timescale -9 -12;
TD_co_sim_I_SERDES_primitive_inst.compare ;
    %load/vec4 v0xecd6e0_0;
    %load/vec4 v0xec7220_0;
    %cmp/ne;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xf821b0_0;
    %load/vec4 v0xe93790_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xebf840_0;
    %load/vec4 v0xec2790_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xeb6960_0;
    %load/vec4 v0xedee40_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xed9aa0_0;
    %load/vec4 v0xee5a30_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 86 "$display", "Data Mismatch: Actual output: %0d, %0d, %0d, %0d, %0d, Netlist Output %0d, %0d, %0d, %0d, %0d, Time: %0t ", v0xecd6e0_0, v0xf821b0_0, v0xebf840_0, v0xeb6960_0, v0xed9aa0_0, v0xec7220_0, v0xe93790_0, v0xec2790_0, v0xedee40_0, v0xee5a30_0, $time {0 0 0};
    %load/vec4 v0x10d0080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d0080_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 90 "$display", "Data Matched: Actual output: %0d, %0d, %0d, %0d, %0d, Netlist Output %0d, %0d, %0d, %0d, %0d, Time: %0t ", v0xecd6e0_0, v0xf821b0_0, v0xebf840_0, v0xeb6960_0, v0xed9aa0_0, v0xec7220_0, v0xe93790_0, v0xec2790_0, v0xedee40_0, v0xee5a30_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0x12ad5f0 .scope module, "golden" "I_SERDES_primitive_inst" 3 20, 4 1 0, S_0x12d2b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RX_RST";
    .port_info 3 /INPUT 1 "BITSLIP_ADJ";
    .port_info 4 /INPUT 1 "EN";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "CLK_OUT";
    .port_info 7 /OUTPUT 4 "Q";
    .port_info 8 /OUTPUT 1 "DATA_VALID";
    .port_info 9 /OUTPUT 1 "DPA_LOCK";
    .port_info 10 /OUTPUT 1 "DPA_ERROR";
    .port_info 11 /INPUT 1 "PLL_LOCK";
    .port_info 12 /INPUT 1 "PLL_CLK";
P_0x12f0db0 .param/str "DATA_RATE" 0 4 2, "SDR";
P_0x12f0df0 .param/str "DPA_MODE" 0 4 4, "NONE";
P_0x12f0e30 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000000100>;
v0xe04c80_0 .net "BITSLIP_ADJ", 0 0, v0x10a0830_0;  1 drivers
v0xe04f60_0 .net "CLK_IN", 0 0, v0xf28fe0_0;  1 drivers
v0xe07370_0 .net "CLK_OUT", 0 0, L_0x11c6d80;  alias, 1 drivers
v0xe07650_0 .net "DATA_VALID", 0 0, L_0x12dea50;  alias, 1 drivers
v0xe074e0_0 .net "DPA_ERROR", 0 0, o0x7f220ec59698;  alias, 0 drivers
v0xe077c0_0 .net "DPA_LOCK", 0 0, L_0x129f9a0;  alias, 1 drivers
v0xe48850_0 .net "EN", 0 0, v0xee39f0_0;  1 drivers
v0xe48b30_0 .net "PLL_CLK", 0 0, v0xef76f0_0;  1 drivers
v0xe489c0_0 .net "PLL_LOCK", 0 0, v0xee9020_0;  1 drivers
v0xe48ca0_0 .net "Q", 3 0, v0xfd4260_0;  alias, 1 drivers
v0xe1ab70_0 .net "RX_RST", 0 0, v0xeb9580_0;  1 drivers
v0xe1ae50_0 .net "data_in", 0 0, v0xeb1130_0;  1 drivers
v0xe1ace0_0 .var "dff", 0 0;
v0xe1afc0_0 .net "reset", 0 0, v0xfd2b80_0;  1 drivers
E_0x12f3190 .event negedge, v0xfd40f0_0;
S_0x12f1f30 .scope module, "inst" "I_SERDES" 4 27, 5 247 1, S_0x12ad5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "RX_RST";
    .port_info 2 /INPUT 1 "BITSLIP_ADJ";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "CLK_IN";
    .port_info 5 /OUTPUT 1 "CLK_OUT";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "DATA_VALID";
    .port_info 8 /OUTPUT 1 "DPA_LOCK";
    .port_info 9 /OUTPUT 1 "DPA_ERROR";
    .port_info 10 /INPUT 1 "PLL_LOCK";
    .port_info 11 /INPUT 1 "PLL_CLK";
P_0x12b6530 .param/str "DATA_RATE" 0 5 248, "SDR";
P_0x12b6570 .param/str "DPA_MODE" 0 5 250, "NONE";
P_0x12b65b0 .param/l "WIDTH" 0 5 249, +C4<00000000000000000000000000000100>;
L_0x129f9a0 .functor BUFZ 1, v0xf82040_0, C4<0>, C4<0>, C4<0>;
L_0x11c6d80 .functor BUFZ 1, v0x10613f0_0, C4<0>, C4<0>, C4<0>;
L_0xe94600 .functor BUFZ 1, v0xe1ace0_0, C4<0>, C4<0>, C4<0>;
L_0xe94990 .functor BUFZ 1, v0xef76f0_0, C4<0>, C4<0>, C4<0>;
L_0xe926a0 .functor AND 1, v0xf1f310_0, L_0x12edc50, C4<1>, C4<1>;
L_0x12a9770 .functor AND 1, L_0x12b5110, v0xe04df0_0, C4<1>, C4<1>;
v0xf19310_0 .net "BITSLIP_ADJ", 0 0, v0x10a0830_0;  alias, 1 drivers
v0xf19880_0 .net "CLK_IN", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0xf19df0_0 .net "CLK_OUT", 0 0, L_0x11c6d80;  alias, 1 drivers
v0xf1a360_0 .net "D", 0 0, v0xe1ace0_0;  1 drivers
v0xf1a8d0_0 .net "DATA_VALID", 0 0, L_0x12dea50;  alias, 1 drivers
v0xf1ae40_0 .net "DPA_ERROR", 0 0, o0x7f220ec59698;  alias, 0 drivers
v0xf1b3b0_0 .net "DPA_LOCK", 0 0, L_0x129f9a0;  alias, 1 drivers
v0xf1b920_0 .net "EN", 0 0, v0xee39f0_0;  alias, 1 drivers
v0xf1be90_0 .net "PLL_CLK", 0 0, v0xef76f0_0;  alias, 1 drivers
v0xf1c570_0 .net "PLL_LOCK", 0 0, v0xee9020_0;  alias, 1 drivers
v0xf1c6c0_0 .net "Q", 3 0, v0xfd4260_0;  alias, 1 drivers
v0xf1c810_0 .net "RX_RST", 0 0, v0xeb9580_0;  alias, 1 drivers
L_0x7f220ec0f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xf1daf0_0 .net/2u *"_ivl_16", 0 0, L_0x7f220ec0f0a8;  1 drivers
v0xf1dc40_0 .net *"_ivl_23", 0 0, L_0x12edc50;  1 drivers
v0xf1dd90_0 .net *"_ivl_29", 0 0, L_0x12b5110;  1 drivers
v0xf1f070_0 .var "bit_shifter", 3 0;
v0xf1f1c0_0 .var "bitslip_adj_0", 0 0;
v0xf1f310_0 .var "bitslip_adj_1", 0 0;
v0xf205f0_0 .net "bitslip_adj_pulse", 0 0, L_0xe926a0;  1 drivers
v0xf20740_0 .var "bitslip_counter", 3 0;
v0xf20890_0 .net "bitslip_des_clk", 0 0, L_0xe94990;  1 drivers
v0xf21b70_0 .net "bitslip_din", 0 0, L_0x12ee4d0;  1 drivers
v0xf21cc0_0 .net "bitslip_din_mux", 0 0, L_0xe94600;  1 drivers
v0xf21e10_0 .var "bitslip_dout", 0 0;
v0xf230f0_0 .var "bitslip_shifter_out", 0 0;
v0xf23240_0 .var "cdr_clk", 0 0;
v0xf23390_0 .var "cdr_core_clk", 0 0;
v0xf24670_0 .var "cdr_core_clk_count", 3 0;
v0xf247c0_0 .var "cdr_pll_lock_count", 8 0;
v0xf24910_0 .var "cdr_word_load_en", 0 0;
v0xf25bf0_0 .var "clk0_data_comp", 3 0;
v0x11f9300_0 .var "clk0_data_count", 4 0;
v0x1111230_0 .var "clk0_data_reg", 3 0;
v0x10a54f0_0 .var "clk0_reg_data_count", 1 0;
v0x10a5820_0 .var "clk180_data_comp", 3 0;
v0x11fffb0_0 .var "clk180_data_count", 4 0;
v0x111ce30_0 .var "clk180_data_reg", 3 0;
v0x109e700_0 .var "clk180_reg_data_count", 1 0;
v0x1211440_0 .var "clk270_data_comp", 3 0;
v0x110e1f0_0 .var "clk270_data_count", 4 0;
v0x110e440_0 .var "clk270_data_reg", 3 0;
v0x1223d60_0 .var "clk270_reg_data_count", 1 0;
v0x10d9ca0_0 .var "clk90_data_comp", 3 0;
v0x10e4b90_0 .var "clk90_data_count", 4 0;
v0x10a15e0_0 .var "clk90_data_reg", 3 0;
v0x1059b80_0 .var "clk90_reg_data_count", 1 0;
v0x1059d90_0 .var "clk_0", 0 0;
v0x10533e0_0 .var "clk_180", 0 0;
v0x1053190_0 .var "clk_270", 0 0;
v0x1060a90_0 .var "clk_90", 0 0;
v0x1061560_0 .var/real "clk_period", 0 0;
v0x1060920_0 .var "clk_start", 0 0;
v0x10613f0_0 .var "core_clk", 0 0;
v0x1060be0_0 .var "core_clk_count", 3 0;
v0x10616b0_0 .net "des_fifo_empty", 0 0, v0xf146f0_0;  1 drivers
v0x102b0b0_0 .net "des_fifo_full", 0 0, L_0x12c6310;  1 drivers
v0x11bd5f0_0 .var "des_parallel_reg", 3 0;
v0x1027790_0 .var "des_shifter", 3 0;
v0xf29170_0 .net "des_word_load_en", 0 0, v0xe04df0_0;  1 drivers
v0xf292e0_0 .var "dpa_dout", 0 0;
v0xf29450_0 .net "dpa_fifo_dout", 0 0, v0x12b6640_0;  1 drivers
v0xf295c0_0 .net "dpa_fifo_empty", 0 0, v0xfd2e40_0;  1 drivers
v0xf29730_0 .net "dpa_fifo_full", 0 0, L_0x1225b90;  1 drivers
v0xf82040_0 .var "dpa_lock", 0 0;
v0xf82340_0 .var/real "end_point", 0 0;
v0xf824b0_0 .var/real "period_quarter", 0 0;
v0xf82620_0 .var "pll_lock_count", 8 0;
v0xe04b10_0 .var/real "start_point", 0 0;
v0xe04df0_0 .var "word_load_en", 0 0;
E_0x12df530/0 .event negedge, v0xf1c810_0;
E_0x12df530/1 .event posedge, v0x115cb60_0;
E_0x12df530 .event/or E_0x12df530/0, E_0x12df530/1;
E_0x12ace80 .event anyedge, v0xf20740_0, v0xf1f070_0;
E_0x10d5290/0 .event negedge, v0xf1c810_0;
E_0x10d5290/1 .event posedge, v0x12b8cb0_0;
E_0x10d5290 .event/or E_0x10d5290/0, E_0x10d5290/1;
E_0x109ed30/0 .event negedge, v0xf1c810_0;
E_0x109ed30/1 .event posedge, v0x12a9fd0_0;
E_0x109ed30 .event/or E_0x109ed30/0, E_0x109ed30/1;
E_0x1126a90/0 .event anyedge, v0x11f9300_0, v0x1059d90_0, v0x10e4b90_0, v0x1060a90_0;
E_0x1126a90/1 .event anyedge, v0x11fffb0_0, v0x10533e0_0, v0x110e1f0_0, v0x1053190_0;
E_0x1126a90/2 .event anyedge, v0xf1a360_0;
E_0x1126a90 .event/or E_0x1126a90/0, E_0x1126a90/1, E_0x1126a90/2;
E_0x10c02b0/0 .event negedge, v0xf1c810_0;
E_0x10c02b0/1 .event posedge, v0x1053190_0;
E_0x10c02b0 .event/or E_0x10c02b0/0, E_0x10c02b0/1;
E_0x10d8a20/0 .event negedge, v0xf1c810_0;
E_0x10d8a20/1 .event posedge, v0x10533e0_0;
E_0x10d8a20 .event/or E_0x10d8a20/0, E_0x10d8a20/1;
E_0x1107660/0 .event negedge, v0xf1c810_0;
E_0x1107660/1 .event posedge, v0x1060a90_0;
E_0x1107660 .event/or E_0x1107660/0, E_0x1107660/1;
E_0x1226070/0 .event negedge, v0xf1c810_0;
E_0x1226070/1 .event posedge, v0x1059d90_0;
E_0x1226070 .event/or E_0x1226070/0, E_0x1226070/1;
E_0x1003730/0 .event negedge, v0x10533e0_0;
E_0x1003730/1 .event posedge, v0x10533e0_0;
E_0x1003730 .event/or E_0x1003730/0, E_0x1003730/1;
E_0x10183d0/0 .event negedge, v0x1059d90_0;
E_0x10183d0/1 .event posedge, v0x1059d90_0;
E_0x10183d0 .event/or E_0x10183d0/0, E_0x10183d0/1;
E_0x102ad20/0 .event negedge, v0x12a9fd0_0;
E_0x102ad20/1 .event posedge, v0x12a9fd0_0;
E_0x102ad20 .event/or E_0x102ad20/0, E_0x102ad20/1;
L_0x1008370 .reduce/nor v0xeb9580_0;
L_0x102e150 .reduce/nor L_0x1225b90;
L_0x12c9960 .reduce/nor v0xeb9580_0;
L_0x12c9a00 .reduce/nor v0xfd2e40_0;
L_0x12ee4d0 .functor MUXZ 1, L_0x7f220ec0f0a8, L_0xe94600, v0xee39f0_0, C4<>;
L_0x12edc50 .reduce/nor v0xf1f1c0_0;
L_0x12a9680 .reduce/nor v0xeb9580_0;
L_0x12b5110 .reduce/nor L_0x12c6310;
L_0x12de490 .reduce/nor v0xeb9580_0;
L_0x12e02b0 .reduce/nor v0xf146f0_0;
L_0x12dea50 .reduce/nor v0xf146f0_0;
S_0x12eaed0 .scope module, "afifo_dpa" "afifo" 5 621, 5 135 1, S_0x12f1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 1 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x118a970 .param/l "ADDRSIZE" 0 5 137, +C4<00000000000000000000000000000100>;
P_0x118a9b0 .param/l "DATASIZE" 0 5 140, +C4<00000000000000000000000000000001>;
P_0x118a9f0 .param/l "MEM_TYPE" 0 5 145, +C4<00000000000000000000000000000000>;
P_0x118aa30 .param/l "SYNC_STAGES" 0 5 143, +C4<00000000000000000000000000000010>;
L_0x102fb30 .functor NOT 2, L_0x10a5690, C4<00>, C4<00>, C4<00>;
L_0xea1220 .functor OR 1, v0xfd2e40_0, L_0x12c9a00, C4<0>, C4<0>;
L_0xe94330 .functor AND 1, L_0x102e150, L_0xef5f50, C4<1>, C4<1>;
L_0x7f220ec0f018 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13140c0_0 .net/2u *"_ivl_0", 4 0, L_0x7f220ec0f018;  1 drivers
v0x1312fe0_0 .net *"_ivl_10", 1 0, L_0x102fb30;  1 drivers
v0x12a64c0_0 .net *"_ivl_13", 2 0, L_0x10964b0;  1 drivers
v0x10c1610_0 .net *"_ivl_14", 4 0, L_0x111c080;  1 drivers
v0x10c9b40_0 .net *"_ivl_23", 0 0, L_0xef5f50;  1 drivers
L_0x7f220ec0f060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x10c9990_0 .net/2u *"_ivl_4", 4 0, L_0x7f220ec0f060;  1 drivers
v0x121ad50_0 .net *"_ivl_9", 1 0, L_0x10a5690;  1 drivers
v0x10d0210_0 .net "next_rd_addr", 4 0, L_0x110c430;  1 drivers
v0x10d35b0_0 .net "next_wr_addr", 4 0, L_0xfd2550;  1 drivers
v0x10d3710_0 .net "rclk", 0 0, v0xef76f0_0;  alias, 1 drivers
v0xfd26e0_0 .net "rd", 0 0, L_0x12c9a00;  1 drivers
v0xfd19f0_0 .var "rd_addr", 4 0;
v0xfd2cd0_0 .net "rd_data", 0 0, v0x12b6640_0;  alias, 1 drivers
v0xfd2e40_0 .var "rd_empty", 0 0;
v0xfd2fb0_0 .net "rd_reset", 0 0, L_0x12c9960;  1 drivers
v0x12f02e0_1 .array/port v0x12f02e0, 1;
v0xfd3120_0 .net "rd_wgray", 4 0, v0x12f02e0_1;  1 drivers
v0xfd3290_0 .net "read_empty", 0 0, L_0x10db8f0;  1 drivers
v0xfd3400_0 .net "ren", 0 0, L_0xea1220;  1 drivers
v0xfd3570_0 .var "rgray", 4 0;
v0xfd36e0_0 .net "wclk", 0 0, v0xf23240_0;  1 drivers
v0xfd3850_0 .var "wgray", 4 0;
v0xfd39c0_0 .net "wr", 0 0, L_0x102e150;  1 drivers
v0xfd20f0_0 .var "wr_addr", 4 0;
v0xfd2260_0 .net "wr_data", 0 0, v0xf292e0_0;  1 drivers
v0xfd3b30_0 .net "wr_full", 0 0, L_0x1225b90;  alias, 1 drivers
v0xfd3ca0_0 .net "wr_reset", 0 0, L_0x1008370;  1 drivers
v0x13143d0_1 .array/port v0x13143d0, 1;
v0xfd23d0_0 .net "wr_rgray", 4 0, v0x13143d0_1;  1 drivers
L_0xfd2550 .arith/sum 5, v0xfd20f0_0, L_0x7f220ec0f018;
L_0x110c430 .arith/sum 5, v0xfd19f0_0, L_0x7f220ec0f060;
L_0x10a5690 .part v0xfd3850_0, 3, 2;
L_0x10964b0 .part v0xfd3850_0, 0, 3;
L_0x111c080 .concat [ 3 2 0 0], L_0x10964b0, L_0x102fb30;
L_0x1225b90 .cmp/eq 5, v0x13143d0_1, L_0x111c080;
L_0x10db8f0 .cmp/eq 5, v0x12f02e0_1, v0xfd3570_0;
L_0xef5f50 .reduce/nor L_0x1225b90;
S_0x12ec9f0 .scope module, "dual_port_ram" "dual_port_ram" 5 235, 5 81 1, S_0x12eaed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0x12aaaa0 .param/l "ADDRSIZE" 0 5 85, +C4<00000000000000000000000000000100>;
P_0x12aaae0 .param/l "DATASIZE" 0 5 83, +C4<00000000000000000000000000000001>;
P_0x12aab20 .param/l "MEM_TYPE" 0 5 87, +C4<00000000000000000000000000000000>;
v0x12aa0b0_0 .net "raddr", 4 0, v0xfd19f0_0;  1 drivers
v0x12a9fd0_0 .net "rd_clk", 0 0, v0xef76f0_0;  alias, 1 drivers
v0x12b6640_0 .var "rdata", 0 0;
v0x12b5b40_0 .net "ren", 0 0, L_0xea1220;  alias, 1 drivers
v0x12b5a60_0 .net "waddr", 4 0, v0xfd20f0_0;  1 drivers
v0x12c78b0_0 .net "wdata", 0 0, v0xf292e0_0;  alias, 1 drivers
v0x12c7790_0 .net "wen", 0 0, L_0xe94330;  1 drivers
v0x12b8cb0_0 .net "wr_clk", 0 0, v0xf23240_0;  alias, 1 drivers
S_0x12b7c30 .scope generate, "genblk1" "genblk1" 5 102, 5 102 0, S_0x12ec9f0;
 .timescale -9 -12;
v0x12aabb0 .array "mem", 0 15, 0 0;
E_0xe04830 .event posedge, v0x12b8cb0_0;
E_0xe07090 .event posedge, v0x12a9fd0_0;
S_0x12abc20 .scope module, "synchronizer" "synchronizer" 5 221, 5 11 1, S_0x12eaed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x12b7650 .param/l "ADDRSIZE" 0 5 15, +C4<00000000000000000000000000000100>;
P_0x12b7690 .param/l "SYNC_STAGES" 0 5 14, +C4<00000000000000000000000000000010>;
v0x12f0ec0_0 .net "rd_clk", 0 0, v0xef76f0_0;  alias, 1 drivers
v0x12f03c0_0 .net "rd_rst", 0 0, L_0x12c9960;  alias, 1 drivers
v0x12f02e0 .array "rd_sync_register", 1 0, 4 0;
v0x130c7c0_0 .net "rptr", 4 0, v0xfd3570_0;  1 drivers
v0x12ff050_0 .net "rptr_reg", 4 0, v0x12f02e0_1;  alias, 1 drivers
v0x1317b40_0 .net "wptr", 4 0, v0xfd3850_0;  1 drivers
v0x1316000_0 .net "wptr_reg", 4 0, v0x13143d0_1;  alias, 1 drivers
v0x1315670_0 .net "wr_clk", 0 0, v0xf23240_0;  alias, 1 drivers
v0x1314960_0 .net "wr_rst", 0 0, L_0x1008370;  alias, 1 drivers
v0x13143d0 .array "wr_sync_register", 1 0, 4 0;
S_0x12b0650 .scope generate, "genblk1[0]" "genblk1[0]" 5 58, 5 58 0, S_0x12abc20;
 .timescale -9 -12;
P_0x100a0a0 .param/l "i" 1 5 58, +C4<00>;
E_0x1005610 .event posedge, v0x12f03c0_0, v0x12a9fd0_0;
E_0x100bfe0 .event posedge, v0x1314960_0, v0x12b8cb0_0;
S_0x12b2170 .scope module, "afifo_inst" "afifo" 5 733, 5 135 1, S_0x12f1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 4 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 4 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x12ac310 .param/l "ADDRSIZE" 0 5 137, +C4<00000000000000000000000000000100>;
P_0x12ac350 .param/l "DATASIZE" 0 5 140, +C4<00000000000000000000000000000100>;
P_0x12ac390 .param/l "MEM_TYPE" 0 5 145, +C4<00000000000000000000000000000000>;
P_0x12ac3d0 .param/l "SYNC_STAGES" 0 5 143, +C4<00000000000000000000000000000010>;
L_0x130fdc0 .functor NOT 2, L_0x12ff2c0, C4<00>, C4<00>, C4<00>;
L_0xfaf7c0 .functor OR 1, v0xf146f0_0, L_0x12e02b0, C4<0>, C4<0>;
L_0x12efa30 .functor AND 1, L_0x12a9770, L_0x12ef990, C4<1>, C4<1>;
L_0x7f220ec0f0f0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xf10040_0 .net/2u *"_ivl_0", 4 0, L_0x7f220ec0f0f0;  1 drivers
v0xf105b0_0 .net *"_ivl_10", 1 0, L_0x130fdc0;  1 drivers
v0xf10b20_0 .net *"_ivl_13", 2 0, L_0x12b8f20;  1 drivers
v0xf11090_0 .net *"_ivl_14", 4 0, L_0x12b8fc0;  1 drivers
v0xf11600_0 .net *"_ivl_23", 0 0, L_0x12ef990;  1 drivers
L_0x7f220ec0f138 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xf11b70_0 .net/2u *"_ivl_4", 4 0, L_0x7f220ec0f138;  1 drivers
v0xf120e0_0 .net *"_ivl_9", 1 0, L_0x12ff2c0;  1 drivers
v0xf12650_0 .net "next_rd_addr", 4 0, L_0x130dc10;  1 drivers
v0xf12bc0_0 .net "next_wr_addr", 4 0, L_0x130fd20;  1 drivers
v0xf13130_0 .net "rclk", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0xf136a0_0 .net "rd", 0 0, L_0x12e02b0;  1 drivers
v0xf13c10_0 .var "rd_addr", 4 0;
v0xf14180_0 .net "rd_data", 3 0, v0xfd4260_0;  alias, 1 drivers
v0xf146f0_0 .var "rd_empty", 0 0;
v0xf14c60_0 .net "rd_reset", 0 0, L_0x12de490;  1 drivers
v0x115b960_1 .array/port v0x115b960, 1;
v0xf151d0_0 .net "rd_wgray", 4 0, v0x115b960_1;  1 drivers
v0xf15740_0 .net "read_empty", 0 0, L_0x12d1520;  1 drivers
v0xf15cb0_0 .net "ren", 0 0, L_0xfaf7c0;  1 drivers
v0xf16220_0 .var "rgray", 4 0;
v0xf16790_0 .net "wclk", 0 0, L_0xe94990;  alias, 1 drivers
v0xf16d00_0 .var "wgray", 4 0;
v0xf17270_0 .net "wr", 0 0, L_0x12a9770;  1 drivers
v0xf177e0_0 .var "wr_addr", 4 0;
v0xf17d50_0 .net "wr_data", 3 0, v0x11bd5f0_0;  1 drivers
v0xf182c0_0 .net "wr_full", 0 0, L_0x12c6310;  alias, 1 drivers
v0xf18830_0 .net "wr_reset", 0 0, L_0x12a9680;  1 drivers
v0xf0fad0_1 .array/port v0xf0fad0, 1;
v0xf18da0_0 .net "wr_rgray", 4 0, v0xf0fad0_1;  1 drivers
L_0x130fd20 .arith/sum 5, v0xf177e0_0, L_0x7f220ec0f0f0;
L_0x130dc10 .arith/sum 5, v0xf13c10_0, L_0x7f220ec0f138;
L_0x12ff2c0 .part v0xf16d00_0, 3, 2;
L_0x12b8f20 .part v0xf16d00_0, 0, 3;
L_0x12b8fc0 .concat [ 3 2 0 0], L_0x12b8f20, L_0x130fdc0;
L_0x12c6310 .cmp/eq 5, v0xf0fad0_1, L_0x12b8fc0;
L_0x12d1520 .cmp/eq 5, v0x115b960_1, v0xf16220_0;
L_0x12ef990 .reduce/nor L_0x12c6310;
S_0x12a6b30 .scope module, "dual_port_ram" "dual_port_ram" 5 235, 5 81 1, S_0x12b2170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 4 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0x10689f0 .param/l "ADDRSIZE" 0 5 85, +C4<00000000000000000000000000000100>;
P_0x1068a30 .param/l "DATASIZE" 0 5 83, +C4<00000000000000000000000000000100>;
P_0x1068a70 .param/l "MEM_TYPE" 0 5 87, +C4<00000000000000000000000000000000>;
v0xfd3f80_0 .net "raddr", 4 0, v0xf13c10_0;  1 drivers
v0xfd40f0_0 .net "rd_clk", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0xfd4260_0 .var "rdata", 3 0;
v0x11299c0_0 .net "ren", 0 0, L_0xfaf7c0;  alias, 1 drivers
v0x1129810_0 .net "waddr", 4 0, v0xf177e0_0;  1 drivers
v0x1129b30_0 .net "wdata", 3 0, v0x11bd5f0_0;  alias, 1 drivers
v0x115bc40_0 .net "wen", 0 0, L_0x12efa30;  1 drivers
v0x115cb60_0 .net "wr_clk", 0 0, L_0xe94990;  alias, 1 drivers
S_0x12fc780 .scope generate, "genblk1" "genblk1" 5 102, 5 102 0, S_0x12a6b30;
 .timescale -9 -12;
v0xfd3e10 .array "mem", 0 15, 3 0;
E_0x100c020 .event posedge, v0x115cb60_0;
E_0x1061f70 .event posedge, v0xfd40f0_0;
S_0x12f18f0 .scope module, "synchronizer" "synchronizer" 5 221, 5 11 1, S_0x12b2170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x1009780 .param/l "ADDRSIZE" 0 5 15, +C4<00000000000000000000000000000100>;
P_0x10097c0 .param/l "SYNC_STAGES" 0 5 14, +C4<00000000000000000000000000000010>;
v0x115bdb0_0 .net "rd_clk", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0x115ccd0_0 .net "rd_rst", 0 0, L_0x12de490;  alias, 1 drivers
v0x115b960 .array "rd_sync_register", 1 0, 4 0;
v0x115c880_0 .net "rptr", 4 0, v0xf16220_0;  1 drivers
v0x115bad0_0 .net "rptr_reg", 4 0, v0x115b960_1;  alias, 1 drivers
v0x115c9f0_0 .net "wptr", 4 0, v0xf16d00_0;  1 drivers
v0xf0ea80_0 .net "wptr_reg", 4 0, v0xf0fad0_1;  alias, 1 drivers
v0xf0eff0_0 .net "wr_clk", 0 0, L_0xe94990;  alias, 1 drivers
v0xf0f560_0 .net "wr_rst", 0 0, L_0x12a9680;  alias, 1 drivers
v0xf0fad0 .array "wr_sync_register", 1 0, 4 0;
S_0x12fda10 .scope generate, "genblk1[0]" "genblk1[0]" 5 58, 5 58 0, S_0x12f18f0;
 .timescale -9 -12;
P_0x107c270 .param/l "i" 1 5 58, +C4<00>;
E_0x10625f0 .event posedge, v0x115ccd0_0, v0xfd40f0_0;
E_0x107bba0 .event posedge, v0xf0f560_0, v0x115cb60_0;
S_0x12df670 .scope module, "synth_net" "I_SERDES_primitive_inst_post_synth" 3 25, 6 3 0, S_0x12d2b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RX_RST";
    .port_info 3 /INPUT 1 "BITSLIP_ADJ";
    .port_info 4 /INPUT 1 "EN";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "CLK_OUT";
    .port_info 7 /OUTPUT 4 "Q";
    .port_info 8 /OUTPUT 1 "DATA_VALID";
    .port_info 9 /OUTPUT 1 "DPA_LOCK";
    .port_info 10 /OUTPUT 1 "DPA_ERROR";
    .port_info 11 /INPUT 1 "PLL_LOCK";
    .port_info 12 /INPUT 1 "PLL_CLK";
v0xdffd30_0 .net "$abc$192$li0_li0", 0 0, L_0x12a1870;  1 drivers
v0xdffbc0_0 .net "$auto$clkbufmap.cc:298:execute$428", 0 0, L_0x12a1ce0;  1 drivers
v0xdffea0_0 .net "$iopadmap$BITSLIP_ADJ", 0 0, L_0x12e0bf0;  1 drivers
v0xe2a7d0_0 .net "$iopadmap$CLK_IN", 0 0, L_0x12e0c60;  1 drivers
v0xe2aab0_0 .net "$iopadmap$CLK_OUT", 0 0, v0xe65680_0;  1 drivers
v0xe2a940_0 .net "$iopadmap$DATA_VALID", 0 0, L_0x12a40f0;  1 drivers
o0x7f220ec5ad18 .functor BUFZ 1, c4<z>; HiZ drive
v0xe2ac20_0 .net "$iopadmap$DPA_ERROR", 0 0, o0x7f220ec5ad18;  0 drivers
v0xe2fca0_0 .net "$iopadmap$DPA_LOCK", 0 0, v0xeaa4d0_0;  1 drivers
v0xebc500_0 .net "$iopadmap$EN", 0 0, L_0xe0dfa0;  1 drivers
v0xebc670_0 .net "$iopadmap$PLL_CLK", 0 0, L_0xe0e2d0;  1 drivers
v0xeb3ca0_0 .net "$iopadmap$PLL_LOCK", 0 0, L_0xe0fa80;  1 drivers
v0xeb9410_0 .net "$iopadmap$Q", 3 0, v0xe62cb0_0;  1 drivers
v0xe45ff0_0 .net "$iopadmap$RX_RST", 0 0, L_0xe0fe90;  1 drivers
v0xe462d0_0 .net "$iopadmap$data_in", 0 0, L_0xe101c0;  1 drivers
v0xe46160_0 .net "$iopadmap$reset", 0 0, L_0x12cf8b0;  1 drivers
v0xe46440_0 .net "BITSLIP_ADJ", 0 0, v0x10a0830_0;  alias, 1 drivers
v0x12e6c20_0 .net "CLK_IN", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0x110cef0_0 .net "CLK_OUT", 0 0, L_0xfb5660;  alias, 1 drivers
v0x12f16f0_0 .net "DATA_VALID", 0 0, L_0xfafe20;  alias, 1 drivers
v0x11b9e40_0 .net "DPA_ERROR", 0 0, L_0xfb7050;  alias, 1 drivers
v0x1058710_0 .net "DPA_LOCK", 0 0, L_0xfb0ae0;  alias, 1 drivers
v0x1127990_0 .net "EN", 0 0, v0xee39f0_0;  alias, 1 drivers
v0x1097110_0 .net "PLL_CLK", 0 0, v0xef76f0_0;  alias, 1 drivers
v0x1056550_0 .net "PLL_LOCK", 0 0, v0xee9020_0;  alias, 1 drivers
v0x105a480_0 .net "Q", 3 0, L_0x12f9510;  alias, 1 drivers
v0x1211ac0_0 .net "RX_RST", 0 0, v0xeb9580_0;  alias, 1 drivers
v0xee1450_0 .net "data_in", 0 0, v0xeb1130_0;  alias, 1 drivers
v0xfd1b70_0 .net "dff", 0 0, v0xe188f0_0;  1 drivers
v0xedc040_0 .net "reset", 0 0, v0xfd2b80_0;  alias, 1 drivers
L_0x12f8150 .concat [ 1 1 0 0], L_0x12cf8b0, L_0xe101c0;
L_0x1308df0 .part v0xe62cb0_0, 0, 1;
L_0x130ae30 .part v0xe62cb0_0, 1, 1;
L_0x130aed0 .part v0xe62cb0_0, 2, 1;
L_0x12f9e10 .part v0xe62cb0_0, 3, 1;
L_0x12f9510 .concat8 [ 1 1 1 1], L_0xfb7450, L_0x130d490, L_0x130d500, L_0xe18e40;
S_0x12a0670 .scope module, "$abc$192$auto$blifparse.cc:362:parse_blif$193" "DFFNRE" 6 76, 7 11 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0xe184a0_0 .net "C", 0 0, L_0x12a1ce0;  alias, 1 drivers
v0xe18780_0 .net "D", 0 0, L_0x12a1870;  alias, 1 drivers
L_0x7f220ec0f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe18610_0 .net "E", 0 0, L_0x7f220ec0f1c8;  1 drivers
v0xe188f0_0 .var "Q", 0 0;
L_0x7f220ec0f180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xea0b90_0 .net "R", 0 0, L_0x7f220ec0f180;  1 drivers
E_0x11c15f0 .event negedge, v0xea0b90_0, v0xe184a0_0;
S_0x12a4bd0 .scope module, "$abc$424$auto$blifparse.cc:515:parse_blif$425" "LUT2" 6 87, 8 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x11c1d30 .param/l "INIT_VALUE" 0 8 11, C4<0100>;
v0xea2520_0 .net "A", 1 0, L_0x12f8150;  1 drivers
v0xe941c0_0 .net "Y", 0 0, L_0x12a1870;  alias, 1 drivers
v0xe93d70_0 .net *"_ivl_1", 0 0, L_0x12deaf0;  1 drivers
v0xe93ee0_0 .net *"_ivl_11", 0 0, L_0x12a1bf0;  1 drivers
v0xe94050_0 .net *"_ivl_13", 0 0, L_0x12a17d0;  1 drivers
L_0x7f220ec0f210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xe93c00_0 .net/2u *"_ivl_2", 1 0, L_0x7f220ec0f210;  1 drivers
L_0x7f220ec0f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xe93920_0 .net/2u *"_ivl_4", 1 0, L_0x7f220ec0f258;  1 drivers
v0xe93a90_0 .net *"_ivl_9", 0 0, L_0x12d3650;  1 drivers
v0xe90f00_0 .net "s1", 1 0, L_0x12d6a00;  1 drivers
L_0x12deaf0 .part L_0x12f8150, 1, 1;
L_0x12d6a00 .functor MUXZ 2, L_0x7f220ec0f258, L_0x7f220ec0f210, L_0x12deaf0, C4<>;
L_0x12d3650 .part L_0x12f8150, 0, 1;
L_0x12a1bf0 .part L_0x12d6a00, 1, 1;
L_0x12a17d0 .part L_0x12d6a00, 0, 1;
L_0x12a1870 .functor MUXZ 1, L_0x12a17d0, L_0x12a1bf0, L_0x12d3650, C4<>;
S_0x12dfcb0 .scope module, "$auto$clkbufmap.cc:265:execute$426" "CLK_BUF" 6 93, 9 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x12a1ce0 .functor BUFZ 1, L_0x12e0c60, C4<0>, C4<0>, C4<0>;
v0xe91070_0 .net "I", 0 0, L_0x12e0c60;  alias, 1 drivers
v0xe907d0_0 .net "O", 0 0, L_0x12a1ce0;  alias, 1 drivers
S_0x12df070 .scope module, "$iopadmap$I_SERDES_primitive_inst.BITSLIP_ADJ" "I_BUF" 6 102, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xf52420 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0x12e0bf0 .functor BUFT 1, v0x10a0830_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe90940_0 .net "EN", 0 0, L_0x7f220ec0f2a0;  1 drivers
v0xe90ab0_0 .net "I", 0 0, v0x10a0830_0;  alias, 1 drivers
v0xe904f0_0 .net "O", 0 0, L_0x12e0bf0;  alias, 1 drivers
S_0x12ce830 .scope module, "$iopadmap$I_SERDES_primitive_inst.CLK_IN" "I_BUF" 6 112, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xf5eab0 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0x12e0c60 .functor BUFT 1, v0xf28fe0_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe90c20_0 .net "EN", 0 0, L_0x7f220ec0f2e8;  1 drivers
v0xe90d90_0 .net "I", 0 0, v0xf28fe0_0;  alias, 1 drivers
v0xe90660_0 .net "O", 0 0, L_0x12e0c60;  alias, 1 drivers
S_0x12dcca0 .scope module, "$iopadmap$I_SERDES_primitive_inst.CLK_OUT" "O_BUF" 6 120, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xfb5660 .functor BUFZ 1, v0xe65680_0, C4<0>, C4<0>, C4<0>;
v0xe91630_0 .net "I", 0 0, v0xe65680_0;  alias, 1 drivers
v0xe917a0_0 .net "O", 0 0, L_0xfb5660;  alias, 1 drivers
S_0x12ce530 .scope module, "$iopadmap$I_SERDES_primitive_inst.DATA_VALID" "O_BUF" 6 127, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xfafe20 .functor BUFZ 1, L_0x12a40f0, C4<0>, C4<0>, C4<0>;
v0xe914c0_0 .net "I", 0 0, L_0x12a40f0;  alias, 1 drivers
v0xe911e0_0 .net "O", 0 0, L_0xfafe20;  alias, 1 drivers
S_0x12f4970 .scope module, "$iopadmap$I_SERDES_primitive_inst.DPA_ERROR" "O_BUF" 6 134, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xfb7050 .functor BUFZ 1, o0x7f220ec5ad18, C4<0>, C4<0>, C4<0>;
v0xe91350_0 .net "I", 0 0, o0x7f220ec5ad18;  alias, 0 drivers
v0xe8e400_0 .net "O", 0 0, L_0xfb7050;  alias, 1 drivers
S_0x12f4050 .scope module, "$iopadmap$I_SERDES_primitive_inst.DPA_LOCK" "O_BUF" 6 141, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xfb0ae0 .functor BUFZ 1, v0xeaa4d0_0, C4<0>, C4<0>, C4<0>;
v0xe8e120_0 .net "I", 0 0, v0xeaa4d0_0;  alias, 1 drivers
v0xe8e570_0 .net "O", 0 0, L_0xfb0ae0;  alias, 1 drivers
S_0x12f8bf0 .scope module, "$iopadmap$I_SERDES_primitive_inst.EN" "I_BUF" 6 150, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xe6eca0 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xe0dfa0 .functor BUFT 1, v0xee39f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe8e6e0_0 .net "EN", 0 0, L_0x7f220ec0f330;  1 drivers
v0xe8e290_0 .net "I", 0 0, v0xee39f0_0;  alias, 1 drivers
v0xe8eca0_0 .net "O", 0 0, L_0xe0dfa0;  alias, 1 drivers
S_0x12f8460 .scope module, "$iopadmap$I_SERDES_primitive_inst.PLL_CLK" "I_BUF" 6 160, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xe6a730 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xe0e2d0 .functor BUFT 1, v0xef76f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe8ee10_0 .net "EN", 0 0, L_0x7f220ec0f378;  1 drivers
v0xe8eb30_0 .net "I", 0 0, v0xef76f0_0;  alias, 1 drivers
v0xe8e850_0 .net "O", 0 0, L_0xe0e2d0;  alias, 1 drivers
S_0x12e8ee0 .scope module, "$iopadmap$I_SERDES_primitive_inst.PLL_LOCK" "I_BUF" 6 170, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xef61b0 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xe0fa80 .functor BUFT 1, v0xee9020_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe8e9c0_0 .net "EN", 0 0, L_0x7f220ec0f3c0;  1 drivers
v0xe88de0_0 .net "I", 0 0, v0xee9020_0;  alias, 1 drivers
v0xe88c70_0 .net "O", 0 0, L_0xe0fa80;  alias, 1 drivers
S_0x12e85c0 .scope module, "$iopadmap$I_SERDES_primitive_inst.Q" "O_BUF" 6 178, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xfb7450 .functor BUFZ 1, L_0x1308df0, C4<0>, C4<0>, C4<0>;
v0xe78bf0_0 .net "I", 0 0, L_0x1308df0;  1 drivers
v0xe78a80_0 .net "O", 0 0, L_0xfb7450;  1 drivers
S_0x12ece70 .scope module, "$iopadmap$I_SERDES_primitive_inst.Q_1" "O_BUF" 6 185, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x130d490 .functor BUFZ 1, L_0x130ae30, C4<0>, C4<0>, C4<0>;
v0xe15dd0_0 .net "I", 0 0, L_0x130ae30;  1 drivers
v0xe160b0_0 .net "O", 0 0, L_0x130d490;  1 drivers
S_0x12e4890 .scope module, "$iopadmap$I_SERDES_primitive_inst.Q_2" "O_BUF" 6 192, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x130d500 .functor BUFZ 1, L_0x130aed0, C4<0>, C4<0>, C4<0>;
v0xe15f40_0 .net "I", 0 0, L_0x130aed0;  1 drivers
v0xe16220_0 .net "O", 0 0, L_0x130d500;  1 drivers
S_0x12e27a0 .scope module, "$iopadmap$I_SERDES_primitive_inst.Q_3" "O_BUF" 6 199, 11 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xe18e40 .functor BUFZ 1, L_0x12f9e10, C4<0>, C4<0>, C4<0>;
v0xe13700_0 .net "I", 0 0, L_0x12f9e10;  1 drivers
v0xe139e0_0 .net "O", 0 0, L_0xe18e40;  1 drivers
S_0x12db200 .scope module, "$iopadmap$I_SERDES_primitive_inst.RX_RST" "I_BUF" 6 208, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xea4780 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xe0fe90 .functor BUFT 1, v0xeb9580_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe13870_0 .net "EN", 0 0, L_0x7f220ec0f408;  1 drivers
v0xe13b50_0 .net "I", 0 0, v0xeb9580_0;  alias, 1 drivers
v0xe21830_0 .net "O", 0 0, L_0xe0fe90;  alias, 1 drivers
S_0x12d75a0 .scope module, "$iopadmap$I_SERDES_primitive_inst.data_in" "I_BUF" 6 218, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xe2f260 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xe101c0 .functor BUFT 1, v0xeb1130_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe21b10_0 .net "EN", 0 0, L_0x7f220ec0f450;  1 drivers
v0xe219a0_0 .net "I", 0 0, v0xeb1130_0;  alias, 1 drivers
v0xe21c80_0 .net "O", 0 0, L_0xe101c0;  alias, 1 drivers
S_0x12d31b0 .scope module, "$iopadmap$I_SERDES_primitive_inst.reset" "I_BUF" 6 228, 10 10 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xeba680 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0x12cf8b0 .functor BUFT 1, v0xfd2b80_0, C4<0>, C4<0>, C4<0>;
L_0x7f220ec0f498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe1d240_0 .net "EN", 0 0, L_0x7f220ec0f498;  1 drivers
v0xe1d520_0 .net "I", 0 0, v0xfd2b80_0;  alias, 1 drivers
v0xe1d3b0_0 .net "O", 0 0, L_0x12cf8b0;  alias, 1 drivers
S_0x12d1b40 .scope module, "inst" "I_SERDES" 6 239, 5 247 1, S_0x12df670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "RX_RST";
    .port_info 2 /INPUT 1 "BITSLIP_ADJ";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "CLK_IN";
    .port_info 5 /OUTPUT 1 "CLK_OUT";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "DATA_VALID";
    .port_info 8 /OUTPUT 1 "DPA_LOCK";
    .port_info 9 /OUTPUT 1 "DPA_ERROR";
    .port_info 10 /INPUT 1 "PLL_LOCK";
    .port_info 11 /INPUT 1 "PLL_CLK";
P_0x10d1eb0 .param/str "DATA_RATE" 0 5 248, "SDR";
P_0x10d1ef0 .param/str "DPA_MODE" 0 5 250, "NONE";
P_0x10d1f30 .param/l "WIDTH" 0 5 249, +C4<00000000000000000000000000000100>;
L_0xe91e30 .functor BUFZ 1, v0xe188f0_0, C4<0>, C4<0>, C4<0>;
L_0xe08370 .functor BUFZ 1, L_0xe0e2d0, C4<0>, C4<0>, C4<0>;
L_0xe8cd20 .functor AND 1, v0xe73c30_0, L_0x12ec770, C4<1>, C4<1>;
L_0xe18a60 .functor AND 1, L_0x12b2920, v0xdffa50_0, C4<1>, C4<1>;
v0xee94e0_0 .net "BITSLIP_ADJ", 0 0, L_0x12e0bf0;  alias, 1 drivers
v0xe4e110_0 .net "CLK_IN", 0 0, L_0x12a1ce0;  alias, 1 drivers
v0xe4e280_0 .net "CLK_OUT", 0 0, v0xe65680_0;  alias, 1 drivers
v0xe55df0_0 .net "D", 0 0, v0xe188f0_0;  alias, 1 drivers
v0xe877e0_0 .net "DATA_VALID", 0 0, L_0x12a40f0;  alias, 1 drivers
v0xe31bf0_0 .net "DPA_ERROR", 0 0, o0x7f220ec5ad18;  alias, 0 drivers
v0xe31ed0_0 .net "DPA_LOCK", 0 0, v0xeaa4d0_0;  alias, 1 drivers
v0xe31d60_0 .net "EN", 0 0, L_0xe0dfa0;  alias, 1 drivers
v0xe32040_0 .net "PLL_CLK", 0 0, L_0xe0e2d0;  alias, 1 drivers
v0xe76320_0 .net "PLL_LOCK", 0 0, L_0xe0fa80;  alias, 1 drivers
v0xe76600_0 .net "Q", 3 0, v0xe62cb0_0;  alias, 1 drivers
v0xe76490_0 .net "RX_RST", 0 0, L_0xe0fe90;  alias, 1 drivers
L_0x7f220ec0f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe76770_0 .net/2u *"_ivl_16", 0 0, L_0x7f220ec0f570;  1 drivers
v0xe71b00_0 .net *"_ivl_23", 0 0, L_0x12ec770;  1 drivers
v0xe71c70_0 .net *"_ivl_29", 0 0, L_0x12b2920;  1 drivers
v0xe73ac0_0 .var "bit_shifter", 3 0;
v0xe73da0_0 .var "bitslip_adj_0", 0 0;
v0xe73c30_0 .var "bitslip_adj_1", 0 0;
v0xe73f10_0 .net "bitslip_adj_pulse", 0 0, L_0xe8cd20;  1 drivers
v0xe34470_0 .var "bitslip_counter", 3 0;
v0xe34750_0 .net "bitslip_des_clk", 0 0, L_0xe08370;  1 drivers
v0xe345e0_0 .net "bitslip_din", 0 0, L_0x12ed1a0;  1 drivers
v0xe348c0_0 .net "bitslip_din_mux", 0 0, L_0xe91e30;  1 drivers
v0xe43770_0 .var "bitslip_dout", 0 0;
v0xe43a50_0 .var "bitslip_shifter_out", 0 0;
v0xe438e0_0 .var "cdr_clk", 0 0;
v0xe43bc0_0 .var "cdr_core_clk", 0 0;
v0xe40ef0_0 .var "cdr_core_clk_count", 3 0;
v0xe411d0_0 .var "cdr_pll_lock_count", 8 0;
v0xe41060_0 .var "cdr_word_load_en", 0 0;
v0xe41340_0 .var "clk0_data_comp", 3 0;
v0xecd960_0 .var "clk0_data_count", 4 0;
v0xecdad0_0 .var "clk0_data_reg", 3 0;
v0xecd4f0_0 .var "clk0_reg_data_count", 1 0;
v0xecdc40_0 .var "clk180_data_comp", 3 0;
v0xecddb0_0 .var "clk180_data_count", 4 0;
v0xecdf20_0 .var "clk180_data_reg", 3 0;
v0xe254e0_0 .var "clk180_reg_data_count", 1 0;
v0xe3bdf0_0 .var "clk270_data_comp", 3 0;
v0xe3c0d0_0 .var "clk270_data_count", 4 0;
v0xe3bf60_0 .var "clk270_data_reg", 3 0;
v0xe3c240_0 .var "clk270_reg_data_count", 1 0;
v0xe36cf0_0 .var "clk90_data_comp", 3 0;
v0xe36fd0_0 .var "clk90_data_count", 4 0;
v0xe36e60_0 .var "clk90_data_reg", 3 0;
v0xe37140_0 .var "clk90_reg_data_count", 1 0;
v0xec9560_0 .var "clk_0", 0 0;
v0xec96d0_0 .var "clk_180", 0 0;
v0xecb7d0_0 .var "clk_270", 0 0;
v0xe65230_0 .var "clk_90", 0 0;
v0xe65510_0 .var/real "clk_period", 0 0;
v0xe653a0_0 .var "clk_start", 0 0;
v0xe65680_0 .var "core_clk", 0 0;
v0xe60170_0 .var "core_clk_count", 3 0;
v0xe60450_0 .net "des_fifo_empty", 0 0, v0xee3cf0_0;  1 drivers
v0xe602e0_0 .net "des_fifo_full", 0 0, L_0x12ab8f0;  1 drivers
v0xe605c0_0 .var "des_parallel_reg", 3 0;
v0xeac850_0 .var "des_shifter", 3 0;
v0xeacb30_0 .net "des_word_load_en", 0 0, v0xdffa50_0;  1 drivers
v0xeac9c0_0 .var "dpa_dout", 0 0;
v0xeaed70_0 .net "dpa_fifo_dout", 0 0, v0xec2620_0;  1 drivers
v0xea8260_0 .net "dpa_fifo_empty", 0 0, v0xdfda60_0;  1 drivers
v0xea83d0_0 .net "dpa_fifo_full", 0 0, L_0x12f1c00;  1 drivers
v0xeaa4d0_0 .var "dpa_lock", 0 0;
v0xea5e70_0 .var/real "end_point", 0 0;
v0xe855b0_0 .var/real "period_quarter", 0 0;
v0xe79fc0_0 .var "pll_lock_count", 8 0;
v0xe7d3b0_0 .var/real "start_point", 0 0;
v0xdffa50_0 .var "word_load_en", 0 0;
E_0x1032c90/0 .event negedge, v0xe21830_0;
E_0x1032c90/1 .event posedge, v0xee1a30_0;
E_0x1032c90 .event/or E_0x1032c90/0, E_0x1032c90/1;
E_0x11c70e0 .event anyedge, v0xe34470_0, v0xe73ac0_0;
E_0x11c7120/0 .event negedge, v0xe21830_0;
E_0x11c7120/1 .event posedge, v0xe0f7a0_0;
E_0x11c7120 .event/or E_0x11c7120/0, E_0x11c7120/1;
E_0x11cd800/0 .event negedge, v0xe21830_0;
E_0x11cd800/1 .event posedge, v0xe8e850_0;
E_0x11cd800 .event/or E_0x11cd800/0, E_0x11cd800/1;
E_0x11cd840/0 .event anyedge, v0xecd960_0, v0xec9560_0, v0xe36fd0_0, v0xe65230_0;
E_0x11cd840/1 .event anyedge, v0xecddb0_0, v0xec96d0_0, v0xe3c0d0_0, v0xecb7d0_0;
E_0x11cd840/2 .event anyedge, v0xe188f0_0;
E_0x11cd840 .event/or E_0x11cd840/0, E_0x11cd840/1, E_0x11cd840/2;
E_0x11c32c0/0 .event negedge, v0xe21830_0;
E_0x11c32c0/1 .event posedge, v0xecb7d0_0;
E_0x11c32c0 .event/or E_0x11c32c0/0, E_0x11c32c0/1;
E_0x11c2f90/0 .event negedge, v0xe21830_0;
E_0x11c2f90/1 .event posedge, v0xec96d0_0;
E_0x11c2f90 .event/or E_0x11c2f90/0, E_0x11c2f90/1;
E_0xf540a0/0 .event negedge, v0xe21830_0;
E_0xf540a0/1 .event posedge, v0xe65230_0;
E_0xf540a0 .event/or E_0xf540a0/0, E_0xf540a0/1;
E_0x11c3300/0 .event negedge, v0xe21830_0;
E_0x11c3300/1 .event posedge, v0xec9560_0;
E_0x11c3300 .event/or E_0x11c3300/0, E_0x11c3300/1;
E_0xf540e0/0 .event negedge, v0xec96d0_0;
E_0xf540e0/1 .event posedge, v0xec96d0_0;
E_0xf540e0 .event/or E_0xf540e0/0, E_0xf540e0/1;
E_0xf4f330/0 .event negedge, v0xec9560_0;
E_0xf4f330/1 .event posedge, v0xec9560_0;
E_0xf4f330 .event/or E_0xf4f330/0, E_0xf4f330/1;
E_0xf51c80/0 .event negedge, v0xe8e850_0;
E_0xf51c80/1 .event posedge, v0xe8e850_0;
E_0xf51c80 .event/or E_0xf51c80/0, E_0xf51c80/1;
L_0x12f6360 .reduce/nor L_0xe0fe90;
L_0x12f5e80 .reduce/nor L_0x12f1c00;
L_0x12ea960 .reduce/nor L_0xe0fe90;
L_0x12ea480 .reduce/nor v0xdfda60_0;
L_0x12ed1a0 .functor MUXZ 1, L_0x7f220ec0f570, L_0xe91e30, L_0xe0dfa0, C4<>;
L_0x12ec770 .reduce/nor v0xe73da0_0;
L_0x12afb70 .reduce/nor L_0xe0fe90;
L_0x12b2920 .reduce/nor L_0x12ab8f0;
L_0x12b1e60 .reduce/nor L_0xe0fe90;
L_0x12a45d0 .reduce/nor v0xee3cf0_0;
L_0x12a40f0 .reduce/nor v0xee3cf0_0;
S_0x12ae660 .scope module, "afifo_dpa" "afifo" 5 621, 5 135 1, S_0x12d1b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 1 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x12fdd10 .param/l "ADDRSIZE" 0 5 137, +C4<00000000000000000000000000000100>;
P_0x12fdd50 .param/l "DATASIZE" 0 5 140, +C4<00000000000000000000000000000001>;
P_0x12fdd90 .param/l "MEM_TYPE" 0 5 145, +C4<00000000000000000000000000000000>;
P_0x12fddd0 .param/l "SYNC_STAGES" 0 5 143, +C4<00000000000000000000000000000010>;
L_0x12c4ac0 .functor NOT 2, L_0x12ab0a0, C4<00>, C4<00>, C4<00>;
L_0xe1e240 .functor OR 1, v0xdfda60_0, L_0x12ea480, C4<0>, C4<0>;
L_0xe8fba0 .functor AND 1, L_0x12f5e80, L_0x12fb310, C4<1>, C4<1>;
L_0x7f220ec0f4e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xe6e0f0_0 .net/2u *"_ivl_0", 4 0, L_0x7f220ec0f4e0;  1 drivers
v0xdfbbf0_0 .net *"_ivl_10", 1 0, L_0x12c4ac0;  1 drivers
v0xdfbd60_0 .net *"_ivl_13", 2 0, L_0x12a7760;  1 drivers
v0xe82260_0 .net *"_ivl_14", 4 0, L_0x12a7800;  1 drivers
v0xe022b0_0 .net *"_ivl_23", 0 0, L_0x12fb310;  1 drivers
L_0x7f220ec0f528 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xe02590_0 .net/2u *"_ivl_4", 4 0, L_0x7f220ec0f528;  1 drivers
v0xe02420_0 .net *"_ivl_9", 1 0, L_0x12ab0a0;  1 drivers
v0xe02700_0 .net "next_rd_addr", 4 0, L_0x12c4a20;  1 drivers
v0xde5c90_0 .net "next_wr_addr", 4 0, L_0x12c2ae0;  1 drivers
v0xe3e670_0 .net "rclk", 0 0, L_0xe0e2d0;  alias, 1 drivers
v0xe3e950_0 .net "rd", 0 0, L_0x12ea480;  1 drivers
v0xe3e7e0_0 .var "rd_addr", 4 0;
v0xe3eac0_0 .net "rd_data", 0 0, v0xec2620_0;  alias, 1 drivers
v0xdfda60_0 .var "rd_empty", 0 0;
v0xdfdbd0_0 .net "rd_reset", 0 0, L_0x12ea960;  1 drivers
v0xe0bb30_1 .array/port v0xe0bb30, 1;
v0xe39570_0 .net "rd_wgray", 4 0, v0xe0bb30_1;  1 drivers
v0xe39850_0 .net "read_empty", 0 0, L_0x12e69f0;  1 drivers
v0xe396e0_0 .net "ren", 0 0, L_0xe1e240;  1 drivers
v0xe399c0_0 .var "rgray", 4 0;
v0xe4b0b0_0 .net "wclk", 0 0, v0xe438e0_0;  1 drivers
v0xe4b390_0 .var "wgray", 4 0;
v0xe4b220_0 .net "wr", 0 0, L_0x12f5e80;  1 drivers
v0xe4b500_0 .var "wr_addr", 4 0;
v0xe4b7e0_0 .net "wr_data", 0 0, v0xeac9c0_0;  1 drivers
v0xe4b670_0 .net "wr_full", 0 0, L_0x12f1c00;  alias, 1 drivers
v0xe69d90_0 .net "wr_reset", 0 0, L_0x12f6360;  1 drivers
v0xe6de10_1 .array/port v0xe6de10, 1;
v0xe6a070_0 .net "wr_rgray", 4 0, v0xe6de10_1;  1 drivers
L_0x12c2ae0 .arith/sum 5, v0xe4b500_0, L_0x7f220ec0f4e0;
L_0x12c4a20 .arith/sum 5, v0xe3e7e0_0, L_0x7f220ec0f528;
L_0x12ab0a0 .part v0xe4b390_0, 3, 2;
L_0x12a7760 .part v0xe4b390_0, 0, 3;
L_0x12a7800 .concat [ 3 2 0 0], L_0x12a7760, L_0x12c4ac0;
L_0x12f1c00 .cmp/eq 5, v0xe6de10_1, L_0x12a7800;
L_0x12e69f0 .cmp/eq 5, v0xe0bb30_1, v0xe399c0_0;
L_0x12fb310 .reduce/nor L_0x12f1c00;
S_0x12add40 .scope module, "dual_port_ram" "dual_port_ram" 5 235, 5 81 1, S_0x12ae660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0x1201b40 .param/l "ADDRSIZE" 0 5 85, +C4<00000000000000000000000000000100>;
P_0x1201b80 .param/l "DATASIZE" 0 5 83, +C4<00000000000000000000000000000001>;
P_0x1201bc0 .param/l "MEM_TYPE" 0 5 87, +C4<00000000000000000000000000000000>;
v0xebf6d0_0 .net "raddr", 4 0, v0xe3e7e0_0;  1 drivers
v0xec0dd0_0 .net "rd_clk", 0 0, L_0xe0e2d0;  alias, 1 drivers
v0xec2620_0 .var "rdata", 0 0;
v0xec3d20_0 .net "ren", 0 0, L_0xe1e240;  alias, 1 drivers
v0xeb7d80_0 .net "waddr", 4 0, v0xe4b500_0;  1 drivers
v0xe0d8b0_0 .net "wdata", 0 0, v0xeac9c0_0;  alias, 1 drivers
v0xe0da20_0 .net "wen", 0 0, L_0xe8fba0;  1 drivers
v0xe0f7a0_0 .net "wr_clk", 0 0, v0xe438e0_0;  alias, 1 drivers
S_0x12b25f0 .scope generate, "genblk1" "genblk1" 5 102, 5 102 0, S_0x12add40;
 .timescale -9 -12;
v0xe1d690 .array "mem", 0 15, 0 0;
E_0xf51cc0 .event posedge, v0xe0f7a0_0;
E_0xf55630 .event posedge, v0xe8e850_0;
S_0x12a2b40 .scope module, "synchronizer" "synchronizer" 5 221, 5 11 1, S_0x12ae660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x1133040 .param/l "ADDRSIZE" 0 5 15, +C4<00000000000000000000000000000100>;
P_0x1133080 .param/l "SYNC_STAGES" 0 5 14, +C4<00000000000000000000000000000010>;
v0xe0f910_0 .net "rd_clk", 0 0, L_0xe0e2d0;  alias, 1 drivers
v0xe0b9c0_0 .net "rd_rst", 0 0, L_0x12ea960;  alias, 1 drivers
v0xe0bb30 .array "rd_sync_register", 1 0, 4 0;
v0xe11690_0 .net "rptr", 4 0, v0xe399c0_0;  1 drivers
v0xe11800_0 .net "rptr_reg", 4 0, v0xe0bb30_1;  alias, 1 drivers
v0xe09ad0_0 .net "wptr", 4 0, v0xe4b390_0;  1 drivers
v0xe09c40_0 .net "wptr_reg", 4 0, v0xe6de10_1;  alias, 1 drivers
v0xe6dca0_0 .net "wr_clk", 0 0, v0xe438e0_0;  alias, 1 drivers
v0xe6df80_0 .net "wr_rst", 0 0, L_0x12f6360;  alias, 1 drivers
v0xe6de10 .array "wr_sync_register", 1 0, 4 0;
S_0x12a6e40 .scope generate, "genblk1[0]" "genblk1[0]" 5 58, 5 58 0, S_0x12a2b40;
 .timescale -9 -12;
P_0xf5b780 .param/l "i" 1 5 58, +C4<00>;
E_0xf55670 .event posedge, v0xe0b9c0_0, v0xe8e850_0;
E_0xf4fad0 .event posedge, v0xe6df80_0, v0xe0f7a0_0;
S_0x12fdf50 .scope module, "afifo_inst" "afifo" 5 733, 5 135 1, S_0x12d1b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 4 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 4 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x12d1110 .param/l "ADDRSIZE" 0 5 137, +C4<00000000000000000000000000000100>;
P_0x12d1150 .param/l "DATASIZE" 0 5 140, +C4<00000000000000000000000000000100>;
P_0x12d1190 .param/l "MEM_TYPE" 0 5 145, +C4<00000000000000000000000000000000>;
P_0x12d11d0 .param/l "SYNC_STAGES" 0 5 143, +C4<00000000000000000000000000000010>;
L_0x12dd130 .functor NOT 2, L_0x12d5740, C4<00>, C4<00>, C4<00>;
L_0xe491f0 .functor OR 1, v0xee3cf0_0, L_0x12a45d0, C4<0>, C4<0>;
L_0xe1b840 .functor AND 1, L_0xe18a60, L_0x12b0050, C4<1>, C4<1>;
L_0x7f220ec0f5b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xedc900_0 .net/2u *"_ivl_0", 4 0, L_0x7f220ec0f5b8;  1 drivers
v0xedcd50_0 .net *"_ivl_10", 1 0, L_0x12dd130;  1 drivers
v0xedcbe0_0 .net *"_ivl_13", 2 0, L_0x12d52b0;  1 drivers
v0xedc790_0 .net *"_ivl_14", 4 0, L_0x12d5350;  1 drivers
v0xedc340_0 .net *"_ivl_23", 0 0, L_0x12b0050;  1 drivers
L_0x7f220ec0f600 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0xed9c30_0 .net/2u *"_ivl_4", 4 0, L_0x7f220ec0f600;  1 drivers
v0xed9f10_0 .net *"_ivl_9", 1 0, L_0x12d5740;  1 drivers
v0xeda080_0 .net "next_rd_addr", 4 0, L_0x12d6e10;  1 drivers
v0xed9da0_0 .net "next_wr_addr", 4 0, L_0x12dd090;  1 drivers
v0xee5bc0_0 .net "rclk", 0 0, L_0x12a1ce0;  alias, 1 drivers
v0xee5d30_0 .net "rd", 0 0, L_0x12a45d0;  1 drivers
v0xee5ea0_0 .var "rd_addr", 4 0;
v0xee3b80_0 .net "rd_data", 3 0, v0xe62cb0_0;  alias, 1 drivers
v0xee3cf0_0 .var "rd_empty", 0 0;
v0xee3e60_0 .net "rd_reset", 0 0, L_0x12b1e60;  1 drivers
v0xedefd0_1 .array/port v0xedefd0, 1;
v0xef7580_0 .net "rd_wgray", 4 0, v0xedefd0_1;  1 drivers
v0xef7410_0 .net "read_empty", 0 0, L_0x12b7040;  1 drivers
v0xef6ce0_0 .net "ren", 0 0, L_0xe491f0;  1 drivers
v0xef6e50_0 .var "rgray", 4 0;
v0xef7130_0 .net "wclk", 0 0, L_0xe08370;  alias, 1 drivers
v0xef6fc0_0 .var "wgray", 4 0;
v0xef72a0_0 .net "wr", 0 0, L_0xe18a60;  1 drivers
v0xef7bb0_0 .var "wr_addr", 4 0;
v0xef7d20_0 .net "wr_data", 3 0, v0xe605c0_0;  1 drivers
v0xef7e90_0 .net "wr_full", 0 0, L_0x12ab8f0;  alias, 1 drivers
v0xee8180_0 .net "wr_reset", 0 0, L_0x12afb70;  1 drivers
v0xedc620_1 .array/port v0xedc620, 1;
v0xee8eb0_0 .net "wr_rgray", 4 0, v0xedc620_1;  1 drivers
L_0x12dd090 .arith/sum 5, v0xef7bb0_0, L_0x7f220ec0f5b8;
L_0x12d6e10 .arith/sum 5, v0xee5ea0_0, L_0x7f220ec0f600;
L_0x12d5740 .part v0xef6fc0_0, 3, 2;
L_0x12d52b0 .part v0xef6fc0_0, 0, 3;
L_0x12d5350 .concat [ 3 2 0 0], L_0x12d52b0, L_0x12dd130;
L_0x12ab8f0 .cmp/eq 5, v0xedc620_1, L_0x12d5350;
L_0x12b7040 .cmp/eq 5, v0xedefd0_1, v0xef6e50_0;
L_0x12b0050 .reduce/nor L_0x12ab8f0;
S_0x12f21d0 .scope module, "dual_port_ram" "dual_port_ram" 5 235, 5 81 1, S_0x12fdf50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 4 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0xf28e20 .param/l "ADDRSIZE" 0 5 85, +C4<00000000000000000000000000000100>;
P_0xf28e60 .param/l "DATASIZE" 0 5 83, +C4<00000000000000000000000000000100>;
P_0xf28ea0 .param/l "MEM_TYPE" 0 5 87, +C4<00000000000000000000000000000000>;
v0xe6a1e0_0 .net "raddr", 4 0, v0xee5ea0_0;  1 drivers
v0xe629d0_0 .net "rd_clk", 0 0, L_0x12a1ce0;  alias, 1 drivers
v0xe62cb0_0 .var "rdata", 3 0;
v0xe62b40_0 .net "ren", 0 0, L_0xe491f0;  alias, 1 drivers
v0xe62e20_0 .net "waddr", 4 0, v0xef7bb0_0;  1 drivers
v0xee15e0_0 .net "wdata", 3 0, v0xe605c0_0;  alias, 1 drivers
v0xee18c0_0 .net "wen", 0 0, L_0xe1b840;  1 drivers
v0xee1a30_0 .net "wr_clk", 0 0, L_0xe08370;  alias, 1 drivers
S_0x12d0b80 .scope generate, "genblk1" "genblk1" 5 102, 5 102 0, S_0x12f21d0;
 .timescale -9 -12;
v0xe69f00 .array "mem", 0 15, 3 0;
E_0xf60c40 .event posedge, v0xee1a30_0;
E_0xf53220 .event posedge, v0xe184a0_0;
S_0x12abec0 .scope module, "synchronizer" "synchronizer" 5 221, 5 11 1, S_0x12fdf50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x12d9cb0 .param/l "ADDRSIZE" 0 5 15, +C4<00000000000000000000000000000100>;
P_0x12d9cf0 .param/l "SYNC_STAGES" 0 5 14, +C4<00000000000000000000000000000010>;
v0xee1ba0_0 .net "rd_clk", 0 0, L_0x12a1ce0;  alias, 1 drivers
v0xee1750_0 .net "rd_rst", 0 0, L_0x12b1e60;  alias, 1 drivers
v0xedefd0 .array "rd_sync_register", 1 0, 4 0;
v0xedf2b0_0 .net "rptr", 4 0, v0xef6e50_0;  1 drivers
v0xedf420_0 .net "rptr_reg", 4 0, v0xedefd0_1;  alias, 1 drivers
v0xedf140_0 .net "wptr", 4 0, v0xef6fc0_0;  1 drivers
v0xedc1d0_0 .net "wptr_reg", 4 0, v0xedc620_1;  alias, 1 drivers
v0xedca70_0 .net "wr_clk", 0 0, L_0xe08370;  alias, 1 drivers
v0xedc4b0_0 .net "wr_rst", 0 0, L_0x12afb70;  alias, 1 drivers
v0xedc620 .array "wr_sync_register", 1 0, 4 0;
S_0x12fd330 .scope generate, "genblk1[0]" "genblk1[0]" 5 58, 5 58 0, S_0x12abec0;
 .timescale -9 -12;
P_0xf82790 .param/l "i" 1 5 58, +C4<00>;
E_0xf4f040 .event posedge, v0xee1750_0, v0xe184a0_0;
E_0xf52ac0 .event posedge, v0xedc4b0_0, v0xee1a30_0;
    .scope S_0x12b0650;
T_1 ;
    %wait E_0x100bfe0;
    %load/vec4 v0x1314960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13143d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13143d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13143d0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12b0650;
T_2 ;
    %wait E_0x1005610;
    %load/vec4 v0x12f03c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f02e0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12f02e0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f02e0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12abc20;
T_3 ;
    %wait E_0x100bfe0;
    %load/vec4 v0x1314960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13143d0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x130c7c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13143d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12abc20;
T_4 ;
    %wait E_0x1005610;
    %load/vec4 v0x12f03c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f02e0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1317b40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f02e0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b7c30;
T_5 ;
    %wait E_0xe07090;
    %load/vec4 v0x12b5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12aa0b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12aabb0, 4;
    %assign/vec4 v0x12b6640_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12b7c30;
T_6 ;
    %wait E_0xe04830;
    %load/vec4 v0x12c7790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12c78b0_0;
    %load/vec4 v0x12b5a60_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12aabb0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12eaed0;
T_7 ;
    %wait E_0x100bfe0;
    %load/vec4 v0xfd3ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xfd20f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xfd3850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xfd39c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0xfd3b30_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x10d35b0_0;
    %assign/vec4 v0xfd20f0_0, 0;
    %load/vec4 v0x10d35b0_0;
    %load/vec4 v0x10d35b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xfd3850_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12eaed0;
T_8 ;
    %wait E_0x1005610;
    %load/vec4 v0xfd2fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xfd19f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xfd3570_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xfd3400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0xfd3290_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x10d0210_0;
    %assign/vec4 v0xfd19f0_0, 0;
    %load/vec4 v0x10d0210_0;
    %load/vec4 v0x10d0210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xfd3570_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12eaed0;
T_9 ;
    %wait E_0x1005610;
    %load/vec4 v0xfd2fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd2e40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xfd3400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xfd3290_0;
    %assign/vec4 v0xfd2e40_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12fda10;
T_10 ;
    %wait E_0x107bba0;
    %load/vec4 v0xf0f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0fad0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xf0fad0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0fad0, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12fda10;
T_11 ;
    %wait E_0x10625f0;
    %load/vec4 v0x115ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x115b960, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x115b960, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x115b960, 0, 4;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12f18f0;
T_12 ;
    %wait E_0x107bba0;
    %load/vec4 v0xf0f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0fad0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x115c880_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0fad0, 0, 4;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12f18f0;
T_13 ;
    %wait E_0x10625f0;
    %load/vec4 v0x115ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x115b960, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x115c9f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x115b960, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12fc780;
T_14 ;
    %wait E_0x1061f70;
    %load/vec4 v0x11299c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xfd3f80_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xfd3e10, 4;
    %assign/vec4 v0xfd4260_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12fc780;
T_15 ;
    %wait E_0x100c020;
    %load/vec4 v0x115bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1129b30_0;
    %load/vec4 v0x1129810_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd3e10, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12b2170;
T_16 ;
    %wait E_0x107bba0;
    %load/vec4 v0xf18830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xf177e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xf16d00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xf17270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0xf182c0_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xf12bc0_0;
    %assign/vec4 v0xf177e0_0, 0;
    %load/vec4 v0xf12bc0_0;
    %load/vec4 v0xf12bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xf16d00_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12b2170;
T_17 ;
    %wait E_0x10625f0;
    %load/vec4 v0xf14c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xf13c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xf16220_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xf15cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0xf15740_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0xf12650_0;
    %assign/vec4 v0xf13c10_0, 0;
    %load/vec4 v0xf12650_0;
    %load/vec4 v0xf12650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xf16220_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12b2170;
T_18 ;
    %wait E_0x10625f0;
    %load/vec4 v0xf14c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf146f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xf15cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xf15740_0;
    %assign/vec4 v0xf146f0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12f1f30;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1059d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1060a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10533e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1053190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1060920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf23240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf292e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10613f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf23390_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x12f1f30;
T_20 ;
    %wait E_0xe07090;
    %vpi_func/r 5 341 "$realtime" {0 0 0};
    %store/real v0xe04b10_0;
    %wait E_0xe07090;
    %vpi_func/r 5 343 "$realtime" {0 0 0};
    %store/real v0xf82340_0;
    %load/real v0xf82340_0;
    %load/real v0xe04b10_0;
    %sub/wr;
    %store/real v0x1061560_0;
    %load/real v0x1061560_0;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0xf824b0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1060920_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_20;
    .scope S_0x12f1f30;
T_21 ;
    %wait E_0x102ad20;
    %load/vec4 v0x1060920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xf1be90_0;
    %assign/vec4 v0x1059d90_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12f1f30;
T_22 ;
    %wait E_0x10183d0;
    %load/vec4 v0x1060920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/real v0xf824b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1060a90_0;
    %inv;
    %assign/vec4 v0x1060a90_0, 0;
    %load/real v0xf824b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x10533e0_0;
    %inv;
    %assign/vec4 v0x10533e0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12f1f30;
T_23 ;
    %wait E_0x1003730;
    %load/vec4 v0x1060920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/real v0xf824b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1053190_0;
    %inv;
    %assign/vec4 v0x1053190_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12f1f30;
T_24 ;
    %wait E_0x1226070;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1111230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf25bf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f9300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10a54f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xf1b3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0xf1b920_0;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1111230_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf1a360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1111230_0, 0;
    %load/vec4 v0x10a54f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x10a54f0_0, 0;
    %load/vec4 v0x10a54f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %load/vec4 v0xf25bf0_0;
    %load/vec4 v0x1111230_0;
    %cmp/e;
    %jmp/0xz  T_24.7, 4;
    %load/vec4 v0x11f9300_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x11f9300_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x1111230_0;
    %assign/vec4 v0xf25bf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f9300_0, 0;
T_24.8 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12f1f30;
T_25 ;
    %wait E_0x1107660;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x10a15e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x10d9ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x10e4b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1059b80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xf1b3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0xf1b920_0;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x10a15e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf1a360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x10a15e0_0, 0;
    %load/vec4 v0x1059b80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1059b80_0, 0;
    %load/vec4 v0x1059b80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.5, 4;
    %load/vec4 v0x10d9ca0_0;
    %load/vec4 v0x10a15e0_0;
    %cmp/e;
    %jmp/0xz  T_25.7, 4;
    %load/vec4 v0x10e4b90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x10e4b90_0, 0;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v0x10a15e0_0;
    %assign/vec4 v0x10d9ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x10e4b90_0, 0;
T_25.8 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12f1f30;
T_26 ;
    %wait E_0x10d8a20;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x111ce30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x10a5820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11fffb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x109e700_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xf1b3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0xf1b920_0;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x111ce30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf1a360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x111ce30_0, 0;
    %load/vec4 v0x109e700_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x109e700_0, 0;
    %load/vec4 v0x109e700_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_26.5, 4;
    %load/vec4 v0x10a5820_0;
    %load/vec4 v0x111ce30_0;
    %cmp/e;
    %jmp/0xz  T_26.7, 4;
    %load/vec4 v0x11fffb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x11fffb0_0, 0;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0x111ce30_0;
    %assign/vec4 v0x10a5820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11fffb0_0, 0;
T_26.8 ;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12f1f30;
T_27 ;
    %wait E_0x10c02b0;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x110e440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1211440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x110e1f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1223d60_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xf1b3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0xf1b920_0;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x110e440_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf1a360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x110e440_0, 0;
    %load/vec4 v0x1223d60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1223d60_0, 0;
    %load/vec4 v0x1223d60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %load/vec4 v0x1211440_0;
    %load/vec4 v0x110e440_0;
    %cmp/e;
    %jmp/0xz  T_27.7, 4;
    %load/vec4 v0x110e1f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x110e1f0_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x110e440_0;
    %assign/vec4 v0x1211440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x110e1f0_0, 0;
T_27.8 ;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12f1f30;
T_28 ;
    %wait E_0x1126a90;
    %load/vec4 v0x11f9300_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x1059d90_0;
    %store/vec4 v0xf23240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x10e4b90_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x1060a90_0;
    %store/vec4 v0xf23240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x11fffb0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x10533e0_0;
    %store/vec4 v0xf23240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x110e1f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x1053190_0;
    %store/vec4 v0xf23240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf82040_0, 0, 1;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %load/vec4 v0xf1a360_0;
    %store/vec4 v0xf292e0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12f1f30;
T_29 ;
    %wait E_0x109ed30;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf82620_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xf1c570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf82620_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0xf1c570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.6, 9;
    %load/vec4 v0xf82620_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_29.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0xf82620_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xf82620_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12f1f30;
T_30 ;
    %wait E_0x109ed30;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10613f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1060be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe04df0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1060be0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1060be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe04df0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0xf82620_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.4, 5;
    %load/vec4 v0x1060be0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1060be0_0, 0;
    %load/vec4 v0x1060be0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_30.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.7, 8;
T_30.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.7, 8;
 ; End of false expr.
    %blend;
T_30.7;
    %assign/vec4 v0x10613f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe04df0_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12f1f30;
T_31 ;
    %wait E_0x10d5290;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf247c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xf1c570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf247c0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0xf1c570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.6, 9;
    %load/vec4 v0xf247c0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_31.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0xf247c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xf247c0_0, 0;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12f1f30;
T_32 ;
    %wait E_0x10d5290;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf23390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf24670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf24910_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xf24670_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf24670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf24910_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0xf247c0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_32.4, 5;
    %load/vec4 v0xf24670_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xf24670_0, 0;
    %load/vec4 v0xf24670_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_32.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_32.7, 8;
T_32.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_32.7, 8;
 ; End of false expr.
    %blend;
T_32.7;
    %assign/vec4 v0xf23390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf24910_0, 0;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12f1f30;
T_33 ;
    %wait E_0xe07090;
    %load/vec4 v0xf19310_0;
    %assign/vec4 v0xf1f310_0, 0;
    %load/vec4 v0xf1f310_0;
    %assign/vec4 v0xf1f1c0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12f1f30;
T_34 ;
    %wait E_0x12df530;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf20740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf230f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xf205f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xf20740_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf20740_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0xf20740_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xf20740_0, 0;
T_34.5 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12f1f30;
T_35 ;
    %wait E_0x12df530;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf1f070_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xf1f070_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf21b70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xf1f070_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12f1f30;
T_36 ;
    %wait E_0x12ace80;
    %load/vec4 v0xf20740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %jmp T_36.10;
T_36.0 ;
    %load/vec4 v0xf1f070_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.1 ;
    %load/vec4 v0xf1f070_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.2 ;
    %load/vec4 v0xf1f070_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.3 ;
    %load/vec4 v0xf1f070_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf230f0_0, 0, 1;
    %jmp T_36.10;
T_36.10 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12f1f30;
T_37 ;
    %wait E_0x12df530;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf21e10_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xf230f0_0;
    %assign/vec4 v0xf21e10_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12f1f30;
T_38 ;
    %wait E_0x12df530;
    %load/vec4 v0xf1c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1027790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11bd5f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1027790_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xf21e10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1027790_0, 0;
    %load/vec4 v0xf29170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1027790_0;
    %assign/vec4 v0x11bd5f0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12f1f30;
T_39 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %vpi_call/w 5 755 "$display", "\012Error: I_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0x12b6530 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 756 "$stop" {0 0 0};
    %jmp T_39.3;
T_39.0 ;
    %jmp T_39.3;
T_39.1 ;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 4476993, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 4408402, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %vpi_call/w 5 769 "$display", "\012Error: I_SERDES instance %m has parameter DPA_MODE set to %s.  Valid values are NONE, DPA, CDR\012", P_0x12b6570 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 770 "$stop" {0 0 0};
    %jmp T_39.8;
T_39.4 ;
    %jmp T_39.8;
T_39.5 ;
    %jmp T_39.8;
T_39.6 ;
    %jmp T_39.8;
T_39.8 ;
    %pop/vec4 1;
    %end;
    .thread T_39;
    .scope S_0x12ad5f0;
T_40 ;
    %wait E_0x12f3190;
    %load/vec4 v0xe1afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe1ace0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xe1ae50_0;
    %assign/vec4 v0xe1ace0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12a0670;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe188f0_0, 0, 1;
    %end;
    .thread T_41, $init;
    .scope S_0x12a0670;
T_42 ;
    %wait E_0x11c15f0;
    %load/vec4 v0xea0b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe188f0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xe18610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xe18780_0;
    %assign/vec4 v0xe188f0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12df070;
T_43 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xf52420 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_43.4;
T_43.0 ;
    %jmp T_43.4;
T_43.1 ;
    %jmp T_43.4;
T_43.2 ;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %end;
    .thread T_43;
    .scope S_0x12ce830;
T_44 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xf5eab0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_44.4;
T_44.0 ;
    %jmp T_44.4;
T_44.1 ;
    %jmp T_44.4;
T_44.2 ;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %end;
    .thread T_44;
    .scope S_0x12dcca0;
T_45 ;
    %end;
    .thread T_45;
    .scope S_0x12ce530;
T_46 ;
    %end;
    .thread T_46;
    .scope S_0x12f4970;
T_47 ;
    %end;
    .thread T_47;
    .scope S_0x12f4050;
T_48 ;
    %end;
    .thread T_48;
    .scope S_0x12f8bf0;
T_49 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xe6eca0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_49.4;
T_49.0 ;
    %jmp T_49.4;
T_49.1 ;
    %jmp T_49.4;
T_49.2 ;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %end;
    .thread T_49;
    .scope S_0x12f8460;
T_50 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xe6a730 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_50.4;
T_50.0 ;
    %jmp T_50.4;
T_50.1 ;
    %jmp T_50.4;
T_50.2 ;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
    %end;
    .thread T_50;
    .scope S_0x12e8ee0;
T_51 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xef61b0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_51.4;
T_51.0 ;
    %jmp T_51.4;
T_51.1 ;
    %jmp T_51.4;
T_51.2 ;
    %jmp T_51.4;
T_51.4 ;
    %pop/vec4 1;
    %end;
    .thread T_51;
    .scope S_0x12e85c0;
T_52 ;
    %end;
    .thread T_52;
    .scope S_0x12ece70;
T_53 ;
    %end;
    .thread T_53;
    .scope S_0x12e4890;
T_54 ;
    %end;
    .thread T_54;
    .scope S_0x12e27a0;
T_55 ;
    %end;
    .thread T_55;
    .scope S_0x12db200;
T_56 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xea4780 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_56.4;
T_56.0 ;
    %jmp T_56.4;
T_56.1 ;
    %jmp T_56.4;
T_56.2 ;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_0x12d75a0;
T_57 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xe2f260 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_57.4;
T_57.0 ;
    %jmp T_57.4;
T_57.1 ;
    %jmp T_57.4;
T_57.2 ;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %end;
    .thread T_57;
    .scope S_0x12d31b0;
T_58 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xeba680 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_58.4;
T_58.0 ;
    %jmp T_58.4;
T_58.1 ;
    %jmp T_58.4;
T_58.2 ;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %end;
    .thread T_58;
    .scope S_0x12a6e40;
T_59 ;
    %wait E_0xf4fad0;
    %load/vec4 v0xe6df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe6de10, 0, 4;
    %jmp T_59.1;
T_59.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xe6de10, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe6de10, 0, 4;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x12a6e40;
T_60 ;
    %wait E_0xf55670;
    %load/vec4 v0xe0b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe0bb30, 0, 4;
    %jmp T_60.1;
T_60.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xe0bb30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe0bb30, 0, 4;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x12a2b40;
T_61 ;
    %wait E_0xf4fad0;
    %load/vec4 v0xe6df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe6de10, 0, 4;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xe11690_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe6de10, 0, 4;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x12a2b40;
T_62 ;
    %wait E_0xf55670;
    %load/vec4 v0xe0b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe0bb30, 0, 4;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xe09ad0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe0bb30, 0, 4;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12b25f0;
T_63 ;
    %wait E_0xf55630;
    %load/vec4 v0xec3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0xebf6d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xe1d690, 4;
    %assign/vec4 v0xec2620_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12b25f0;
T_64 ;
    %wait E_0xf51cc0;
    %load/vec4 v0xe0da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0xe0d8b0_0;
    %load/vec4 v0xeb7d80_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe1d690, 0, 4;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12ae660;
T_65 ;
    %wait E_0xf4fad0;
    %load/vec4 v0xe69d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe4b500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe4b390_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xe4b220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.4, 9;
    %load/vec4 v0xe4b670_0;
    %nor/r;
    %and;
T_65.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0xde5c90_0;
    %assign/vec4 v0xe4b500_0, 0;
    %load/vec4 v0xde5c90_0;
    %load/vec4 v0xde5c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xe4b390_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x12ae660;
T_66 ;
    %wait E_0xf55670;
    %load/vec4 v0xdfdbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe3e7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe399c0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0xe396e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.4, 9;
    %load/vec4 v0xe39850_0;
    %nor/r;
    %and;
T_66.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0xe02700_0;
    %assign/vec4 v0xe3e7e0_0, 0;
    %load/vec4 v0xe02700_0;
    %load/vec4 v0xe02700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xe399c0_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12ae660;
T_67 ;
    %wait E_0xf55670;
    %load/vec4 v0xdfdbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdfda60_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xe396e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0xe39850_0;
    %assign/vec4 v0xdfda60_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x12fd330;
T_68 ;
    %wait E_0xf52ac0;
    %load/vec4 v0xedc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedc620, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xedc620, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedc620, 0, 4;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12fd330;
T_69 ;
    %wait E_0xf4f040;
    %load/vec4 v0xee1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedefd0, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xedefd0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedefd0, 0, 4;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x12abec0;
T_70 ;
    %wait E_0xf52ac0;
    %load/vec4 v0xedc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedc620, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xedf2b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedc620, 0, 4;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12abec0;
T_71 ;
    %wait E_0xf4f040;
    %load/vec4 v0xee1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedefd0, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xedf140_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xedefd0, 0, 4;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x12d0b80;
T_72 ;
    %wait E_0xf53220;
    %load/vec4 v0xe62b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0xe6a1e0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xe69f00, 4;
    %assign/vec4 v0xe62cb0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x12d0b80;
T_73 ;
    %wait E_0xf60c40;
    %load/vec4 v0xee18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0xee15e0_0;
    %load/vec4 v0xe62e20_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe69f00, 0, 4;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x12fdf50;
T_74 ;
    %wait E_0xf52ac0;
    %load/vec4 v0xee8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xef7bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xef6fc0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xef72a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.4, 9;
    %load/vec4 v0xef7e90_0;
    %nor/r;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0xed9da0_0;
    %assign/vec4 v0xef7bb0_0, 0;
    %load/vec4 v0xed9da0_0;
    %load/vec4 v0xed9da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xef6fc0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12fdf50;
T_75 ;
    %wait E_0xf4f040;
    %load/vec4 v0xee3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xee5ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xef6e50_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xef6ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v0xef7410_0;
    %nor/r;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0xeda080_0;
    %assign/vec4 v0xee5ea0_0, 0;
    %load/vec4 v0xeda080_0;
    %load/vec4 v0xeda080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0xef6e50_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x12fdf50;
T_76 ;
    %wait E_0xf4f040;
    %load/vec4 v0xee3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xee3cf0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0xef6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0xef7410_0;
    %assign/vec4 v0xee3cf0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12d1b40;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe65230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecb7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe653a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe438e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeac9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe65680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe43bc0_0, 0, 1;
    %end;
    .thread T_77, $init;
    .scope S_0x12d1b40;
T_78 ;
    %wait E_0xf55630;
    %vpi_func/r 5 341 "$realtime" {0 0 0};
    %store/real v0xe7d3b0_0;
    %wait E_0xf55630;
    %vpi_func/r 5 343 "$realtime" {0 0 0};
    %store/real v0xea5e70_0;
    %load/real v0xea5e70_0;
    %load/real v0xe7d3b0_0;
    %sub/wr;
    %store/real v0xe65510_0;
    %load/real v0xe65510_0;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0xe855b0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe653a0_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_78;
    .scope S_0x12d1b40;
T_79 ;
    %wait E_0xf51c80;
    %load/vec4 v0xe653a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0xe32040_0;
    %assign/vec4 v0xec9560_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12d1b40;
T_80 ;
    %wait E_0xf4f330;
    %load/vec4 v0xe653a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/real v0xe855b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe65230_0;
    %inv;
    %assign/vec4 v0xe65230_0, 0;
    %load/real v0xe855b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xec96d0_0;
    %inv;
    %assign/vec4 v0xec96d0_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x12d1b40;
T_81 ;
    %wait E_0xf540e0;
    %load/vec4 v0xe653a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/real v0xe855b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xecb7d0_0;
    %inv;
    %assign/vec4 v0xecb7d0_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12d1b40;
T_82 ;
    %wait E_0x11c3300;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xecdad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe41340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xecd960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xecd4f0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xe31ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.4, 9;
    %load/vec4 v0xe31d60_0;
    %and;
T_82.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xecdad0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe55df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xecdad0_0, 0;
    %load/vec4 v0xecd4f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xecd4f0_0, 0;
    %load/vec4 v0xecd4f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_82.5, 4;
    %load/vec4 v0xe41340_0;
    %load/vec4 v0xecdad0_0;
    %cmp/e;
    %jmp/0xz  T_82.7, 4;
    %load/vec4 v0xecd960_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xecd960_0, 0;
    %jmp T_82.8;
T_82.7 ;
    %load/vec4 v0xecdad0_0;
    %assign/vec4 v0xe41340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xecd960_0, 0;
T_82.8 ;
T_82.5 ;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x12d1b40;
T_83 ;
    %wait E_0xf540a0;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe36e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe36cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe36fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe37140_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0xe31ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0xe31d60_0;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0xe36e60_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe55df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe36e60_0, 0;
    %load/vec4 v0xe37140_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xe37140_0, 0;
    %load/vec4 v0xe37140_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_83.5, 4;
    %load/vec4 v0xe36cf0_0;
    %load/vec4 v0xe36e60_0;
    %cmp/e;
    %jmp/0xz  T_83.7, 4;
    %load/vec4 v0xe36fd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xe36fd0_0, 0;
    %jmp T_83.8;
T_83.7 ;
    %load/vec4 v0xe36e60_0;
    %assign/vec4 v0xe36cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe36fd0_0, 0;
T_83.8 ;
T_83.5 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x12d1b40;
T_84 ;
    %wait E_0x11c2f90;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xecdf20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xecdc40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xecddb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe254e0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xe31ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.4, 9;
    %load/vec4 v0xe31d60_0;
    %and;
T_84.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xecdf20_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe55df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xecdf20_0, 0;
    %load/vec4 v0xe254e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xe254e0_0, 0;
    %load/vec4 v0xe254e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_84.5, 4;
    %load/vec4 v0xecdc40_0;
    %load/vec4 v0xecdf20_0;
    %cmp/e;
    %jmp/0xz  T_84.7, 4;
    %load/vec4 v0xecddb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xecddb0_0, 0;
    %jmp T_84.8;
T_84.7 ;
    %load/vec4 v0xecdf20_0;
    %assign/vec4 v0xecdc40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xecddb0_0, 0;
T_84.8 ;
T_84.5 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x12d1b40;
T_85 ;
    %wait E_0x11c32c0;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe3bf60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe3bdf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe3c0d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe3c240_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xe31ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_85.4, 9;
    %load/vec4 v0xe31d60_0;
    %and;
T_85.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0xe3bf60_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe55df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe3bf60_0, 0;
    %load/vec4 v0xe3c240_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xe3c240_0, 0;
    %load/vec4 v0xe3c240_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_85.5, 4;
    %load/vec4 v0xe3bdf0_0;
    %load/vec4 v0xe3bf60_0;
    %cmp/e;
    %jmp/0xz  T_85.7, 4;
    %load/vec4 v0xe3c0d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xe3c0d0_0, 0;
    %jmp T_85.8;
T_85.7 ;
    %load/vec4 v0xe3bf60_0;
    %assign/vec4 v0xe3bdf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe3c0d0_0, 0;
T_85.8 ;
T_85.5 ;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x12d1b40;
T_86 ;
    %wait E_0x11cd840;
    %load/vec4 v0xecd960_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0xec9560_0;
    %store/vec4 v0xe438e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0xe36fd0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_86.2, 4;
    %load/vec4 v0xe65230_0;
    %store/vec4 v0xe438e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0xecddb0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_86.4, 4;
    %load/vec4 v0xec96d0_0;
    %store/vec4 v0xe438e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0xe3c0d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v0xecb7d0_0;
    %store/vec4 v0xe438e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
    %jmp T_86.7;
T_86.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeaa4d0_0, 0, 1;
T_86.7 ;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %load/vec4 v0xe55df0_0;
    %store/vec4 v0xeac9c0_0, 0, 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x12d1b40;
T_87 ;
    %wait E_0x11cd800;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xe79fc0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xe76320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xe79fc0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0xe76320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.6, 9;
    %load/vec4 v0xe79fc0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0xe79fc0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xe79fc0_0, 0;
T_87.4 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x12d1b40;
T_88 ;
    %wait E_0x11cd800;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe65680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe60170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdffa50_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0xe60170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_88.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe60170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdffa50_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0xe79fc0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_88.4, 5;
    %load/vec4 v0xe60170_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xe60170_0, 0;
    %load/vec4 v0xe60170_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_88.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_88.7, 8;
T_88.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_88.7, 8;
 ; End of false expr.
    %blend;
T_88.7;
    %assign/vec4 v0xe65680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdffa50_0, 0;
T_88.4 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x12d1b40;
T_89 ;
    %wait E_0x11c7120;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xe411d0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xe76320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xe411d0_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0xe76320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.6, 9;
    %load/vec4 v0xe411d0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_89.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0xe411d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xe411d0_0, 0;
T_89.4 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x12d1b40;
T_90 ;
    %wait E_0x11c7120;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe43bc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe40ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe41060_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0xe40ef0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_90.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe40ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe41060_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0xe411d0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_90.4, 5;
    %load/vec4 v0xe40ef0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xe40ef0_0, 0;
    %load/vec4 v0xe40ef0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_90.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_90.7, 8;
T_90.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_90.7, 8;
 ; End of false expr.
    %blend;
T_90.7;
    %assign/vec4 v0xe43bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe41060_0, 0;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x12d1b40;
T_91 ;
    %wait E_0xf55630;
    %load/vec4 v0xee94e0_0;
    %assign/vec4 v0xe73c30_0, 0;
    %load/vec4 v0xe73c30_0;
    %assign/vec4 v0xe73da0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x12d1b40;
T_92 ;
    %wait E_0x1032c90;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe34470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe43a50_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0xe73f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0xe34470_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_92.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe34470_0, 0;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0xe34470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xe34470_0, 0;
T_92.5 ;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x12d1b40;
T_93 ;
    %wait E_0x1032c90;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe73ac0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0xe73ac0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe345e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe73ac0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x12d1b40;
T_94 ;
    %wait E_0x11c70e0;
    %load/vec4 v0xe34470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %jmp T_94.10;
T_94.0 ;
    %load/vec4 v0xe73ac0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.1 ;
    %load/vec4 v0xe73ac0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.2 ;
    %load/vec4 v0xe73ac0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.3 ;
    %load/vec4 v0xe73ac0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xe43a50_0, 0, 1;
    %jmp T_94.10;
T_94.10 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x12d1b40;
T_95 ;
    %wait E_0x1032c90;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe43770_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0xe43a50_0;
    %assign/vec4 v0xe43770_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x12d1b40;
T_96 ;
    %wait E_0x1032c90;
    %load/vec4 v0xe76490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xeac850_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe605c0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0xeac850_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xe43770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xeac850_0, 0;
    %load/vec4 v0xeacb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0xeac850_0;
    %assign/vec4 v0xe605c0_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x12d1b40;
T_97 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %vpi_call/w 5 755 "$display", "\012Error: I_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0x10d1eb0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 756 "$stop" {0 0 0};
    %jmp T_97.3;
T_97.0 ;
    %jmp T_97.3;
T_97.1 ;
    %jmp T_97.3;
T_97.3 ;
    %pop/vec4 1;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 4476993, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 4408402, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %vpi_call/w 5 769 "$display", "\012Error: I_SERDES instance %m has parameter DPA_MODE set to %s.  Valid values are NONE, DPA, CDR\012", P_0x10d1ef0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 770 "$stop" {0 0 0};
    %jmp T_97.8;
T_97.4 ;
    %jmp T_97.8;
T_97.5 ;
    %jmp T_97.8;
T_97.6 ;
    %jmp T_97.8;
T_97.8 ;
    %pop/vec4 1;
    %end;
    .thread T_97;
    .scope S_0x12d2b50;
T_98 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d0080_0, 0, 32;
    %end;
    .thread T_98, $init;
    .scope S_0x12d2b50;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28fe0_0, 0, 1;
T_99.0 ;
    %delay 5000, 0;
    %load/vec4 v0xf28fe0_0;
    %inv;
    %store/vec4 v0xf28fe0_0, 0, 1;
    %jmp T_99.0;
T_99.1 ;
    %end;
    .thread T_99;
    .scope S_0x12d2b50;
T_100 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd2b80_0, 0;
    %wait E_0x12f3190;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0xeb1130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb9580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee9020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xef76f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee39f0_0, 0;
    %assign/vec4 v0x10a0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd2b80_0, 0;
    %wait E_0x12f3190;
    %vpi_call/w 3 40 "$display", "***Reset Test is applied***" {0 0 0};
    %wait E_0x12f3190;
    %wait E_0x12f3190;
    %fork TD_co_sim_I_SERDES_primitive_inst.compare, S_0x12f3900;
    %join;
    %vpi_call/w 3 44 "$display", "***Reset Test is ended***" {0 0 0};
    %pushi/vec4 10000, 0, 32;
T_100.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_100.1, 5;
    %jmp/1 T_100.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f3190;
    %vpi_func 3 47 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x10a0830_0, 0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xee39f0_0, 0;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xef76f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xee9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeb9580_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeb1130_0, 0;
    %fork TD_co_sim_I_SERDES_primitive_inst.compare, S_0x12f3900;
    %join;
    %jmp T_100.0;
T_100.1 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 32;
T_100.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_100.3, 5;
    %jmp/1 T_100.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f3190;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x10a0830_0, 0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xee39f0_0, 0;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xef76f0_0, 0;
    %vpi_func 3 61 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xee9020_0, 0;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeb9580_0, 0;
    %vpi_func 3 63 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeb1130_0, 0;
    %fork TD_co_sim_I_SERDES_primitive_inst.compare, S_0x12f3900;
    %join;
    %jmp T_100.2;
T_100.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10a0830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xee39f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef76f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xee9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeb9580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeb1130_0, 0;
    %fork TD_co_sim_I_SERDES_primitive_inst.compare, S_0x12f3900;
    %join;
    %load/vec4 v0x10d0080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.4, 4;
    %vpi_call/w 3 77 "$display", "**** All Comparison Matched *** \012\011\011Simulation Passed\012" {0 0 0};
    %jmp T_100.5;
T_100.4 ;
    %vpi_call/w 3 79 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x10d0080_0 {0 0 0};
T_100.5 ;
    %pushi/vec4 50, 0, 32;
T_100.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_100.7, 5;
    %jmp/1 T_100.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1061f70;
    %jmp T_100.6;
T_100.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_100;
    .scope S_0x12d2b50;
T_101 ;
    %vpi_call/w 3 94 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 95 "$dumpvars" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././sim/co_sim_tb/co_sim_I_SERDES_primitive_inst.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/I_SERDES_primitive_inst/run_1/synth_1_1/synthesis/I_SERDES_primitive_inst_post_synth.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v";
