
*** Running vivado
    with args -log Block_design_encoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_design_encoder_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Block_design_encoder_0_0.tcl -notrace
Command: synth_design -top Block_design_encoder_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 383.230 ; gain = 101.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Block_design_encoder_0_0' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_encoder_0_0/synth/Block_design_encoder_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'encoder_v2_0' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd:5' bound to instance 'U0' of component 'encoder_v2_0' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_encoder_0_0/synth/Block_design_encoder_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'encoder_v2_0' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'encoder_v2_0_S00_AXI' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:5' bound to instance 'encoder_v2_0_S00_AXI_inst' of component 'encoder_v2_0_S00_AXI' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'encoder_v2_0_S00_AXI' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:364]
WARNING: [Synth 8-614] signal 'encoder' is read in the process but is not in the sensitivity list [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:359]
	Parameter WIDTH_DATA bound to: 32 - type: integer 
	Parameter DEBOUNCE_COUNT bound to: 200 - type: integer 
	Parameter DEBOUNCE_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'pmod_rotary' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/src/pmod_rotary.vhdl:7' bound to instance 'dut' of component 'pmod_rotary' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:397]
INFO: [Synth 8-638] synthesizing module 'pmod_rotary' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/src/pmod_rotary.vhdl:23]
	Parameter WIDTH_DATA bound to: 32 - type: integer 
	Parameter DEBOUNCE_COUNT bound to: 200 - type: integer 
	Parameter DEBOUNCE_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pmod_rotary' (1#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/src/pmod_rotary.vhdl:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'encoder_v2_0_S00_AXI' (2#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'encoder_v2_0' (3#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Block_design_encoder_0_0' (4#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_encoder_0_0/synth/Block_design_encoder_0_0.vhd:85]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design encoder_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 438.145 ; gain = 156.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 438.145 ; gain = 156.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 438.145 ; gain = 156.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 756.426 ; gain = 3.488
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 756.426 ; gain = 474.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 756.426 ; gain = 474.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 756.426 ; gain = 474.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 756.426 ; gain = 474.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pmod_rotary 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module encoder_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Block_design_encoder_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/encoder_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/encoder_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/encoder_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/encoder_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/encoder_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/encoder_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Block_design_encoder_0_0.
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Block_design_encoder_0_0.
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Block_design_encoder_0_0.
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Block_design_encoder_0_0.
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Block_design_encoder_0_0.
INFO: [Synth 8-3332] Sequential element (U0/encoder_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Block_design_encoder_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 756.426 ; gain = 474.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 765.820 ; gain = 483.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 766.117 ; gain = 483.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    32|
|3     |LUT2   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |    48|
|6     |LUT5   |     7|
|7     |LUT6   |    41|
|8     |FDRE   |   176|
|9     |FDSE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   341|
|2     |  U0                          |encoder_v2_0         |   341|
|3     |    encoder_v2_0_S00_AXI_inst |encoder_v2_0_S00_AXI |   341|
|4     |      dut                     |pmod_rotary          |   181|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 787.418 ; gain = 187.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 787.418 ; gain = 505.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 787.418 ; gain = 511.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_encoder_0_0_synth_1/Block_design_encoder_0_0.dcp' has been generated.
