module Top_Level(

// 40 MHz input clock.
input CLK_IN1,

// 66 MHz input clock.
input CLK_IN2,

// 100 MHz input clock used with the ILA.
input CLK_IN3,

// Output LED.
output BLINK_OUT,

// Test output required for the ILA.
output reg a = 1'b1
    );
	 
	// Use this to prevent the tools from removing the 100 MHz input clock during optimization.
	always @ (posedge ILA_CLK_IN)
	begin
		a = ~a;
	end
	
	// Generate a 625 Hz clock from a 40 MHz input clock.
	clock_divider clk_div_1 (
		 .CLK_IN(CLK_IN1), 
		 .CLK_OUT(BLINK_OUT)
		 );
 endmodule
 