{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519421635806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519421635806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 15:33:55 2018 " "Processing started: Fri Feb 23 15:33:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519421635806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519421635806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_3 -c Lab4_3 --generate_symbol=E:/CSE2440/Lab4.3/Lab4_3.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_3 -c Lab4_3 --generate_symbol=E:/CSE2440/Lab4.3/Lab4_3.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519421635806 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" lab4_3.vhd(1) " "VHDL syntax error at lab4_3.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "lab4_3.vhd" "" { Text "E:/CSE2440/Lab4.3/lab4_3.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519421636555 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ lab4_3.vhd(4) " "VHDL syntax error at lab4_3.vhd(4) near text @" {  } { { "lab4_3.vhd" "" { Text "E:/CSE2440/Lab4.3/lab4_3.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519421636555 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ lab4_3.vhd(5) " "VHDL syntax error at lab4_3.vhd(5) near text \{" {  } { { "lab4_3.vhd" "" { Text "E:/CSE2440/Lab4.3/lab4_3.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519421636555 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} lab4_3.vhd(5) " "VHDL syntax error at lab4_3.vhd(5) near text \}" {  } { { "lab4_3.vhd" "" { Text "E:/CSE2440/Lab4.3/lab4_3.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519421636555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519421636586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 23 15:33:56 2018 " "Processing ended: Fri Feb 23 15:33:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519421636586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519421636586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519421636586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519421636586 ""}
