Plot,Name,Authors,Proceedings,FOM,Power,Jitter,FracSpur,Area,Tech,Fref,Fout,TuningRange,TuningPercent,N,FOM_N,Architecture,PhaseDetector,Oscillator,URL,Tags (optional)
TRUE,,,Ours,-260,100,10,-70,0.6,65,50,10,1,0.1,200,-278,DPLL,TDC,LC,Put your own results here for comparison,
TRUE,A Low-Jitter Fractional- N Digital PLL Adopting a Reverse-Concavity Variable-Slope DTC,"Rossoni, Michele & Dartizio, Simone M. & Tesolin, Francesco & Castoro, Giacomo & Dell’Orto, Riccardo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'25,-253.5,17.5,57.3,-63.4,0.21,28,250,9.25,1.5,0.16,37,-269.2,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10706601,"Capacitors, Delays, Fractional-N, Inverters, Linearity, Noise, Phase locked loops, Power demand, Propagation delay, digital calibration, digital phase-locked loop (PLL), digital-to-time converter (DTC), fractional spurs, jitter, low-jitter, phase noise, variable slope"
TRUE,A DPD/Dither-Free DPLL Based on a Cascaded Fractional Divider and Pseudo-Differential DTCs Achieving a - 62.1-dBc Fractional Spur,"Xu, Dingxin & Liu, Zezheng & Kuai, Yifeng & Huang, Hongye & Zhang, Yuncheng & Sun, Zheng & Liu, Bangan & Wang, Wenqian & Xiong, Yuang & Qiu, Junjun & Madany, Waleed & Zhang, Yi & Fadila, Ashbir Aviat & Shirane, Atsushi & Okada, Kenichi",JSSC'25,-247.4,8.89,143.7,-62.1,0.23,65,100,7,1,0.14,70,-265.9,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10729860,"Delays, Fractional-N, Frequency control, Frequency conversion, Frequency modulation, Harmonic analysis, Noise, Phase locked loops, Table lookup, Topology, digital-to-time converter (DTC), fractional spur, frequency synthesizer, jitter, phase-locked loop (PLL)"
TRUE,A 9-GHz Low-In-Band Noise Sub-Sampling-Chopper PLL With Charge-Share Canceling Technique,"Kong, Xiangjian & Xu, Kai & Xie, Huanlin & Jian, Mingchao & Lian, Hao & Bogdan Staszewski, Robert & Guo, Chunbing",JSSC'25,-257.1,7.8,49.9,,0.64,65,100,9,0.86,0.1,90,-276.64,APLL,SS,LC,https://ieeexplore.ieee.org/document/10930756,"1/f noise, Bandwidth, Class-C/F₂, Harmonic analysis, Noise, Phase locked loops, Power harmonic filters, Voltage-controlled oscillators, White noise, flicker noise, jitter, low in-band phase noise (PN), low jitter, low power, sub-sampling chopper phase-locked loop (SS-CPLL), voltage, voltage-controlled oscillator (VCO)"
TRUE,A Ping-Pong Charge-Sharing Locking PLL With Implicit Reference Doubling and Simultaneous Frequency/Duty-Cycle Calibrations,"Kumar, Sayan & Siriburanon, Teerachot & Dash, Sumit & Sawakewang, Patchara & Andrabi, Shuja & Strange, Jon & Muhammad, Khurram & Hung, Chih-Ming & Bogdan Staszewski, Robert",JSSC'25,-256.3,14,41.75,,0.209,28,250,27,2.1,0.08,108,-276.63,APLL,SS,LC,https://ieeexplore.ieee.org/document/10924718,"5G communication, Bandwidth, Calibration, Capacitors, Clocks, Frequency locked loops, Oscillators, Phase locked loops, Power demand, charge-sharing locking (CSL), duty-cycle calibration (DCC), frequency-tracking loop (FTL), injection locking (IL), jitter, millimeter-wave (mmW), ping-pong (PP) CSL, reference doubling, reference-frequency multiplication, voltage"
TRUE,A Compact 20–24-GHz Sub-Sampling PLL With Charge-Domain Bandwidth Control Scheme,"Wang, Li & Liu, Zilu & Ma, Ruitao & Yue, C. Patrick",JSSC'25,-253,13.35,61.23,,0.057,40,250,22,4,0.18,88,-272.4,APLL,SS,LC,https://ieeexplore.ieee.org/document/10746381,"Bandwidth, Capacitors, Compact, Frequency control, Gain, Gain control, Low-pass filters, Noise, Phase locked loops, Voltage-controlled oscillators, dual path (DP), integer-N, integral, jitter, phase-locked loop (PLL), proportional, sub-sampling, true single-phase clock (TSPC)"
TRUE,An Ultra-Low-Jitter Fast-Hopping Fractional-N PLL With LC DTC and Hybrid-Proportional Paths,"Liu, Hongzhuo & Deng, Wei & Jia, Haikun & Wang, Zhihua & Chi, Baoyong",JSSC'25,-250.7,34,41.3,-62.4,0.21,28,250,11.25,3.7,0.33,45,-267.2,APLL/DPLL,SS/BB,LC,https://ieeexplore.ieee.org/document/10843985,"Bandwidth, Clocks, Counter, Delays, Frequency modulation, Phase frequency detectors, Phase locked loops, Tuning, Voltage-controlled oscillators, fast lock, frequency hopping, jitter, phase noise, sampling phase detector (SPD)"
FALSE,A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Utilizing a Complementary-Injection Scheme and an Adaptive Pulsewidth Adjustment,"Wang, Zedong & Zheng, Xuqiang & He, Yu & Xu, Hua & Li, Sai & Yang, Zunsong & Lv, Fangxu & Lai, Mingche & Liu, Xinyu",JSSC'25,-255.5,14.5,43.9,,0.133,28,3000,6,3.9,0.65,2,-258.5,ILCM,CP,Ring,https://ieeexplore.ieee.org/document/10742924,"Adaptive pulse generator (APG), Bandwidth, Clocks, Computer architecture, Delays, Noise reduction, Oscillators, Phase locked loops, Pulse generation, Voltage-controlled oscillators, complementary injection, frequency tracking loop (FTL), injection-locked clock multiplier (ILCM), jitter, noise suppression, optimal injection pulsewidth, phase error cancellation, ring voltage-controlled oscillator (RVCO)"
TRUE,A 12.24-GHz MDLL With a 102-Multiplication Factor Using a Power-Gating-Based Ring Oscillator,"Cho, Yoonseo & Lee, Jeonghyun & Park, Suneui & Yoo, Seyeon & Choi, Jaehyouk",JSSC'25,-246.6,14.7,122,,0.066,40,120,12.24,1.2,0.1,102,-266.7,MDLL,BB,Ring,https://ieeexplore.ieee.org/document/10620066,"Calibration, Clocks, Delays, Generators, Phase locked loops, Switches, jitter, multiplication factor (N), multiplying delay-locked loop (MDLL), power gating (PG), ring oscillator (RO)"
TRUE,A Transformer-Based Series-Resonance CMOS VCO,"Zhang, Shiwei & Deng, Wei & Jia, Haikun & Liu, Hongzhuo & Sun, Shiyan & Guan, Pingda & Wang, Zhihua & Chi, Baoyong",JSSC'25,-245.6,242,40.7,,0.7,65,100,11.1,0.8,0.07,111,-266.1,APLL,SS,LC,https://ieeexplore.ieee.org/document/10623620,"CMOS, MOS devices, Oscillators, Phase locked loops, Resistance, Transformers, Voltage-controlled oscillators, jitter, millimeter-wave (mm-wave), oscillator, phase noise (PN), resonator, voltage-controlled oscillator (VCO)"
TRUE,An Ultra-Low-Voltage Bias-Current-Free Fractional-N Hybrid PLL With Voltage-Mode Phase Detection and Interpolation,"Feng, Liqun & Ji, Xuansheng & Kuang, Longhao & Liao, Qianxian & Han, Su & Zhao, Jiahao & Rhee, Woogeun & Wang, Zhihua",JSSC'25,-245.5,0.78,610,-57.2,0.24,28,50,2.42,0.36,0.15,48,-262.3,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10684576,"Bias-current-free, Fractional-N, Interpolation, Linearity, Low voltage, Noise, Phase locked loops, Voltage-controlled oscillators, flip-flop phase detector (FFPD), hybrid, passive intensive, phase interpolator (PI), phase-locked loop (PLL), pseudo-differential, quantization noise (Q-noise), reference spur, time interleaved, ultra-low voltage (ULV), voltage, voltage mode"
TRUE,A 6.5-to-8-GHz Cascaded Dual-Fractional- N Digital PLL Achieving - 52.79-dBc Fractional Spur With 50-MHz Reference,"Xu, Dingxin & Zhang, Yuncheng & Huang, Hongye & Sun, Zheng & Liu, Bangan & Fadila, Ashbir Aviat & Qiu, Junjun & Liu, Zezheng & Wang, Wenqian & Xiong, Yuang & Madany, Waleed & Shirane, Atsushi & Okada, Kenichi",JSSC'25,-242.9,14.2,191,-52.7,0.48,65,50,7.25,1.5,0.21,145,-264.5,MDLL/DPLL,BB/BB,LC,https://ieeexplore.ieee.org/document/10659739,"Cascaded PLL, Frequency control, Low-pass filters, Noise, Phase locked loops, Quantization (signal), Topology, digital-to-time converter (DTC), fractional- N, frequency synthesizer, low spur, phase noise, phase-locked loop (PLL)"
TRUE,A 10-GHz Digital-PLL-Based Chirp Generator With Parabolic Non-Uniform Digital Predistortion for FMCW Radars,"Tesolin, Francesco & Dartizio, Simone M. & Castoro, Giacomo & Buccoleri, Francesco & Rossoni, Michele & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'24,-248,21,87.1,-53.7,0.34,28,250,10,1.25,0.13,40,-264,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10693572,"Background calibration, Capacitors, Chirp, Digital phase-locked loop (DPLL), Frequency modulation, Generators, Radar, Tuning, digital pre-distortion (DPD), digitally controlled oscillator (DCO), fractional-N DPLL, frequency-modulated continuous-wave (FMCW) radar, multi-gain least-mean-square (LMS) algorithm, parabolic uniform DPD, phase noise, sawtooth chirp, two-point modulation (TPM)"
TRUE,A 7.5-GHz Subharmonic Injection-Locked Clock Multiplier Featuring a 120× Multiplying Factor and 92.3-fs RMS Jitter Including Reference Spur,"Choi, Hangil & Cho, SeongHwan",JSSC'24,-259.7,2.33,67.7,,0.26,28,62.5,7.5,0.75,0.1,120,-280.5,ILCM,CP,LC,https://ieeexplore.ieee.org/document/10702551,"Calibration, Clocks, Frequency synthesizer, Phase distortion, Phase locked loops, Switches, Time-frequency analysis, Timing, Voltage-controlled oscillators, jitter, low-jitter, low-reference spur, phase noise, phase-locked loop (PLL), subharmonic injection-locked clock multiplier (SILCM), voltage-controlled oscillator (VCO)"
TRUE,A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment,"Li, Haoran & Xu, Tailong & Meng, Xi & Yin, Jun & Martins, Rui P. & Mak, Pui-In",JSSC'24,-253.5,19.1,48.3,,0.065,28,100,26,2.8,0.11,260,-277.6,APLL,SS,LC,https://ieeexplore.ieee.org/document/10684529,"Capacitance, Fast locking, Frequency conversion, Frequency locked loops, Frequency synthesizers, Phase locked loops, Voltage-controlled oscillators, frequency synthesis, frequency-locked loop (FLL), jitter, low jitter, millimeter-wave (mm-wave), phase-locked loop (PLL), reference (ref.) spur, sub-sampling phase detector (SSPD), voltage-controlled oscillator (VCO)"
TRUE,A Jitter Programmable Digital Bang-Bang PLL Using PVT-Invariant Stochastic Jitter Monitor,"Kim, Yong-Jo & Jang, Taekwang & Cho, SeongHwan",JSSC'24,-225,11.2,1680,,0.035,28,36,2.88,,0,80,-244,DPLL,BB,Ring,https://ieeexplore.ieee.org/document/10536156,"Bandwidth, Capacitors, Digital bang-bang phase-locked loop (DBPLL), Monitoring, Phase locked loops, System-on-chip, Voltage-controlled oscillators, jitter, process, ring oscillator, stochastic jitter monitoring circuit, voltage and temperature (PVT) variations"
TRUE,A Low-Jitter and Compact-Area Fractional-N Digital PLL With Fast Multi-Variable Calibration Using the Recursive Least-Squares Algorithm,"Jang, Seheon & Chae, Munjae & Park, Hangi & Hwang, Chanwoong & Choi, Jaehyouk",JSSC'24,-249.1,15.7,88,-68,0.12,40,100,8,1.6,0.2,80,-268.1,DPLL,BB/TDC,LC,https://ieeexplore.ieee.org/document/10682595,"Background calibration, Calibration, Correlation, Digital phase-locked loop (DPLL), LC voltage-controlled oscillator (LC VCO), Noise, Phase locked loops, Vectors, Voltage-controlled oscillators, digital-to-time converter (DTC), fractional spur, jitter, nonlinearity (NL), rms jitter"
TRUE,A 12.8–15.0-GHz Low-Jitter Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancellation,"Kim, Juyeop & Jo, Yongwoo & Park, Hangi & Seong, Taeho & Lim, Younghyun & Choi, Jaehyouk",JSSC'24,-251,7.3,104,-58,0.21,65,100,14,2.2,0.16,140,-272.5,DPLL,SS,LC,https://ieeexplore.ieee.org/document/10198514,"Fractional-N, High-k dielectric materials, Phase frequency detectors, Phase locked loops, Timing, Voltage-controlled oscillators, digital calibration, digital-to-analog converter (DAC), fractional spurs, frequency synthesizer, jitter, quantization error (Q-error), rms jitter, subsampling phase-locked loop (SSPLL), thermal noise"
TRUE,Canceling Fundamental Fractional Spurs Due to Self-Interference in a Digital Phase-Locked Loop,"Gao, Zhong & Bogdan Staszewski, Robert & Babaie, Masoud",JSSC'24,-246.2,4.4,233,-60.6,0.31,40,40,2.68,1.4,0.52,67,-264.5,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/10521681,"Clocks, Coupling, Oscillators, Phase locked loops, Synchronization, fractional spurs, interference cancellation, phase-locked loop (PLL), self-interference, spur cancellation (SC)"
TRUE,Fractional-N Digital MDLL With Injection-Error Scrambling and Calibration,"Zhang, Qiaochu & Cheng, Hsiang-Chun & Su, Shiyu & Chen, Mike Shuo-Wei",JSSC'24,-230.6,13.56,1000,-67,0.23,65,50,1.5,,0,30,-245.4,MDLL,TDC,Ring,https://ieeexplore.ieee.org/document/10274897,"Calibration, Clocks, Codes, Equalizers, Injection-locked oscillators, Phase locked loops, Ring oscillators, Tracking loops, digital calibration, digital-to-time converter (DTC), dither, injection-lock, jitter, multiplying delay-locked loop (MDLL), phase noise, phase-locked loop (PLL), spur"
TRUE,A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter,"Feng, Liqun & Rhee, Woogeun & Wang, Zhihua",JSSC'24,-231,4.3,1320,-59.1,0.26,65,60,2.66,,0,44,-247.47,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10374428,"Filtering, Finite impulse response filters, Fractional-N, Frequency modulation, Frequency-domain analysis, Phase locked loops, Quantization (signal), Transfer functions, bang-bang PLL (BBPLL), finite-impulse response (FIR) filter, injection-locked oscillator (ILO), phase-domain lowpass filter (PDLPF), ΔΣ quantization noise"
TRUE,A Sub-50-fsrms Jitter Fractional-N CPPLL Based on a Dual-DTC-Assisted Time-Amplifying Phase-Frequency Detector With Cascadable DTC Nonlinearity Compensation Algorithm,"Ye, Zonglin & Geng, Xinlin & Xiao, Yao & Xie, Qian & Wang, Zheng",JSSC'24,-253,23.88,45.6,-59,0.47,65,250,26.25,4,0.15,105,-273.21,APLL,CP,LC,https://ieeexplore.ieee.org/document/10402556,"Charge pump phase-locked loop (CPPLL), Fractional-N, Frequency synthesizer, Phase frequency detectors, Phase locked loops, Power demand, Quantization (signal), Resistors, Voltage-controlled oscillators, jitter, low jitter, phase noise, spur, time-amplifying phase-frequency detector (TAPFD)"
TRUE,A 16-GHz Background-Calibrated Duty-Cycled FMCW Charge-Pump PLL,"Renukaswamy, Pratap Tumkur & Vaesen, Kristof & Markulic, Nereo & Craninckx, Jan",JSSC'24,-244.6,14.3,156,-49.1,0.6,28,80,16,3.5,0.22,200,-267.61,APLL,CP,LC,https://ieeexplore.ieee.org/document/10325605,"Background calibration, CMOS, Calibration, Chirp, FMCW radar, Fractional-N, Frequency modulation, Phase locked loops, Radar, Voltage-controlled oscillators, charge pump (CP), charge-integrating digital-to-analog converter (QDAC), charge-pump phase-locked loop (CP-PLL), digital calibration, duty cycle, frequency-modulated continuous-wave (FMCW), phase-locked loop (PLL), pre-distortion, sawtooth chirp, sign extraction, two-point modulation (TPM), voltage"
TRUE,A Fractional-N Ring PLL Using Harmonic-Mixer-Based Dual-Feedback and Split-Feedback Frequency Division With Phase-Domain Filtering,"Osada, Masaru & Xu, Zule & Yang, Zunsong & Iizuka, Tetsuya",JSSC'24,-229.4,15.38,869,-49,0.112,65,40,2.9,0.239,0.08,73,-248,APLL,CP,Ring,https://ieeexplore.ieee.org/document/10416709,"Bandwidth, Dual feedback, Filtering, Frequency conversion, Phase locked loops, Quantization (signal), Voltage-controlled oscillators, fractional-N phase-locked loop (PLL), harmonic mixer (HM), inductorless, nested PLL, noise shaping, phase-domain low-pass filter (PDLPF), phase-locked loop, ring voltage-controlled oscillator (VCO), split-feedback divider"
TRUE,A Multireference PLL: Theory and Implementation,"Liu, Hongzhuo & Deng, Wei & Jia, Haikun & Zhang, Shiwei & Sun, Shiyan & Wang, Zhihua & Chi, Baoyong",JSSC'24,-256.7,83,16.1,,1.1,65,100,5.2,0.8,0.15,52,-273.86,APLL,SS,LC,https://ieeexplore.ieee.org/document/10496670,"Clocks, Crystal oscillator (XO), Inverters, Noise, Phase locked loops, System-on-chip, Voltage-controlled oscillators, jitter, phase noise (PN), reference clock, sampling phase detector (PD), voltage-controlled oscillator (VCO)"
TRUE,A Fractional-N Sampling PLL With a Merged Constant-Slope DTC and Sampling PD,"Jin, Gaofeng & Feng, Fei & Chen, Wen & Shu, Yiyang & Luo, Xun & Gao, Xiang",JSSC'24,-250,2.4,203,-57,0.36,40,100,4.3,1.2,0.28,43,-266.33,APLL,SS,LC,https://ieeexplore.ieee.org/document/10438423,"Clocks, Inverters, Phase locked loops, Switches, Voltage control, Voltage-controlled oscillators, digital-to-time converter (DTC), fractional-N mode, in-band phase noise, phase-locked loop (PLL), quantization noise (QN), sampling phase detection (SPD), voltage"
TRUE,A Radiation-Hardened 15–22-GHz Frequency Synthesizer in 22-nm FinFET,"Dolt, David & Palermo, Samuel",JSSC'24,-240.89,55.7,121,,0.17,22,250,22,7,0.32,88,-260.33,APLL,CP,LC,https://ieeexplore.ieee.org/document/10483293,"CMOS, CMOS process, Phase frequency detectors, Phase locked loops, Radiation effects, Radiation hardening (electronics), Single event upsets, Voltage-controlled oscillators, jitter, phase-locked loop (PLL), single-event upset (SEU), voltage-controlled oscillator (VCO)"
TRUE,A 6 to 12-GHz Fractional-N Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays,"Narayanan, Aditya & Bhat, Abhishek & Krishnapura, Nagendra",JSSC'24,-232.2,59,300,-31,0.35,65,106.25,10,6,0.6,94,-251.94,APLL,CP,LC,https://ieeexplore.ieee.org/document/10471881,"Delays, Delta-sigma modulation, Digital delta-sigma modulator (DDSM), Frequency conversion, Frequency synthesizers, Phase locked loops, Synthesizers, Voltage-controlled oscillators, feedback divider, fractional-N PLL, inductor switching, modulusdependent-divider delay, phase-locked loop (PLL), predistortion, voltagecontrolled oscillator (VCO)"
TRUE,A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering,"Dartizio, Simone M. & Tesolin, Francesco & Castoro, Giacomo & Buccoleri, Francesco & Rossoni, Michele & Cherniak, Dmytro & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'23,-250,17.2,77,-71.9,0.33,28,250,9.25,1.25,0.14,37,-265.7,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10253943,"Capacitance, Capacitors, Constant slope, Converters, Delays, Error analysis, Generators, Linearity, Phase locked loops, Quantization (signal), digital phase-locked loop (PLL), digital-to-time converter (DTC), dithering, fractional spurs, quantization error (Q-error)"
TRUE,A Novel LO Phase-Shifting System Based on Digital Bang-Bang PLLs With Background Phase-Offset Correction for Integrated Phased Arrays,"Tesolin, Francesco & Dartizio, Simone M. & Buccoleri, Francesco & Santiccioli, Alessio & Bertulessi, Luca & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'23,-251.7,20,59.78,-58.7,0.23,28,250,9.25,1.5,0.16,37,-267.4,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10127860,"5G, DPLL, Fractional-N, LO phase-shifting, Mixers, PLL, Phase locked loops, Phased arrays, Power demand, Radio frequency, Transient analysis, bang-bang phase detector (BBPD), beamforming, digital-to-time converter (DTC), frequency synthesizer, low-jitter, multi-cores, multi-phase-locked loops (PLLs), phase noise, phased array"
TRUE,A Wideband LO Generator for 5G FR1 Bands Using a Single LC-VCO-Based Subsampling PLL and a Ring-VCO-Based Fractional-Resolution Frequency Multiplier,"Jo, Yongwoo & Kim, Juyeop & Shin, Yuhwan & Park, Hangi & Hwang, Chanwoong & Lim, Younghyun & Choi, Jaehyouk",JSSC'23,-250.6,17.9,135,-57,0.38,65,150,3.725,0.7,0.19,25,-264.6,DPLL/DPLL,SS/BB,LC,https://ieeexplore.ieee.org/document/10278174,"5G, 5G mobile communication, Digital systems, Frequency modulation, Generators, Oscillators, Phase locked loops, Silicon, Wideband, cascaded architecture, digital phase-locked loop (PLL), digital predistortion (DPD), frequency multiplier (FM), frequency range 1 (FR1), jitter, local oscillation (LO) generator, phase noise, rms jitter"
TRUE,A Low-Spur Fractional-N PLL Based on a Time-Mode Arithmetic Unit,"Gao, Zhong & He, Jingchu & Fritz, Martin & Gong, Jiang & Shen, Yiyu & Zong, Zhirui & Chen, Peng & Spalink, Gerd & Eitel, Ben & Alavi, Morteza S. & Staszewski, Robert Bogdan & Babaie, Masoud",JSSC'23,-249.4,3.5,182,-59,0.31,40,40,2.68,1.5,0.56,67,-267.7,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9917492,"Arithmetic, Capacitors, Clocks, Microelectronics, Phase locked loops, Switches, digital-to-time converter (DTC), fractional spur, phase-locked loop (PLL), process voltage and temperature (PVT), time-mode arithmetic unit (TAU), voltage"
FALSE,A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner,"Buccoleri, Francesco & Dartizio, Simone M. & Tesolin, Francesco & Avallone, Luca & Santiccioli, Alessio & Iesurum, Agata & Steffan, Giovanni & Cherniak, Dmytro & Bertulessi, Luca & Bevilacqua, Andrea & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'23,-248.7,36,72,-59.7,0.47,28,125,8.625,2,0.23,69,-267.1,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9996380,"5G, Clocks, Delays, Frequency conversion, Frequency modulation, Oscillators, Phase locked loops, bang-bang phase-locked loop (PLL), jitter, low jitter, low-spot noise, quantization noise (QN)"
TRUE,A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping,"Dartizio, Simone M. & Tesolin, Francesco & Mercandelli, Mario & Santiccioli, Alessio & Shehata, Abanob & Karman, Saleh & Bertulessi, Luca & Buccoleri, Francesco & Avallone, Luca & Parisi, Angelo & Lacaita, Andrea L. & Kennedy, Michael P. & Samori, Carlo & Levantino, Salvatore",JSSC'22,-251.5,10.8,79.7,-51.1,0.21,28,250,13,2.2,0.17,52,-268.7,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9566605,"5G, Detectors, Integrated circuit modeling, Phase locked loops, Quantization (signal), Standards, bang-bang phase detector (BBPD), jitter, low jitter, noise shaping, quantization noise, stochastic resonance"
TRUE,A Fractional-N Digital MDLL With Background Two-Point DTC Calibration,"Zhang, Qiaochu & Su, Shiyu & Ho, Cheng-Ru & Chen, Mike Shuo-Wei",JSSC'22,-224.8,11.95,1670,-52,0.18,65,50,1.5,,0,30,-239.6,MDLL,TDC,Ring,https://ieeexplore.ieee.org/document/9497316,"Adaptive filter, Calibration, Clocks, Delays, Error analysis, Error correction, Quantization (signal), digital calibration, digital-to-time converter (DTC), dither, dither noise cancellation, injection-lock, jitter, multiplying delay-locked loop (MDLL), phase noise, phase-locked loop (PLL), spur, time-to-digital converter (TDC)"
TRUE,A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and <−54-dBc Spurs Under 50-mVpp Supply Ripple,"Chen, Yue & Gong, Jiang & Staszewski, Robert Bogdan & Babaie, Masoud",JSSC'22,-242.3,3.25,428,-55,0.39,40,50,4.8,0.67,0.14,96,-262.1,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9612718,"Calibration, Current digital-to-analog converter (DAC), Delays, Oscillators, Phase locked loops, Sensitivity, dc–dc converter, digitally intensive phase-locked loop (DPLL), inductor–capacitor (LC) oscillator, jitter, multimodulus divider (MMDIV), resample, ripple pattern estimation and cancellation, ripple replication and cancellation, slope generator (SG), successive approximation register (SAR) analog-to-digital converter (ADC), supply pushing, supply ripple, voltage"
TRUE,A 3.2-GHz 405 fsrms Jitter –237.2 dB FoMJIT Ring-Based Fractional-N Synthesizer,"Elmallah, Ahmed & Zhu, Junheng & Khashaba, Amr & Megawer, Karim M. & Elkholy, Ahmed & Hanumolu, Pavan Kumar",JSSC'22,-247.5,11.7,405,-50,0.61,65,52,3.85,0.4,0.1,74,-266.2,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9695393,"Bandwidth, Clocks, Fractional-N, Frequency synthesizers, Phase locked loops, Quantization (signal), Synthesizers, high-resolution digital-to-time converter (DTC), jitter, optimum-threshold time-to-digital converter (TDC), piecewise linear (PWL) nonlinearity correction, quantization error cancellation (QEC), ring voltage-controlled oscillator (VCO), serializer-deserializer (SerDes)"
TRUE,A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC’s Second-/Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping ΔΣM,"Hwang, Chanwoong & Park, Hangi & Lee, Yongsun & Seong, Taeho & Choi, Jaehyouk",JSSC'22,-239.1,9.27,365,-63,0.146,65,100,5.3,0.8,0.15,53,-256.3,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9690576,"Bandwidth, Codes, Digital phase-locked loop (DPLL), Phase locked loops, Probability density function, Silicon, digital-to-time converter (DTC), fractional spur, jitter, nonlinearity (NL), phase noise, ring digitally controlled oscillator (RDCO), rms jitter"
FALSE,A Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching Achieving 68.6 fs-rms-Total-Integrated-Jitter and 1.56 μs-Locking-Time,"Dartizio, Simone M. & Buccoleri, Francesco & Tesolin, Francesco & Avallone, Luca & Santiccioli, Alessio & Iesurum, Agata & Steffan, Giovanni & Cherniak, Dmytro & Bertulessi, Luca & Bevilacqua, Andrea & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",JSSC'22,-250.3,20,68.6,-58.2,0.23,28,250,8.75,1.5,0.17,35,-265.7,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9907041,"Bang-bang phase-locked loop (BBPLL), Phase locked loops, Time-frequency analysis, Transient analysis, fast-locking, frequency switching, gear-shifting, jitter, low-jitter"
TRUE,A Low-Jitter Ring-DCO-Based Fractional-N Digital PLL With a 1/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector,"Park, Hangi & Hwang, Chanwoong & Seong, Taeho & Choi, Jaehyouk",JSSC'22,-242.6,15.67,188,-59,0.139,65,100,5.2,1,0.19,52,-259.8,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9870741,"Bandwidth, Digital phase-locked loop (DPLL), Dynamic range, Oscillators, Phase locked loops, Silicon, digital-to-time converter (DTC), jitter, nonlinearity, ring digitally-controlled oscillator (RDCO), rms jitter, thermal noise"
TRUE,A Reference-Waveform Oversampling Technique in a Fractional-N ADPLL,"Du, Jianglin & Siriburanon, Teerachot & Hu, Yizhe & Govindaraj, Vivek & Staszewski, Robert Bogdan",JSSC'21,-247,1.15,414,-49,0.24,28,48,2.3,0.5,0.22,48,-263.8,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9511426,"Calibration, Clocks, Crystals, Fractional-N, Oscillators, Perturbation methods, Phase locked loops, all-digital phase-locked loop (ADPLL), fast settling, jitter, low jitter, low power, reference-sampling PLL (RS-PLL), reference-waveform oversampling (ROS), successive approximation register analog-to-digital converter (SAR-ADC)"
TRUE,A Power-Efficient Fractional-N DPLL With Phase Error Quantized in Fully Differential-Voltage Domain,"Wu, Lianbo & Burger, Thomas & Schönle, Philipp & Huang, Qiuting",JSSC'21,-248.1,9.2,101,-56,0.27,130,80,3.36,0.5,0.15,42,-264.3,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9321137,"Analog-to-digital converter (ADC), Clocks, Fractional-N, Phase locked loops, Quantization (signal), Radio frequency, Sensitivity, differential, digital controlled oscillator (DCO), digital phase-locked loop (PLL), frequency synthesizer, jitter, low jitter, phase noise, ramp generation, sampling, time-to-digital converter (TDC), voltage domain"
TRUE,A Time Amplifier Assisted Frequency-to-Digital Converter Based Digital Fractional-N PLL,"Helal, Eslam & Alvarez-Fontecilla, Enrique & Eissa, Amr I. & Galton, Ian",JSSC'21,-239,21.7,240,-50,0.17,22,80,6.5,1,0.15,81,-258.1,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9344827,"Averaging resistors, Calibration, Delays, Phase frequency detectors, Phase locked loops, Quantization (signal), Transistors, delta-sigma (ΔΣ) modulation, digital phase-locked loop (PLL), dual-mode ring oscillator (DMRO), frequency synthesizer, frequency-to-digital converter (FDC), gain calibration, jitter, phase noise, phase sampling, time amplifier (TA)"
FALSE,A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang–Bang PLL With Digital Frequency-Error Recovery for Fast Locking,"Santiccioli, Alessio & Mercandelli, Mario & Bertulessi, Luca & Parisi, Angelo & Cherniak, Dmytro & Lacaita, Andrea L. & Samori, Carlo & Levantino, Salvatore",JSSC'20,-250.6,19.8,66.2,-61,0.17,28,500,13.5,2.4,0.18,27,-264.9,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9186276,"Bang–bang phase detector (BBPD), Detectors, Digital phase-locked loop (DPLL), Frequency synthesizers, Phase frequency detector, Phase locked loops, Quantization (signal), Time-frequency analysis, digital-to-time converter (DTC), fast-locking, fifth-generation (5G) fractional-N, frequency synthesizer, jitter, low-jitter, phase-locked loop (PLL)"
TRUE,A 1.6-to-3.0-GHz Fractional- N MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power,"Santiccioli, Alessio & Mercandelli, Mario & Lacaita, Andrea L. & Samori, Carlo & Levantino, Salvatore",JSSC'19,-243.2,2.5,397,-54.8,0.0275,65,100,1.65,1.4,0.85,17,-255.4,MDLL,TDC,Ring,https://ieeexplore.ieee.org/document/8856254,"Bandwidth, Multiplexing, Optimization, Phase locked loops, digital-to-time converter (DTC), injection-locking, jitter, low-jitter, low-power, multiplying delay-locked loop (MDLL), phase noise, phase-locked loop (PLL)"
TRUE,A 0.5-V 1.6-mW 2.4-GHz Fractional-N All-Digital PLL for Bluetooth LE With PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28-nm CMOS,"Pourmousavian, Naser & Kuo, Feng-Wei & Siriburanon, Teerachot & Babaie, Masoud & Staszewski, Robert Bogdan",JSSC'18,-239.2,1.6,860,-57,0.33,28,40,2.44,0.5,0.2,61,-257.1,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/8396263,"All-digital PLL (ADPLL), Bluetooth, Bluetooth low energy (BLE), Calibration, Clocks, Delays, Internet of Things (IoT), Oscillators, Phase locked loops, Voltage control, and temperature (PVT) insensitive, digitally controlled oscillator (DCO), process, regulator, switched-capacitor (SC) dc-dc doubler, voltage"
TRUE,A 3.5–6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH \Delta \Sigma -TDC for Low In-Band Phase Noise,"Wu, Ying & Shahmohammadi, Mina & Chen, Yue & Lu, Ping & Staszewski, Robert Bogdan",JSSC'17,-237,10.7,420,-42,0.5,40,40,2,1.65,0.83,50,-254,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/7915668,"Bandwidth, Clocks, DTC-assisted ADPLL, Delta–sigma modulator, Frequency conversion, Frequency modulation, Oscillators, Phase locked loops, Quantization (signal), TDC, digital phase-locked loop (PLL), digital-to-time converter (DTC), error-feedback, fractional-N PLL, frequency synthesizer, multi-stage noise shaping (MASH) time-to-digital converter (TDC), noise-shaping TDC, phase noise (PN), time-interleaved TDC, transformer-based digitally controlled oscillator (DCO), wide tuning-range DCO"
FALSE,A Digital PLL With Feedforward Multi-Tone Spur Cancellation Scheme Achieving <–73 dBc Fractional Spur and <–110 dBc Reference Spur in 65 nm CMOS,"Ho, Cheng-Ru & Chen, Mike Shuo-Wei",JSSC'16,-230,20.9,557,-73.7,0.77,65,30,3.57,2,0.56,119,-250.8,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/7559793,"ADPLL, Adaptive filter, Clocks, DPLL, Delays, Feedforward neural networks, Harmonic analysis, PLL, Phase locked loops, Stability analysis, Transfer functions, fractional spur, frequency synthesizer, interference cancellation, multi-tone spur cancellation"
TRUE,A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC,"Xu, Zule & Miyahara, Masaya & Okada, Kenichi & Matsuzawa, Akira",JSSC'16,-238.3,9.7,390,-41,0.38,65,50,3.625,0.3,0.08,73,-256.9,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/7513458,"CMOS, Capacitors, Charge pumps, Delays, Phase locked loops, digital phase-locked-loop (PLL), digitally controlled oscillator (DCO), frequency synthesizer, jitter, least-mean-square (LMS), phase noise, sub-picosecond resolution, successive-approximation-register analog-to-digital converter (SAR-ADC), time-to-digital converter (TDC)"
TRUE,A 79.3fsrms Jitter Fractional-N Digital PLL Based on a DTC Chopping Technique,"Moleri, Riccardo & Dartizio, Simone Mattia & Rossoni, Michele & Castoro, Giacomo & Tesolin, Francesco & Cherniak, Dmytro & Samori, Carlo & Lacaita, Andrea Leonardo & Levantino, Salvatore",VLSI'24,-249.8,16.7,79.3,-63.6,0.22,28,175,9.275,1.5,0.16,53,-267,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10631343,"1/f noise, DPLL, DTC, Fractional-N, Phase locked loops, Synthesizers, Very large scale integration, chopping, jitter, low-jitter, low-spur"
TRUE,A PVT-Robust 5.5GHz Fractional-N Cascaded RO-Based Digital PLL with Voltage-Domain Feedforward Noise Cancellation,"Duan, Yu & Zhu, Yan & Martins, Rui P. & Chan, Chi-Hang",ISSCC'25,-237.6,20.6,291,-62,0.099,28,200,5.5,,0,28,-252,DPLL/DPLL,TDC/BB,LC,https://ieeexplore.ieee.org/document/10904636,"Calibration, Delays, Noise cancellation, Prototypes, Quantization (signal), Reviews, Solid state circuits, Thermal stability, jitter, phase locked loops"
TRUE,"A 96fsrms-Jitter, -70.6dBc-Fractional-Spur Cascaded PLL Employing Two MMDs with Shared DSM for Quantization Noise Cancellation","Zhang, Haoming & Zhu, Yuyang & Osada, Masaru & Iizuka, Tetsuya",ISSCC'25,-247.1,21.2,95.9,-70.6,0.25,65,82,5.2,1,0.19,63,-265.1,APLL/APLL,SS/CP,LC,https://ieeexplore.ieee.org/document/10904516,"Calibration, Low-pass filters, Power harmonic filters, Quantization (signal), Time-domain analysis, Transceivers, Wireless communication, jitter, phase locked loops, voltage"
TRUE,19.3 A Fractional-N PLL with 34fsrms Jitter and −255.5dB FoM Based on a Multipath Feedback Technique,"Hung, Chao-Ching & Shen, Chih-Hsien & Lin, Chien-Li & Tzou, Mou & Fong, Kevin & Hsueh, Yu-Li",ISSCC'25,-254.6,24.4,37.7,-64.8,0.48,22,160,4.8,2.2,0.46,30,-269.4,APLL,CP,LC,https://ieeexplore.ieee.org/document/10904550,"Frequency modulation, Frequency synthesizers, Noise, Phase modulation, Solid state circuits, Standards, jitter, phase locked loops"
TRUE,"19.7 A 27GHz Fractional-N Sub-Sampling PLL Achieving 57.9\mathbffs_\textrms Jitter, −249.7dB FoM, and \mathbf1.98\mu \mathbfS Locking Time Using Polarity-Reversible SSPD","Li, Haoran & Li, Jinge & Jiang, Xueying & Meng, Xi & Yin, Jun & Martins, Rui P. & Mak, Pui-In",ISSCC'25,-250.2,32.16,57.9,-55.2,0.098,28,120,25.2,3.8,0.15,210,-273.4,APLL,SS,LC,https://ieeexplore.ieee.org/document/10904556,"Clocks, Frequency locked loops, Millimeter wave communication, Millimeter wave technology, Quantization (signal), Solid state circuits, Time-frequency analysis, jitter, phase locked loops, phase noise"
TRUE,19.6 A 60GHz I/Q-Calibrated SSB-Mixer-Based LO with Sub-ns Settling Time and −56dBc Worst-Case Spur Using ILO Filter in 28nm CMOS,"Oh, Jaewon & So, Cheol & Kim, Hyojun & Hong, Songcheol & Cho, SeongHwan",ISSCC'25,-245.8,73,60.3,-56,0.6,28,300,60,11.7,0.2,200,-268.8,APLL,CP,LC,https://ieeexplore.ieee.org/document/10904718,"Bandwidth, Modulation, OFDM, Radar applications, Radio frequency, Robustness, Sensors, Signal to noise ratio, Solid state circuits, Standards"
TRUE,"19.8 A 0.65V-VDD 10.4-to-11.8GHz Fractional-N Sampling PLL Achieving 73.8fsrms Jitter, -271.5dB FoMN, and -61 dBc in-Band Fractional Spur in 40nm CMOS","Shen, Xinyu & Zhang, Zhao & Li, Yixi & Chen, Junjie & Kong, Xiangjian & Qi, Nan & Liu, Jian & Wu, Nanjian & Liu, Liyuan",ISSCC'25,-251.3,13.7,73.8,-61,0.27,40,100,10.5,1.4,0.13,105,-271.5,APLL,SS,LC,https://ieeexplore.ieee.org/document/10904612,"Detectors, Hardware, Logic, Noise, Transceivers, Wireless communication, Wireless sensor networks, jitter, phase locked loops, voltage"
TRUE,19.11 A 13GHz Charge-Pump PLL Achieving \mathbf15.8\mathbffs_\mathbfrms Integrated Jitter and -98.5dBc Reference Spur,"Sun, Depeng & Bu, Feng & Ye, Qixian & Li, Shijie & Gao, Yuan & Wang, Bowen & Xu, Hao & Yan, Na & Liu, Shubin & Zhu, Zhangming",ISSCC'25,-257,79.53,15.8,,0.518,65,250,13,,0,52,-274.2,APLL,CP,LC,https://ieeexplore.ieee.org/document/10904662,"Charge pumps, Detectors, Phase frequency detectors, Protection, Solid state circuits, Voltage-controlled oscillators, jitter, phase locked loops, phase noise, wideband"
TRUE,10.5 A 76 fsrms- Jitter and -65dBc- Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique,"Shin, Yuhwan & Lee, Junseok & Kim, Juyeop & Jo, Yongwoo & Choi, Jaehyouk",ISSCC'24,-250.5,15.3,76,-65,0.17,40,150,10.5,1.4,0.13,70,-269,DPLL,SS,LC,https://ieeexplore.ieee.org/document/10454557,"Capacitors, Quantization (signal), Voltage-controlled oscillators, jitter, phase noise, thermal noise, voltage"
TRUE,4.5 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology,"Castoro, Giacomo & Dartizio, Simone M. & Tesolin, Francesco & Buccoleri, Francesco & Rossoni, Michele & Cherniak, Dmytro & Bertulessi, Luca & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",ISSCC'23,-250.6,17.9,77.1,-60.3,0.36,28,250,9.25,1.5,0.16,37,-266.3,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10067351,"Communication industry, Costs, Hardware, Local oscillators, Quantization (signal), Topology, jitter"
FALSE,32.3 A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter,"Mercandelli, Mario & Santiccioli, Alessio & Dartizio, Simone Mattia & Shehata, Abanob & Tesolin, Francesco & Karman, Saleh & Bertulessi, Luca & Buccoleri, Francesco & Avallone, Luca & Parisi, Angelo & Lacaita, Andrea Leonardo & Kennedy, Michael Peter & Samori, Carlo & Levantino, Salvatore",ISSCC'21,-251.7,10.8,107.6,-50.4,0.21,28,250,13,2.2,0.17,52,-268.9,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9365768,"Delta modulation, Phase locked loops, Quantization (signal), Transceivers, Wireless communication, jitter, noise shaping"
TRUE,"17.3 A −58dBc-Worst-Fractional-Spur and −234dB-FoMjitter, 5.5GHz Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity-Robust DTC-Control Word","Seong, Taeho & Lee, Yongsun & Hwang, Chanwoong & Lee, Jeonghyun & Park, Hangi & Lee, Kyuho Jason & Choi, Jaehyouk",ISSCC'20,-233.8,9.88,648,-58,0.108,65,100,5.5,1.5,0.27,55,-251.2,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9062948,"Bandwidth, Data acquisition, Frequency synthesizers, Noise measurement, Phase locked loops, jitter, phase noise"
TRUE,BASS-PLL: A Bandwidth Augmented Sub-Sampling PLL Achieving a Wide Bandwidth Above 30% of the Reference Frequency and a Worst Case FoMREF of -247.9dB at 3GHz with a Ring Oscillator,"Cai, Xueke & Zhang, Tong & Jie, Weihao & Zheng, Yanling & Li, Deyong & Zhang, Yiwen & Zhao, Yang & Li, Yongfu & Jiang, Honglan & Mercier, Patrick & Wang, Hui",CICC'25,-242.9,6.26,282,,0.11,40,31.25,3,2.4,0.8,96,-262.7,APLL,SS,Ring,https://ieeexplore.ieee.org/document/10983164,"Bandwidth, Generators, Hands, High frequency, Noise reduction, Optimization, jitter, phase locked loops, phase noise, ring oscillators"
TRUE,A Fractional-N Cascaded PLL Employing the Calibration-Free Noise-and-Spur Cancellation Technique,"Hu, Yongqi & Huang, Jue & Ning, Chenkang & Yuan, Yumeng & Xu, Hao & Yan, Na & Kou, Xufeng",CICC'25,-252.3,4.48,127.8,-62,0.24,28,100,7.2,0.8,0.11,72,-270.9,APLL,SS,LC,https://ieeexplore.ieee.org/document/10983717,"Bandwidth, Frequency synthesizers, Layout, Noise, Noise cancellation, Power demand, Wireless communication, phase locked loops, phase noise, ring oscillators"
TRUE,A 37.5fs-rms Jitter and −254.1dB FoM Fractional-N Sampling PLL with Reference-Phase-Selection and Complementary-DTC Achieving 8× DTC Range Reduction and Zero DTC Delay Offset,"Liu, Yanchao & Wang, Kaihang & Li, Yang & Liu, Yuchen & Yu, Xiaohua & Ni, Ronghua",CICC'25,-254.1,27.9,37.5,-64.6,0.25,28,250,14.5,0.85,0.06,58,-271.7,APLL,SS,LC,https://ieeexplore.ieee.org/document/10983724,"Delays, Protocols, Quantization (signal), Voltage-controlled oscillators, jitter, phase locked loops, phase noise, ring oscillators, thermal noise, voltage"
TRUE,"A 0.18-µs-Locking-Time Fractional-N PLL with Stochastic Gradient Descent Tuning Curve Fitting, Initial Phase Error Zeroing, and Random DSM Achieving 44.4-fs Jitter at Near-Integer Channel","Liu, Hongzhuo & Deng, Wei & Jia, Haikun & Chi, Baoyong",CICC'25,-252.7,35.1,44.4,-60.9,0.22,28,250,12.2,3.7,0.3,48.8,-269.6,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/10982962,"Local oscillators, Measurement, Solids, Spread spectrum communication, Switches, Transfer functions, Tuning, Voltage-controlled oscillators, jitter, phase locked loops"
TRUE,A 6.65-to-7.75GHz Fractional-N Digital PLL with Analog Pre-Distortion DTC Implementing 2nd/3rd-Order Calibration and Achieving −65.7dBc Fractional Spur and 154fs Integrated Jitter,"Zhang, Daxu & Xu, Dingxin & Huang, Hongye & Madany, Waleed & Liu, Zezheng & Wang, Wenqian & Xiong, Yuang & Fadila, Ashbir Aviat & Li, Duo & Zhang, Yuncheng & Shirane, Atsushi & Okada, Kenichi",CICC'25,-248.8,5.6,154,-65.7,0.27,65,100,7,1,0.14,70,-267.3,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10983671,"Quantization (signal), Radar, Shape, Time-domain analysis, Transceivers, Wireless communication, Wireless sensor networks, jitter, phase locked loops, phase noise"
TRUE,"A 24.6-to-30.6GHz Magnetic-Isolated Sub-Sampling PLL with a Fast-Locking FLL Achieving 64.9fs Jitter, −253.3dB FoMJ, and −69.1dBc Reference Spur in 65nm CMOS","Cao, Hanzhang & Wang, Chuqiao & Liu, Yanwei & Wu, Wen & Huang, Tongde & Liu, Xiaolong",CICC'25,-253.3,11.2,64.9,,0.19,65,100,27,6,0.22,270,-277.6,APLL,SS,LC,https://ieeexplore.ieee.org/document/10983562,"Frequency locked loops, Switches, Threshold voltage, Time-frequency analysis, Topology, Transistors, Voltage-controlled oscillators, jitter, phase locked loops, phase noise"
TRUE,A 22.4-25.6GHz Ping-Pong Sub-Sampling PLL Featuring Unified Supply Voltage and Balanced 2nd Harmonic Extraction Achieving 45.8fsrms Jitter and -254.3dB FoM,"Huang, Yunbo & Yang, Zunsong & Ren, Hongyu & Martins, Rui P. & Lu, Yan & Sun, Nan & Qi, Nan & Chen, Yong",CICC'25,-254.3,17.6,45.8,,0.23,65,100,24,3.2,0.13,240,-278.1,APLL,SS,LC,https://ieeexplore.ieee.org/document/10983523,"Clocks, Degradation, Harmonic analysis, Power harmonic filters, Q-factor, Transceivers, Voltage-controlled oscillators, Wireless communication, jitter, phase locked loops"
TRUE,A 0.7-V 26.2-28.5 GHz Dual-Loop Double-Sampling PLL with Floating Capacitor OTA Based Gm-CP Achieving a 45.4-fsRMS Jitter,"Chang, Jun & Liang, Hongzhi & Luo, Yixiao & Peng, Zeyu & Li, Zhe & Shen, Yi & Liu, Shubin & Zhu, Zhangming",CICC'25,-255.6,13.4,45.4,,0.078,28,150,27,2.3,0.09,180,-278.2,APLL,CP,LC,https://ieeexplore.ieee.org/document/10983379,"Low voltage, MOSFET, Modulation, Passive filters, Transceivers, Voltage control, Voltage-controlled oscillators, jitter, phase locked loops, phase noise"
TRUE,A 6.0-to-6.9GHz 99fsrms-Jitter Type-II Sampling PLL with Automatic Frequency and Phase Calibration Method Achieving 0.62μs Locking Time in 28nm CMOS,"Yang, Jian & Xu, Tailong & Meng, Xi & Li, Zhenghao & Yin, Jun & Mak, Pui-In & Martins, Rui P. & Pan, Quan",CICC'24,-253.5,4.6,99,,0.15,28,100,6.5,0.9,0.14,65,-271.6,APLL,SS,LC,https://ieeexplore.ieee.org/document/10529055,"Filtering algorithms, Frequency estimation, Frequency synthesizers, Switches, Time-frequency analysis, Transforms, Wireless communication"
TRUE,A 66.7fs-Integrated-Jitter Fractional-N Digital PLL Based on a Resistive-Inverse-Constant-Slope DTC,"Salvi, Pietro & Dartizio, Simone M. & Rossoni, Michele & Tesolin, Francesco & Castoro, Giacomo & Lacaita, Andrea L. & Levantino, Salvatore",CICC'24,-251.3,16.7,66.7,-63.8,0.21,28,125,9.5,1.5,0.16,76,-270.1,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10529003,"Limiting, Linearity, Local oscillators, Prototypes, Wireless communication, jitter, phase noise"
TRUE,A 20-24-GHz DPSSPLL with Charge-Domain Bandwidth Optimization Scheme Achieving 61.3-fs RMS Jitter and -253-dB FoMJitter,"Wang, Li & Liu, Zilu & Ma, Ruitao & Yue, C. Patrick",CICC'24,-253,13.35,61.23,,0.126,40,250,22,4,0.18,88,-272.4,APLL,SS,LC,https://ieeexplore.ieee.org/document/10529091,"Capacitors, Circuit stability, Resistors, Transceivers, Voltage-controlled oscillators, jitter, phase noise"
TRUE,An 11.1-to-14.9GHz Digital-Integral Hybrid-Proportional Fractional-N PLL with an LC DTC Achieving 0.52μs Locking Time and 41.3fs Jitter,"Liu, Hongzhuo & Deng, Wei & Jia, Haikun & Chi, Baoyong",CICC'24,-252.4,34,41.3,-66.9,0.21,28,250,13,3.8,0.29,52,-269.6,APLL/DPLL,SS/BB,LC,https://ieeexplore.ieee.org/document/10529102,"Gears, Linearity, Quantization (signal), Switches, Time-frequency analysis, Tuning, jitter, phase locked loops, phase noise, wideband"
TRUE,A 6.8-to-14.4GHz Octave-Tuning Fractional-N Charge-Pump PLL with Slide-Dithering-Based Background DTC Nonlinearity Calibration for Near-Integer Fractional Spur Mitigation Achieving 78fs RMS Jitter and -258.6dB \textFoM_\mathrmT,"Ye, Zonglin & Geng, Xinlin & Shi, Zhixiang & Zhang, Hongyang & Xie, Qian & Wang, Zheng",CICC'24,-250.1,16.18,77.96,-63.32,0.67,65,100,10.6,7.6,0.72,106,-270.4,APLL,CP,LC,https://ieeexplore.ieee.org/document/10529020,"Charge pumps, Fingerprint recognition, Linearity, Noise, Quantization (signal), Wireless communication, jitter"
TRUE,A 59.3fs Jitter and -62.1dBc Fractional-Spur Digital PLL Based on a Multi-Edge Power-Gating Phase-Detector,"Dartizio, Simone M. & Rossoni, Michele & Tesolin, Francesco & Castoro, Giacomo & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",CICC'24,-251.9,18.5,59.3,-62.1,0.28,28,250,9.4,1.25,0.13,38,-267.7,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10529002,"Delays, Linearity, Noise, Switches, Transceivers, Wireless communication, jitter"
TRUE,A 26GHz Fractional-N Charge-Pump PLL Based on A Dual-DTC-Assisted Time-Amplifying-Phase-Frequency Detector Achieving 37.1fs and 45.6fs rms Jitter for Integer-N and Fractional-N Channels,"Geng, Xinlin & Ye, Zonglin & Xiao, Yao & Xie, Oian & Wang, Zheng",CICC'23,-253,23.88,45.6,-59,0.47,65,250,26,4,0.15,104,-273.2,APLL,CP,LC,https://ieeexplore.ieee.org/document/10121261,"Charge pumps, Detectors, Frequency modulation, Linearity, Local oscillators, Quantization (signal), Spectral efficiency"
TRUE,"A 21.8-41.6GHz Fractional-N Sub-Sampling PLL with Dividerless Unequal-REF-Delay Frequency-Locked Loop Achieving -246.9dB FoMj and -270.3dB FoMj,N","Chen, Wen & Shu, Yiyang & Luo, Xun",CICC'23,-246.9,11.6,159.2,-44.2,0.17,40,100,31.5,19.8,0.63,315,-271.9,APLL,SS,LC,https://ieeexplore.ieee.org/document/10121208,"Frequency conversion, Frequency locked loops, Phase frequency detectors, Power demand, Wireless communication, phase locked loops, phase noise"
TRUE,A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference,"Xu, Dingxin & Zhang, Yuncheng & Huang, Hongye & Sun, Zheng & Liu, Bangan & Fadila, Ashbir Aviat & Qiu, Junjun & Liu, Zezheng & Wang, Wenqian & Xiong, Yuang & Madany, Waleed & Shirane, Atsushi & Okada, Kenichi",CICC'23,-242.9,14.2,191,-63.7,0.48,65,50,7.25,1.5,0.21,145,-264.5,MDLL/DPLL,BB/BB,LC,https://ieeexplore.ieee.org/document/10121180,"5G mobile communication, Application specific integrated circuits, Frequency synthesizers, Interference, OFDM, Wireless communication, jitter"
TRUE,A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler,"Buccoleri, Francesco & Dartizio, Simone M. & Tesolin, Francesco & Avallone, Luca & Santiccioli, Alessio & Iesurum, Agata & Steffan, Giovanni & Bevilacqua, Andrea & Bertulessi, Luca & Cherniak, Dmytro & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",CICC'22,-248.7,36,71.8,-59.7,0.47,28,125,9.5,2,0.21,76,-267.5,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9772796,"Frequency conversion, Frequency modulation, Power demand, Quantization (signal), Wireless communication, jitter, phase noise"
TRUE,A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression,"Dong, Yangtao & Boon, Chirn Chye & Yang, Kaituo & Liu, Zhe",CICC'22,-226.9,2.96,2630,,0.037,28,20,2,,0,100,-246.9,APLL,SS,Ring,https://ieeexplore.ieee.org/document/9772813,"Application specific integrated circuits, Bandwidth, Conferences, Delay lines, Power demand, Voltage-controlled oscillators, phase noise"
TRUE,A 2.7mW 45fsrms-Jitter Cryogenic Dynamic-Amplifier-Based PLL for Quantum Computing Applications,"Gong, Jiang & Charbon, Edoardo & Sebastiano, Fabio & Babaie, Masoud",CICC'21,-256.5,2.7,75.3,,0.14,40,100,10,2.2,0.22,100,-276.5,APLL,DA,LC,https://ieeexplore.ieee.org/document/9431541,"Cryogenics, Integrated circuit interconnections, Power demand, Quantum algorithm, Qubit, Scalability, Superconducting cables"
TRUE,A 7.7 10.3GHz 5.2mW -247.3dB-FOM Fractional-N Reference Sampling PLL with 2nd Order CDAC Based Fractional Spur Cancellation In 45nm CMOS,"Liao, Dongyi & Dai, Fa Foster",CICC'20,-247.3,5.2,190,-56,0.19,45,80,9,2.6,0.29,113,-267.8,APLL,SS,LC,https://ieeexplore.ieee.org/document/9075927,"CDAC, Capacitors, Detectors, PLL, Prototypes, Quantization (signal), Silicon-on-insulator, Voltage-controlled oscillators, frac-N, jitter, reference sampling, spur cancellation"
TRUE,A 0.5V-to-0.9V 0.2GHz-to-5GHz Ultra-Low-Power Digitally-Assisted Analog Ring PLL with Less Than 200ns Lock Time in 22nm FinFET CMOS Technology,"Xiang, Bo & Fan, Yongping & Ayers, James & Shen, James & Zhang, Dan",CICC'20,-234.4,0.682,2300,,0.015,22,100,3.2,4.8,1.5,32,-249.5,APLL,CP,Ring,https://ieeexplore.ieee.org/document/9075897,"Charge pumps, Clocks, IoT, Low-power electronics, PLL, SoC, Switches, Ultra-low power, Voltage-controlled oscillators, digitally-assisted, fast locking, jitter, phase locked loops, phase-locked loop, wide output clock frequency range, wide reference clock frequency range"
FALSE,A 0.55mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than -66dBc Fractional and Reference Spurs for NB-IoT,"Kooshkaki, Hossein Rahmanian & Mercier, Patrick P.",CICC'20,-227,0.55,6000,-66.3,0.56,65,6,0.86,0.23,0.27,143,-248.6,APLL,CP,LC,https://ieeexplore.ieee.org/document/9075944,"DC-DC power converters, Fractional-N, PLL, Power demand, Resistors, Voltage-controlled oscillators, class-D, low-power, narrowband IoT, phase locked loops, phase noise, single-supply, spur"
FALSE,Open-Source Fully-Synthesizable ADPLL for a Bluetooth Low-Energy Transmitter in 12nm FinFET Technology,"Kwon, Kyumin & Abdelatty, Omar & Wentzloff, David",RFIC'22,-220.7,3.91,4666,-32.5,0.063,12,40,2.4,0.9,0.38,60,-238.5,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9863190,"Bluetooth, Calibration, FinFETs, Open Source Hardware, Radio transmitters, Radiofrequency integrated circuits, Table lookup, Time measurement, fractional-N PLL, synthesizable PLL"
TRUE,A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and −250.3dB FoM,"Chen, Wen & Shu, Yiyang & Qian, Huizhen Jenny & Yin, Jun & Mak, Pui-In & Gao, Xiang & Luo, Xun",RFIC'22,-248.3,23.6,62.7,,0.18,40,100,31.7,19.8,0.62,317,-273.3,APLL,SS,LC,https://ieeexplore.ieee.org/document/9863104,"Frequency locked loops, Frequency measurement, Power demand, Radiofrequency integrated circuits, Switches, Time-frequency analysis, jitter, locking, millimeter-wave (mmW), sub-sampling phase-locked loop (SSPLL), wideband"
TRUE,A 3.3-4.5GHz Fractional-N Sampling PLL with A Merged Constant Slope DTC and Sampling PD in 40nm CMOS,"Jin, Gaofeng & Feng, Fei & Gao, Xiang & Chen, Wen & Shu, Yiyang & Luo, Xun",RFIC'21,-246.9,2.4,292,-54,0.36,40,100,3.9,1.2,0.31,39,-262.8,APLL,SS,LC,https://ieeexplore.ieee.org/document/9490495,"Detectors, Linearity, Merging, Noise cancellation, Power demand, Quantization (signal), digital-to-time converter, fractional-N PLL, jitter, low-power, sampling PLL"
TRUE,A 18.9-22.3GHz Dual-Core Digital PLL with On-Chip Power Combination for Phase Noise and Power Scalability,"Karman, Saleh & Tesolin, Francesco & Dago, Alessandro & Mercandelli, Mario & Samori, Carlo & Levantino, Salvatore",RFIC'21,-241,18.5,206.3,,0.65,55,100,20,4.4,0.22,200,-264,DPLL,TDC,LC,https://ieeexplore.ieee.org/document/9490476,"5G, CPLL, DCO, Fractional-N, Frequency Synthesizer, Frequency conversion, Frequency synthesizers, PLL, Power demand, Radiofrequency integrated circuits, Scalability, System-on-chip, coupled PLL, jitter, mm-Wave, phase noise, power combiner, second harmonic extraction"
TRUE,A 2.3-3.9 GHz Fractional-N Frequency Synthesizer with Charge Pump and TDC Calibration for Reduced Reference and Fractional Spurs,"Jiang, Junning & Yan, Tanwei & Zhou, Dadian & Karsilayan, Aydin Ilker & Silva-Martinez, Jose",RFIC'21,-239.9,15.7,255,-75.6,0.42,40,47.2,3.1,1.6,0.52,66,-258.1,APLL,CP,LC,https://ieeexplore.ieee.org/document/9490444,"5G mobile communication, Charge pumps, DTC, Frequency synthesizers, Power demand, Radiofrequency integrated circuits, Synthesizers, TDC, charge pump calibration, jitter, phase locked loop, spur reduction, static phase error"
TRUE,A 23.6-38.3GHz Low-Noise PLL with Digital Ring Oscillator and Multi-Ratio Injection-Locked Dividers for Millimeter-Wave Sensing,"Zhang, Yan & Zhao, Yan & Huang, Rulin & Liang, Chia-Jen & Chiang, Ching-Wen & Kuan, Yen-Cheng & Chang, Mau-Chung Frank",RFIC'20,-232,29,466.4,,0.29,28,49,31.46,14.7,0.47,642,-260.1,APLL/APLL,SS/CP,LC,https://ieeexplore.ieee.org/document/9218347,"Mixers, Power harmonic filters, Tuning, Voltage-controlled oscillators, injection-locked oscillators, phase locked loops, phase noise, ring oscillators, spectroscopy"
TRUE,A 2.0-2.9 GHz Digital Ring-Based Injection-Locked Clock Multiplier Using a Self-Alignment Frequency Tracking Loop for Reference Spur Reduction,"Xu, Rongjin & Ye, Dawei & Lyu, Liangjian & Shi, C.-J. Richard",RFIC'20,-240.3,3.1,545,,0.045,65,100,2.4,0.9,0.38,24,-254.1,ILCM,BB,Ring,https://ieeexplore.ieee.org/document/9218274,"Calibration, Clocks, Delays, Oscillators, Tracking loops, clock multiplier, digital-controlled delay line (DCDL), frequency tracking loop (FTL), injection-locked, jitter, ring oscillator (RO)"
TRUE,"A 10-to-12 GHz 5 mW Charge-Sampling PLL Achieving 50 fsec RMS Jitter, -258.9 dB FOM and -65 dBc Reference Spur","Gong, Jiang & Sebastiano, Fabio & Charbon, Edoardo & Babaie, Masoud",RFIC'20,-258.9,5,50.5,,0.13,40,100,11.4,2.4,0.21,114,-279.5,APLL,CS,LC,https://ieeexplore.ieee.org/document/9218380,"Charge-sampling PLL, Clocks, Detectors, Frequency conversion, Gain, Voltage-controlled oscillators, charge-sampling phase detector, divider-less frequency tracking loop, jitter, low-jitter, phase locked loops"
TRUE,A –51dBc-Reference-Spur and 66fsrms-Jitter D-Band PLL with Complementary Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector,"Kim, Jaeho & Bang, Jooeun & Jung, Seohee & Han, Myeongho & Choi, Jaehyouk",ASSCC'24,-245.9,59.5,66,,0.27,40,500,119.5,,0,239,-269.7,APLL,ILFM,LC,https://ieeexplore.ieee.org/document/10849317,"Clocks, Frequency modulation, High frequency, Radar imaging, Silicon, Solid state circuits, Voltage-controlled oscillators, jitter, phase locked loops, phase noise"
TRUE,A 13.75-14.75-GHz 32.1-fsRMS Jitter -100.6-dBc Reference Spur -261.4-dB FoM Sub-Sampling PLL Using a KPD-Doubled Isolated Sub-Sampling Phase Detector for Reliable Spur-Jitter-Joint Optimization,"Xu, Yiqing & Li, Yixi & Zhang, Zhao & Qi, Nan & Liu, Jian & Wu, Nanjian & Liu, Liyuan",ASSCC'24,-264.1,7,32.1,,0.167,28,125,14,1,0.07,112,-284.6,APLL,SS,LC,https://ieeexplore.ieee.org/document/10848887,"Clocks, Detectors, Integrated circuit reliability, Optimization, Tuning, Voltage-controlled oscillators, Wireless communication, jitter, phase locked loops, voltage"
TRUE,A Jitter-Programmable Bang-Bang Phase-Locked Loop Using PVT Invariant Stochastic Jitter Monitor,"Kim, Yong-Jo & Jang, Taekwang & Cho, SeongHwan",ASSCC'23,-225,11.2,1680,,0.108,28,36,2.88,,0,80,-244,APLL,BB,Ring,https://ieeexplore.ieee.org/document/10347921,"Bandwidth, Fabrication, Gain control, Generators, Solid state circuits, jitter, phase locked loops"
TRUE,"A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoM","Li, Yixi & Zhang, Zhao & Chen, Yong & Shen, Xinyu & Zhang, Zhaoyu & Qi, Nan & Liu, Jian & Wu, Nanjian & Liu, Liyuan",ASSCC'23,-260.1,9.5,31.9,,0.134,40,125,14,3.25,0.23,112,-280.6,APLL,SS,LC,https://ieeexplore.ieee.org/document/10347983,"Detectors, Transceivers, Transistors, Voltage-controlled oscillators, jitter, phase locked loops, phase noise"
TRUE,A Low-Voltage Bias-Current-Free Pseudo-Differential Hybrid PLL Using a Time-Interleaving Flip-Flop Phase Detector,"Feng, Liqun & Liao, Qianxian & Rhee, Woogeun & Wang, Zhihua",ASSCC'23,-232.3,7.97,860,,0.046,65,50,1.6,,0,32,-247.4,APLL/DPLL,SS/BB,Ring,https://ieeexplore.ieee.org/document/10347998,"Detectors, Dynamic voltage scaling, Low voltage, Microprocessors, Regulation, Solid state circuits, phase noise"
FALSE,A 0.79–1.16-GHz Synthesizable Fractional-N PLL Using DTC-Based Multi-Stage Injection with Dithering-Assisted Local Skew Calibration Achieving −232.8-dB FoMref,"Xu, Zule",ASSCC'21,-226.6,3.36,2550,-48,0.075,65,24,1,0.37,0.37,42,-242.8,DPLL,BB,Ring,https://ieeexplore.ieee.org/document/9634799,"Conferences, Linearity, Phase modulation, System-on-chip, Wireless communication, jitter, phase noise"
TRUE,A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter,"Mercandelli, Mario & Bertulessi, Luca & Samori, Carlo & Levantino, Salvatore",ASSCC'21,-247.5,5.3,183,,0.61,65,52,3.9,0.4,0.1,75,-266.3,DPLL,BB,LC,https://ieeexplore.ieee.org/document/9634706,"Calibration, Production facilities, Temperature dependence, Transceivers, Wireless communication, jitter, phase noise"
TRUE,A 1.92GHz-3.84GHz 0.74ps-1.09ps-Jitter Inductor-less Injection-Locked Frequency Synthesizer with Automatic Frequency Selection and Timing Alignment,"Phan, Khoi T. & Chao, Yue & Luong, Howard C.",ASSCC'21,-234.5,4.3,740,,0.22,65,80,2.88,1.92,0.67,36,-250.1,ILCM,RO,Ring,https://ieeexplore.ieee.org/document/9634811,"Frequency conversion, Frequency synthesizers, Power demand, Voltage-controlled oscillators, jitter, phase noise, ring oscillators"
TRUE,A 3.2 GHz 178fsrms Jitter Injection Locked Clock Multiplier Using Sub-Sampling FTL and DLL for In-Band Noise Improvement,"Yoon, Dong-Hyun & Jung, Dong-Kyu & Seong, Kiho & Eom, Tae-Hyeok & Han, Jae-Soub & Kim, Ju Eon & Kim, Tony Tae-Hyoung & Baek, Kwang-Hyun",ASSCC'21,-245.1,9.85,178,,0.87,65,100,3.2,,0,32,-260.2,ILCM,SS,LC,https://ieeexplore.ieee.org/document/9634762,"Calibration, Power demand, Radio frequency, Topology, Tracking loops, Voltage-controlled oscillators, jitter"
TRUE,A 10 GHz Dual-Loop PLL with Active Noise Cancellation Achieving 12dB Spur and 29% Noise Reduction,"Lu, Yu-Sian & Lee, Cheng-Lung & Chen, Wei-Zen",ASSCC'21,-237.2,22.1,239.2,,,40,260,10.4,0.8,0.08,40,-253.2,APLL,SS,LC,https://ieeexplore.ieee.org/document/9634835,"Delays, High frequency, Noise cancellation, Noise reduction, Solid state circuits, Wireless communication, phase noise"
