<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › omap2 › dss › dss.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dss.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/drivers/video/omap2/dss/dss.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Nokia Corporation</span>
<span class="cm"> * Author: Tomi Valkeinen &lt;tomi.valkeinen@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Some code and ideas taken from drivers/video/omap/ driver</span>
<span class="cm"> * by Imre Deak.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License version 2 as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> */</span>

<span class="cp">#define DSS_SUBSYS_NAME &quot;DSS&quot;</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>

<span class="cp">#include &lt;video/omapdss.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>

<span class="cp">#include &quot;dss.h&quot;</span>
<span class="cp">#include &quot;dss_features.h&quot;</span>

<span class="cp">#define DSS_SZ_REGS			SZ_512</span>

<span class="k">struct</span> <span class="n">dss_reg</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define DSS_REG(idx)			((const struct dss_reg) { idx })</span>

<span class="cp">#define DSS_REVISION			DSS_REG(0x0000)</span>
<span class="cp">#define DSS_SYSCONFIG			DSS_REG(0x0010)</span>
<span class="cp">#define DSS_SYSSTATUS			DSS_REG(0x0014)</span>
<span class="cp">#define DSS_CONTROL			DSS_REG(0x0040)</span>
<span class="cp">#define DSS_SDI_CONTROL			DSS_REG(0x0044)</span>
<span class="cp">#define DSS_PLL_CONTROL			DSS_REG(0x0048)</span>
<span class="cp">#define DSS_SDI_STATUS			DSS_REG(0x005C)</span>

<span class="cp">#define REG_GET(idx, start, end) \</span>
<span class="cp">	FLD_GET(dss_read_reg(idx), start, end)</span>

<span class="cp">#define REG_FLD_MOD(idx, val, start, end) \</span>
<span class="cp">	dss_write_reg(idx, FLD_MOD(dss_read_reg(idx), val, start, end))</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">dss_runtime_get</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">dss_runtime_put</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>    <span class="o">*</span><span class="n">base</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">dpll4_m4_ck</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">dss_clk</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">cache_req_pck</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">cache_prate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="n">cache_dss_cinfo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dispc_clock_info</span> <span class="n">cache_dispc_cinfo</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">dsi_clk_source</span><span class="p">[</span><span class="n">MAX_NUM_DSI</span><span class="p">];</span>
	<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">dispc_clk_source</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">lcd_clk_source</span><span class="p">[</span><span class="n">MAX_DSS_LCD_MANAGERS</span><span class="p">];</span>

	<span class="n">bool</span>		<span class="n">ctx_valid</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">ctx</span><span class="p">[</span><span class="n">DSS_SZ_REGS</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)];</span>
<span class="p">}</span> <span class="n">dss</span><span class="p">;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dss_generic_clk_source_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;DSI_PLL_HSDIV_DISPC&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;DSI_PLL_HSDIV_DSI&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">]</span>			<span class="o">=</span> <span class="s">&quot;DSS_FCK&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dss_write_reg</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">dss_reg</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dss</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">idx</span><span class="p">.</span><span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">dss_read_reg</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">dss_reg</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">idx</span><span class="p">.</span><span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define SR(reg) \</span>
<span class="cp">	dss.ctx[(DSS_##reg).idx / sizeof(u32)] = dss_read_reg(DSS_##reg)</span>
<span class="cp">#define RR(reg) \</span>
<span class="cp">	dss_write_reg(DSS_##reg, dss.ctx[(DSS_##reg).idx / sizeof(u32)])</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dss_save_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dss_save_context</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">SR</span><span class="p">(</span><span class="n">CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_feat_get_supported_displays</span><span class="p">(</span><span class="n">OMAP_DSS_CHANNEL_LCD</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">OMAP_DISPLAY_TYPE_SDI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SR</span><span class="p">(</span><span class="n">SDI_CONTROL</span><span class="p">);</span>
		<span class="n">SR</span><span class="p">(</span><span class="n">PLL_CONTROL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">ctx_valid</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;context saved</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dss_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dss_restore_context</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dss</span><span class="p">.</span><span class="n">ctx_valid</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">RR</span><span class="p">(</span><span class="n">CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_feat_get_supported_displays</span><span class="p">(</span><span class="n">OMAP_DSS_CHANNEL_LCD</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">OMAP_DISPLAY_TYPE_SDI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RR</span><span class="p">(</span><span class="n">SDI_CONTROL</span><span class="p">);</span>
		<span class="n">RR</span><span class="p">(</span><span class="n">PLL_CONTROL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;context restored</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#undef SR</span>
<span class="cp">#undef RR</span>

<span class="kt">void</span> <span class="nf">dss_sdi_init</span><span class="p">(</span><span class="n">u8</span> <span class="n">datapairs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">datapairs</span> <span class="o">&gt;</span> <span class="mi">3</span> <span class="o">||</span> <span class="n">datapairs</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_SDI_CONTROL</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>		<span class="cm">/* SDI_PDIV */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">datapairs</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>	<span class="cm">/* SDI_PRSEL */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>		<span class="cm">/* SDI_BWSEL */</span>
	<span class="n">dss_write_reg</span><span class="p">(</span><span class="n">DSS_SDI_CONTROL</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>	<span class="cm">/* SDI_PLL_FREQSEL */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mh">0xb</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">11</span><span class="p">);</span>	<span class="cm">/* SDI_PLL_REGN */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">FLD_MOD</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mh">0xb4</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>	<span class="cm">/* SDI_PLL_REGM */</span>
	<span class="n">dss_write_reg</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">dss_sdi_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">dispc_pck_free_enable</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Reset SDI PLL */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span> <span class="cm">/* SDI_PLL_SYSRESET */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>	<span class="cm">/* wait 2x PCLK */</span>

	<span class="cm">/* Lock SDI PLL */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span> <span class="cm">/* SDI_PLL_GOBIT */</span>

	<span class="cm">/* Waiting for PLL lock request to complete */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_SDI_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after_eq</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;PLL lock request timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Clearing PLL_GO bit */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>

	<span class="cm">/* Waiting for PLL to lock */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_SDI_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after_eq</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;PLL lock timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dispc_lcd_enable_signal</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Waiting for SDI reset to complete */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_SDI_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after_eq</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;SDI reset timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">err2:</span>
	<span class="n">dispc_lcd_enable_signal</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
 <span class="nl">err1:</span>
	<span class="cm">/* Reset SDI PLL */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span> <span class="cm">/* SDI_PLL_SYSRESET */</span>

	<span class="n">dispc_pck_free_enable</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_sdi_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dispc_lcd_enable_signal</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">dispc_pck_free_enable</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Reset SDI PLL */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span> <span class="cm">/* SDI_PLL_SYSRESET */</span>
<span class="p">}</span>

<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">dss_get_generic_clk_source_name</span><span class="p">(</span><span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">clk_src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dss_generic_clk_source_names</span><span class="p">[</span><span class="n">clk_src</span><span class="p">];</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">dss_dump_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dpll4_ck_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dpll4_m4_ck_rate</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fclk_name</span><span class="p">,</span> <span class="o">*</span><span class="n">fclk_real_name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fclk_rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_runtime_get</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;- DSS -</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">fclk_name</span> <span class="o">=</span> <span class="n">dss_get_generic_clk_source_name</span><span class="p">(</span><span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">);</span>
	<span class="n">fclk_real_name</span> <span class="o">=</span> <span class="n">dss_feat_get_clk_source_name</span><span class="p">(</span><span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">);</span>
	<span class="n">fclk_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dpll4_ck_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">));</span>
		<span class="n">dpll4_m4_ck_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">);</span>

		<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;dpll4_ck %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dpll4_ck_rate</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap44xx</span><span class="p">())</span>
			<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;%s (%s) = %lu / %lu  = %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">fclk_name</span><span class="p">,</span> <span class="n">fclk_real_name</span><span class="p">,</span>
					<span class="n">dpll4_ck_rate</span><span class="p">,</span>
					<span class="n">dpll4_ck_rate</span> <span class="o">/</span> <span class="n">dpll4_m4_ck_rate</span><span class="p">,</span>
					<span class="n">fclk_rate</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;%s (%s) = %lu / %lu * 2 = %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">fclk_name</span><span class="p">,</span> <span class="n">fclk_real_name</span><span class="p">,</span>
					<span class="n">dpll4_ck_rate</span><span class="p">,</span>
					<span class="n">dpll4_ck_rate</span> <span class="o">/</span> <span class="n">dpll4_m4_ck_rate</span><span class="p">,</span>
					<span class="n">fclk_rate</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;%s (%s) = %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">fclk_name</span><span class="p">,</span> <span class="n">fclk_real_name</span><span class="p">,</span>
				<span class="n">fclk_rate</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dss_runtime_put</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dss_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define DUMPREG(r) seq_printf(s, &quot;%-35s %08x\n&quot;, #r, dss_read_reg(r))</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_runtime_get</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_REVISION</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_SYSCONFIG</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_SYSSTATUS</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_feat_get_supported_displays</span><span class="p">(</span><span class="n">OMAP_DSS_CHANNEL_LCD</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">OMAP_DISPLAY_TYPE_SDI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_SDI_CONTROL</span><span class="p">);</span>
		<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_PLL_CONTROL</span><span class="p">);</span>
		<span class="n">DUMPREG</span><span class="p">(</span><span class="n">DSS_SDI_STATUS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dss_runtime_put</span><span class="p">();</span>
<span class="cp">#undef DUMPREG</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_select_dispc_clk_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">clk_src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dsidev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clk_src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span>:
		<span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC</span>:
		<span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dispc_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC</span>:
		<span class="n">b</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dispc_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dss_feat_get_reg_field</span><span class="p">(</span><span class="n">FEAT_REG_DISPC_CLK_SWITCH</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">start</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">end</span><span class="p">);</span>

	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>	<span class="cm">/* DISPC_CLK_SWITCH */</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">dispc_clk_source</span> <span class="o">=</span> <span class="n">clk_src</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_select_dsi_clk_source</span><span class="p">(</span><span class="kt">int</span> <span class="n">dsi_module</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">clk_src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dsidev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">b</span><span class="p">,</span> <span class="n">pos</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clk_src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span>:
		<span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI</span>:
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dsi_module</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dsi_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI</span>:
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dsi_module</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dsi_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pos</span> <span class="o">=</span> <span class="n">dsi_module</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">pos</span><span class="p">,</span> <span class="n">pos</span><span class="p">);</span>	<span class="cm">/* DSIx_CLK_SWITCH */</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">dsi_clk_source</span><span class="p">[</span><span class="n">dsi_module</span><span class="p">]</span> <span class="o">=</span> <span class="n">clk_src</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_select_lcd_clk_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">omap_channel</span> <span class="n">channel</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="n">clk_src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dsidev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">b</span><span class="p">,</span> <span class="n">ix</span><span class="p">,</span> <span class="n">pos</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dss_has_feature</span><span class="p">(</span><span class="n">FEAT_LCD_CLK_SRC</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clk_src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span>:
		<span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC</span>:
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">channel</span> <span class="o">!=</span> <span class="n">OMAP_DSS_CHANNEL_LCD</span><span class="p">);</span>
		<span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dispc_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC</span>:
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">channel</span> <span class="o">!=</span> <span class="n">OMAP_DSS_CHANNEL_LCD2</span><span class="p">);</span>
		<span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dsidev</span> <span class="o">=</span> <span class="n">dsi_get_dsidev_from_id</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dsi_wait_pll_hsdiv_dispc_active</span><span class="p">(</span><span class="n">dsidev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pos</span> <span class="o">=</span> <span class="n">channel</span> <span class="o">==</span> <span class="n">OMAP_DSS_CHANNEL_LCD</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">pos</span><span class="p">,</span> <span class="n">pos</span><span class="p">);</span>	<span class="cm">/* LCDx_CLK_SWITCH */</span>

	<span class="n">ix</span> <span class="o">=</span> <span class="n">channel</span> <span class="o">==</span> <span class="n">OMAP_DSS_CHANNEL_LCD</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">lcd_clk_source</span><span class="p">[</span><span class="n">ix</span><span class="p">]</span> <span class="o">=</span> <span class="n">clk_src</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="nf">dss_get_dispc_clk_source</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dss</span><span class="p">.</span><span class="n">dispc_clk_source</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="nf">dss_get_dsi_clk_source</span><span class="p">(</span><span class="kt">int</span> <span class="n">dsi_module</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dss</span><span class="p">.</span><span class="n">dsi_clk_source</span><span class="p">[</span><span class="n">dsi_module</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">omap_dss_clk_source</span> <span class="nf">dss_get_lcd_clk_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">omap_channel</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss_has_feature</span><span class="p">(</span><span class="n">FEAT_LCD_CLK_SRC</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ix</span> <span class="o">=</span> <span class="n">channel</span> <span class="o">==</span> <span class="n">OMAP_DSS_CHANNEL_LCD</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">dss</span><span class="p">.</span><span class="n">lcd_clk_source</span><span class="p">[</span><span class="n">ix</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* LCD_CLK source is the same as DISPC_FCLK source for</span>
<span class="cm">		 * OMAP2 and OMAP3 */</span>
		<span class="k">return</span> <span class="n">dss</span><span class="p">.</span><span class="n">dispc_clk_source</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* calculate clock rates using dividers in cinfo */</span>
<span class="kt">int</span> <span class="nf">dss_calc_clock_rates</span><span class="p">(</span><span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="o">*</span><span class="n">cinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">fck_div_max</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap44xx</span><span class="p">())</span>
			<span class="n">fck_div_max</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">&gt;</span> <span class="n">fck_div_max</span> <span class="o">||</span> <span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">prate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">));</span>

		<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span> <span class="o">=</span> <span class="n">prate</span> <span class="o">/</span> <span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">dss_set_clock_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="o">*</span><span class="n">cinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

		<span class="n">prate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">));</span>
		<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dpll4_m4 = %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">prate</span><span class="p">);</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">,</span> <span class="n">prate</span> <span class="o">/</span> <span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;fck = %ld (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span><span class="p">,</span> <span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">dss_get_clock_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="o">*</span><span class="n">cinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">;</span>

		<span class="n">prate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap44xx</span><span class="p">())</span>
			<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">=</span> <span class="n">prate</span> <span class="o">/</span> <span class="p">(</span><span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">=</span> <span class="n">prate</span> <span class="o">/</span> <span class="p">(</span><span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cinfo</span><span class="o">-&gt;</span><span class="n">fck_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dss_get_dpll4_rate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">dss_calc_clock_div</span><span class="p">(</span><span class="n">bool</span> <span class="n">is_tft</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">req_pck</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="o">*</span><span class="n">dss_cinfo</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">dispc_clock_info</span> <span class="o">*</span><span class="n">dispc_cinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dss_clock_info</span> <span class="n">best_dss</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dispc_clock_info</span> <span class="n">best_dispc</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fck</span><span class="p">,</span> <span class="n">max_dss_fck</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">fck_div</span><span class="p">,</span> <span class="n">fck_div_max</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">match</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">min_fck_per_pck</span><span class="p">;</span>

	<span class="n">prate</span> <span class="o">=</span> <span class="n">dss_get_dpll4_rate</span><span class="p">();</span>

	<span class="n">max_dss_fck</span> <span class="o">=</span> <span class="n">dss_feat_get_param_max</span><span class="p">(</span><span class="n">FEAT_PARAM_DSS_FCK</span><span class="p">);</span>

	<span class="n">fck</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req_pck</span> <span class="o">==</span> <span class="n">dss</span><span class="p">.</span><span class="n">cache_req_pck</span> <span class="o">&amp;&amp;</span>
			<span class="p">((</span><span class="n">cpu_is_omap34xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">prate</span> <span class="o">==</span> <span class="n">dss</span><span class="p">.</span><span class="n">cache_prate</span><span class="p">)</span> <span class="o">||</span>
			 <span class="n">dss</span><span class="p">.</span><span class="n">cache_dss_cinfo</span><span class="p">.</span><span class="n">fck</span> <span class="o">==</span> <span class="n">fck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dispc clock info found from cache.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="o">*</span><span class="n">dss_cinfo</span> <span class="o">=</span> <span class="n">dss</span><span class="p">.</span><span class="n">cache_dss_cinfo</span><span class="p">;</span>
		<span class="o">*</span><span class="n">dispc_cinfo</span> <span class="o">=</span> <span class="n">dss</span><span class="p">.</span><span class="n">cache_dispc_cinfo</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">min_fck_per_pck</span> <span class="o">=</span> <span class="n">CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">min_fck_per_pck</span> <span class="o">&amp;&amp;</span>
		<span class="n">req_pck</span> <span class="o">*</span> <span class="n">min_fck_per_pck</span> <span class="o">&gt;</span> <span class="n">max_dss_fck</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;Requested pixel clock not possible with the current &quot;</span>
				<span class="s">&quot;OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning &quot;</span>
				<span class="s">&quot;the constraint off.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">min_fck_per_pck</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">retry:</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">best_dss</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">best_dss</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">best_dispc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">best_dispc</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dispc_clock_info</span> <span class="n">cur_dispc</span><span class="p">;</span>
		<span class="cm">/* XXX can we change the clock on omap2? */</span>
		<span class="n">fck</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>
		<span class="n">fck_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">dispc_find_clk_divs</span><span class="p">(</span><span class="n">is_tft</span><span class="p">,</span> <span class="n">req_pck</span><span class="p">,</span> <span class="n">fck</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cur_dispc</span><span class="p">);</span>
		<span class="n">match</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">best_dss</span><span class="p">.</span><span class="n">fck</span> <span class="o">=</span> <span class="n">fck</span><span class="p">;</span>
		<span class="n">best_dss</span><span class="p">.</span><span class="n">fck_div</span> <span class="o">=</span> <span class="n">fck_div</span><span class="p">;</span>

		<span class="n">best_dispc</span> <span class="o">=</span> <span class="n">cur_dispc</span><span class="p">;</span>

		<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap44xx</span><span class="p">())</span>
			<span class="n">fck_div_max</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">fck_div</span> <span class="o">=</span> <span class="n">fck_div_max</span><span class="p">;</span> <span class="n">fck_div</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="o">--</span><span class="n">fck_div</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">dispc_clock_info</span> <span class="n">cur_dispc</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">fck_div_max</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
				<span class="n">fck</span> <span class="o">=</span> <span class="n">prate</span> <span class="o">/</span> <span class="n">fck_div</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">fck</span> <span class="o">=</span> <span class="n">prate</span> <span class="o">/</span> <span class="n">fck_div</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">fck</span> <span class="o">&gt;</span> <span class="n">max_dss_fck</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">min_fck_per_pck</span> <span class="o">&amp;&amp;</span>
					<span class="n">fck</span> <span class="o">&lt;</span> <span class="n">req_pck</span> <span class="o">*</span> <span class="n">min_fck_per_pck</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">match</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

			<span class="n">dispc_find_clk_divs</span><span class="p">(</span><span class="n">is_tft</span><span class="p">,</span> <span class="n">req_pck</span><span class="p">,</span> <span class="n">fck</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cur_dispc</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">abs</span><span class="p">(</span><span class="n">cur_dispc</span><span class="p">.</span><span class="n">pck</span> <span class="o">-</span> <span class="n">req_pck</span><span class="p">)</span> <span class="o">&lt;</span>
					<span class="n">abs</span><span class="p">(</span><span class="n">best_dispc</span><span class="p">.</span><span class="n">pck</span> <span class="o">-</span> <span class="n">req_pck</span><span class="p">))</span> <span class="p">{</span>

				<span class="n">best_dss</span><span class="p">.</span><span class="n">fck</span> <span class="o">=</span> <span class="n">fck</span><span class="p">;</span>
				<span class="n">best_dss</span><span class="p">.</span><span class="n">fck_div</span> <span class="o">=</span> <span class="n">fck_div</span><span class="p">;</span>

				<span class="n">best_dispc</span> <span class="o">=</span> <span class="n">cur_dispc</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">cur_dispc</span><span class="p">.</span><span class="n">pck</span> <span class="o">==</span> <span class="n">req_pck</span><span class="p">)</span>
					<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">found:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">match</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">min_fck_per_pck</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;Could not find suitable clock settings.</span><span class="se">\n</span><span class="s">&quot;</span>
					<span class="s">&quot;Turning FCK/PCK constraint off and&quot;</span>
					<span class="s">&quot;trying again.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">min_fck_per_pck</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">retry</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;Could not find suitable clock settings.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dss_cinfo</span><span class="p">)</span>
		<span class="o">*</span><span class="n">dss_cinfo</span> <span class="o">=</span> <span class="n">best_dss</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dispc_cinfo</span><span class="p">)</span>
		<span class="o">*</span><span class="n">dispc_cinfo</span> <span class="o">=</span> <span class="n">best_dispc</span><span class="p">;</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">cache_req_pck</span> <span class="o">=</span> <span class="n">req_pck</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">cache_prate</span> <span class="o">=</span> <span class="n">prate</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">cache_dss_cinfo</span> <span class="o">=</span> <span class="n">best_dss</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">cache_dispc_cinfo</span> <span class="o">=</span> <span class="n">best_dispc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_set_venc_output</span><span class="p">(</span><span class="k">enum</span> <span class="n">omap_dss_venc_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">l</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">OMAP_DSS_VENC_TYPE_COMPOSITE</span><span class="p">)</span>
		<span class="n">l</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">OMAP_DSS_VENC_TYPE_SVIDEO</span><span class="p">)</span>
		<span class="n">l</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="cm">/* venc out selection. 0 = comp, 1 = svideo */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_set_dac_pwrdn_bgz</span><span class="p">(</span><span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>	<span class="cm">/* DAC Power-Down Control */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_select_hdmi_venc_clk_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">dss_hdmi_venc_clk_source_select</span> <span class="n">hdmi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="n">hdmi</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>	<span class="cm">/* VENC_HDMI_SWITCH */</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">dss_hdmi_venc_clk_source_select</span> <span class="nf">dss_get_hdmi_venc_clk_source</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">omap_display_type</span> <span class="n">displays</span><span class="p">;</span>

	<span class="n">displays</span> <span class="o">=</span> <span class="n">dss_feat_get_supported_displays</span><span class="p">(</span><span class="n">OMAP_DSS_CHANNEL_DIGIT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">displays</span> <span class="o">&amp;</span> <span class="n">OMAP_DISPLAY_TYPE_HDMI</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">DSS_VENC_TV_CLK</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">REG_GET</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dss_get_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dss</span><span class="p">.</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;can&#39;t get clock fck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span> <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;dpll4_m4_ck&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;Failed to get dpll4_m4_ck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;dpll_per_m5x2_ck&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;Failed to get dpll_per_m5x2_ck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* omap24xx */</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span> <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">)</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dss_put_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">)</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dpll4_m4_ck</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">dss_clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dss_runtime_get</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dss_runtime_get</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">pm_runtime_get_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dss</span><span class="p">.</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">r</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dss_runtime_put</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">DSSDBG</span><span class="p">(</span><span class="s">&quot;dss_runtime_put</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">pm_runtime_put_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dss</span><span class="p">.</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">r</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* DEBUGFS */</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS) &amp;&amp; defined(CONFIG_OMAP2_DSS_DEBUG_SUPPORT)</span>
<span class="kt">void</span> <span class="nf">dss_debug_dump_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dss_dump_clocks</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
	<span class="n">dispc_dump_clocks</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_OMAP2_DSS_DSI</span>
	<span class="n">dsi_dump_clocks</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* DSS HW IP initialisation */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap_dsshw_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">dss_mem</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>

	<span class="n">dss_mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">dss</span><span class="p">.</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dss_mem</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;can&#39;t get IORESOURCE_MEM DSS</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dss</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dss_mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				<span class="n">resource_size</span><span class="p">(</span><span class="n">dss_mem</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dss</span><span class="p">.</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DSSERR</span><span class="p">(</span><span class="s">&quot;can&#39;t ioremap DSS</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">dss_get_clocks</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">pm_runtime_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">dss_runtime_get</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_runtime_get</span><span class="p">;</span>

	<span class="cm">/* Select DPLL */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_OMAP2_DSS_VENC</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>	<span class="cm">/* venc dac demen */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>	<span class="cm">/* venc clock 4x enable */</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">DSS_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>	<span class="cm">/* venc clock mode = normal */</span>
<span class="cp">#endif</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">dsi_clk_source</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">dsi_clk_source</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">dispc_clk_source</span> <span class="o">=</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">lcd_clk_source</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">;</span>
	<span class="n">dss</span><span class="p">.</span><span class="n">lcd_clk_source</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">OMAP_DSS_CLK_SRC_FCK</span><span class="p">;</span>

	<span class="n">rev</span> <span class="o">=</span> <span class="n">dss_read_reg</span><span class="p">(</span><span class="n">DSS_REVISION</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;OMAP DSS rev %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">FLD_GET</span><span class="p">(</span><span class="n">rev</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="n">FLD_GET</span><span class="p">(</span><span class="n">rev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">dss_runtime_put</span><span class="p">();</span>

	<span class="n">dss_debugfs_create_file</span><span class="p">(</span><span class="s">&quot;dss&quot;</span><span class="p">,</span> <span class="n">dss_dump_regs</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_runtime_get:</span>
	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">dss_put_clocks</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__exit</span> <span class="nf">omap_dsshw_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">dss_put_clocks</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dss_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dss_save_context</span><span class="p">();</span>
	<span class="n">dss_set_min_bus_tput</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dss_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Set an arbitrarily high tput request to ensure OPP100.</span>
<span class="cm">	 * What we should really do is to make a request to stay in OPP100,</span>
<span class="cm">	 * without any tput requirements, but that is not currently possible</span>
<span class="cm">	 * via the PM layer.</span>
<span class="cm">	 */</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">dss_set_min_bus_tput</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1000000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">dss_restore_context</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">dss_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">runtime_suspend</span> <span class="o">=</span> <span class="n">dss_runtime_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_resume</span> <span class="o">=</span> <span class="n">dss_runtime_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">omap_dsshw_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">remove</span>         <span class="o">=</span> <span class="n">__exit_p</span><span class="p">(</span><span class="n">omap_dsshw_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>         <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>   <span class="o">=</span> <span class="s">&quot;omapdss_dss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>  <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dss_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dss_init_platform_driver</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap_dsshw_driver</span><span class="p">,</span> <span class="n">omap_dsshw_probe</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dss_uninit_platform_driver</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap_dsshw_driver</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
