=====
SETUP
6.191
14.847
21.039
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_10_s3
8.036
9.135
uart0/tx/tx_fifo/fifo_sc_hs_inst/n231_s0
10.451
11.409
uart0/tx/tx_fifo/fifo_sc_hs_inst/n232_s0
11.409
11.466
uart0/tx/tx_fifo/fifo_sc_hs_inst/n13_s0
12.839
13.641
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
14.847
=====
SETUP
7.165
13.661
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_10_s3
8.036
9.135
uart0/tx/tx_fifo/fifo_sc_hs_inst/n231_s0
10.451
11.409
uart0/tx/tx_fifo/fifo_sc_hs_inst/n232_s0
11.409
11.466
uart0/tx/tx_fifo/fifo_sc_hs_inst/rempty_val_s1
12.839
13.661
uart0/tx/tx_fifo/fifo_sc_hs_inst/Empty_s0
13.661
=====
SETUP
9.918
11.265
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_10_s3
8.036
9.135
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
11.265
=====
SETUP
10.197
10.985
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_9_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
10.985
=====
SETUP
10.197
10.985
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_7_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
10.985
=====
SETUP
10.357
10.826
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
10.826
=====
SETUP
10.688
10.495
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_8_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
10.495
=====
SETUP
10.718
10.108
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_10_s3
8.036
9.135
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_10_s0
10.108
=====
SETUP
10.726
10.457
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_1_s0
10.457
=====
SETUP
10.726
10.457
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_2_s0
10.457
=====
SETUP
10.726
10.457
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_3_s0
10.457
=====
SETUP
10.726
10.457
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_4_s0
10.457
=====
SETUP
10.726
10.457
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_5_s0
10.457
=====
SETUP
10.768
10.058
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s3
8.208
9.010
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_6_s0
10.058
=====
SETUP
10.822
10.004
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_7_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_7_s0
10.004
=====
SETUP
10.822
10.004
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_8_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_8_s0
10.004
=====
SETUP
11.054
9.772
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_11_s2
8.036
9.135
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_11_s0
9.772
=====
SETUP
11.158
9.667
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/uart_tx_state_0_s0
1.226
1.684
uart0/tx/tx_read_en_s0
2.509
3.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
4.767
5.793
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_6_s4
6.227
7.049
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_next_9_s3
8.208
9.030
uart0/tx/tx_fifo/fifo_sc_hs_inst/rbin_9_s0
9.667
=====
SETUP
11.185
9.997
21.182
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_ctr_1_s0
1.226
1.684
uart0/tx/uart_tx_nextstate_3_s24
2.177
3.203
uart0/tx/uart_tx_nextstate_3_s22
3.624
4.250
uart0/tx/uart_tx_nextstate_2_s18
4.745
5.777
uart0/tx/n102_s0
6.587
7.545
uart0/tx/n113_s2
8.598
9.659
uart0/tx/tx_ctr_0_s1
9.997
=====
SETUP
11.619
9.207
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.416
uart0/tx/tx_fifo/fifo_sc_hs_inst/n187_1_s
8.416
8.473
uart0/tx/tx_fifo/fifo_sc_hs_inst/n186_1_s
8.473
8.530
uart0/tx/tx_fifo/fifo_sc_hs_inst/n185_1_s
8.530
8.587
uart0/tx/tx_fifo/fifo_sc_hs_inst/n184_1_s
8.587
8.644
uart0/tx/tx_fifo/fifo_sc_hs_inst/n183_1_s
8.644
9.207
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_11_s1
9.207
=====
SETUP
11.676
9.150
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.416
uart0/tx/tx_fifo/fifo_sc_hs_inst/n187_1_s
8.416
8.473
uart0/tx/tx_fifo/fifo_sc_hs_inst/n186_1_s
8.473
8.530
uart0/tx/tx_fifo/fifo_sc_hs_inst/n185_1_s
8.530
8.587
uart0/tx/tx_fifo/fifo_sc_hs_inst/n184_1_s
8.587
9.150
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_10_s1
9.150
=====
SETUP
11.733
9.093
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.416
uart0/tx/tx_fifo/fifo_sc_hs_inst/n187_1_s
8.416
8.473
uart0/tx/tx_fifo/fifo_sc_hs_inst/n186_1_s
8.473
8.530
uart0/tx/tx_fifo/fifo_sc_hs_inst/n185_1_s
8.530
9.093
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_9_s1
9.093
=====
SETUP
11.790
9.036
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.416
uart0/tx/tx_fifo/fifo_sc_hs_inst/n187_1_s
8.416
8.473
uart0/tx/tx_fifo/fifo_sc_hs_inst/n186_1_s
8.473
9.036
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_8_s1
9.036
=====
SETUP
11.847
8.979
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.416
uart0/tx/tx_fifo/fifo_sc_hs_inst/n187_1_s
8.416
8.979
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_7_s1
8.979
=====
SETUP
11.904
8.922
20.826
eth_clk_ibuf
0.000
0.982
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_2_s1
1.226
1.684
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s2
2.029
3.090
uart0/tx/tx_fifo/fifo_sc_hs_inst/n7_s1
3.509
4.608
uart0/tx/tx_fifo/fifo_sc_hs_inst/n130_1_s1
5.427
6.249
uart0/tx/tx_fifo/fifo_sc_hs_inst/n194_1_s
8.017
8.074
uart0/tx/tx_fifo/fifo_sc_hs_inst/n193_1_s
8.074
8.131
uart0/tx/tx_fifo/fifo_sc_hs_inst/n192_1_s
8.131
8.188
uart0/tx/tx_fifo/fifo_sc_hs_inst/n191_1_s
8.188
8.245
uart0/tx/tx_fifo/fifo_sc_hs_inst/n190_1_s
8.245
8.302
uart0/tx/tx_fifo/fifo_sc_hs_inst/n189_1_s
8.302
8.359
uart0/tx/tx_fifo/fifo_sc_hs_inst/n188_1_s
8.359
8.922
uart0/tx/tx_fifo/fifo_sc_hs_inst/Wnum_6_s1
8.922
=====
HOLD
0.215
1.244
1.029
eth_dv_ibuf
0.400
1.244
ethernet_rx/eth_dv_q_s0
1.244
=====
HOLD
0.215
1.244
1.029
eth_rx_0_ibuf
0.400
1.244
ethernet_rx/eth_rx_q_0_s0
1.244
=====
HOLD
0.215
1.244
1.029
eth_rx_1_ibuf
0.400
1.244
ethernet_rx/eth_rx_q_1_s0
1.244
=====
HOLD
0.482
1.597
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_5_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.597
=====
HOLD
0.482
1.597
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_3_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.597
=====
HOLD
0.482
1.597
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_2_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.597
=====
HOLD
0.708
1.737
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/rmii_state_0_s2
1.029
1.362
ethernet_rx/n187_s8
1.365
1.737
ethernet_rx/rmii_state_0_s2
1.737
=====
HOLD
0.708
1.737
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_ctr_0_s1
1.029
1.362
uart0/tx/n111_s3
1.365
1.737
uart0/tx/tx_ctr_0_s1
1.737
=====
HOLD
0.730
1.759
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_8_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_next_8_s
1.365
1.759
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_8_s0
1.759
=====
HOLD
0.730
1.759
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_ctr_2_s0
1.029
1.362
uart0/tx/n109_s
1.365
1.759
uart0/tx/tx_ctr_2_s0
1.759
=====
HOLD
0.731
1.760
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_2_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_next_2_s
1.366
1.760
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_2_s0
1.760
=====
HOLD
0.731
1.760
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_6_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_next_6_s
1.366
1.760
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_6_s0
1.760
=====
HOLD
0.747
1.862
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_4_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.862
=====
HOLD
0.747
1.862
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_0_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.862
=====
HOLD
0.818
1.933
1.115
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_1_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/mem_mem_0_0_s
1.933
=====
HOLD
0.853
1.882
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_ctr_1_s0
1.029
1.362
uart0/tx/n110_s
1.365
1.882
uart0/tx/tx_ctr_1_s0
1.882
=====
HOLD
0.940
1.969
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_ringctr_0_s0
1.029
1.362
ethernet_rx/byte_ringctr_3_s0
1.969
=====
HOLD
0.940
1.969
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_ringctr_0_s0
1.029
1.362
ethernet_rx/byte_valid_q_s0
1.969
=====
HOLD
0.940
1.969
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_2_s0
1.029
1.362
ethernet_rx/byte_temp_0_s0
1.969
=====
HOLD
0.940
1.969
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_3_s0
1.029
1.362
ethernet_rx/byte_temp_1_s0
1.969
=====
HOLD
0.955
1.984
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_ringctr_1_s0
1.029
1.362
ethernet_rx/byte_ringctr_0_s0
1.984
=====
HOLD
0.955
1.984
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_ringctr_2_s0
1.029
1.362
ethernet_rx/byte_ringctr_1_s0
1.984
=====
HOLD
0.955
1.984
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_ringctr_3_s0
1.029
1.362
ethernet_rx/byte_ringctr_2_s0
1.984
=====
HOLD
0.956
1.985
1.029
eth_clk_ibuf
0.000
0.844
ethernet_rx/byte_temp_5_s0
1.029
1.362
ethernet_rx/byte_temp_3_s0
1.985
=====
HOLD
0.965
1.994
1.029
eth_clk_ibuf
0.000
0.844
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_11_s0
1.029
1.362
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_next_11_s
1.600
1.994
uart0/tx/tx_fifo/fifo_sc_hs_inst/wbin_11_s0
1.994
