diff --git a/fsbl/lib/cpu/riscv/bl2_entrypoint.S b/fsbl/lib/cpu/riscv/bl2_entrypoint.S
index 73443871e..f7bd97921 100644
--- a/fsbl/lib/cpu/riscv/bl2_entrypoint.S
+++ b/fsbl/lib/cpu/riscv/bl2_entrypoint.S
@@ -57,7 +57,7 @@ bl2_entrypoint_real:
 
   # set mxstatus to init value
   li x3, 0xc0638000
-  csrw mxstatus, x3
+  csrw 0xbe9, x3
 
   # set plic_ctrl = 1
   li x3, 0x701FFFFC # plic_base + 0x1FFFFC
@@ -66,20 +66,20 @@ bl2_entrypoint_real:
 
   # invalid I-cache
   li x3, 0x33
-  csrc mcor, x3
+  csrc 0x7c2, x3
   li x3, 0x11
-  csrs mcor, x3
+  csrs 0x7c2, x3
   # enable I-cache
   li x3, 0x1
-  csrs mhcr, x3
+  csrs 0x7c1, x3
   # invalid D-cache
   li x3, 0x33
-  csrc mcor, x3
+  csrc 0x7c2, x3
   li x3, 0x12
-  csrs mcor, x3
+  csrs 0x7c2, x3
   # enable D-cache
   li x3, 0x2
-  csrs mhcr, x3
+  csrs 0x7c1, x3
 
   la sp, __STACKS_END__
 
diff --git a/fsbl/lib/cpu/riscv/cache.c b/fsbl/lib/cpu/riscv/cache.c
index 54828f833..192f0403a 100644
--- a/fsbl/lib/cpu/riscv/cache.c
+++ b/fsbl/lib/cpu/riscv/cache.c
@@ -57,14 +57,14 @@ void flush_dcache_range(uintptr_t start, size_t size)
 void enable_dcache(void)
 {
 	asm volatile(
-		"csrs mhcr, %0;" ::"rI"(0x2)
+		"csrs 0x7c1, %0;" ::"rI"(0x2)
 	);
 }
 
 void disable_dcache(void)
 {
 	asm volatile(
-		"csrc mhcr, %0;" ::"rI"(0x2)
+		"csrc 0x7c1, %0;" ::"rI"(0x2)
 	);
 }
 
diff --git a/fsbl/lib/cpu/riscv/cpu.mk b/fsbl/lib/cpu/riscv/cpu.mk
index bffa5f82a..8fc5f1542 100644
--- a/fsbl/lib/cpu/riscv/cpu.mk
+++ b/fsbl/lib/cpu/riscv/cpu.mk
@@ -4,7 +4,7 @@ ASFLAGS +=\
 	$(CPPFLAGS) \
 	-DRISCV \
 	-D__ASSEMBLY__ \
-	-march=rv64imafdcvxthead -mstrict-align \
+	-march=rv64imafdcv_xtheadsync -mstrict-align \
 	-mcmodel=medany \
 	-mabi=lp64d \
 	-ffreestanding  \
@@ -13,7 +13,7 @@ ASFLAGS +=\
 TF_CFLAGS += \
 	$(CPPFLAGS) \
 	-DRISCV \
-	-march=rv64imafdcvxthead \
+	-march=rv64imafdcv_xtheadsync_xtheadcmo \
 	-mcmodel=medany \
 	-mabi=lp64d \
 	-ffreestanding -fno-builtin -Wall -std=gnu99 \
@@ -23,6 +23,7 @@ TF_CFLAGS += \
 TF_LDFLAGS += \
 	--fatal-warnings -Os \
 	--gc-sections \
+        --no-warn-rwx-segments \
 	${TF_LDFLAGS_aarch64}
 
 CPU_INCLUDES := \
diff --git a/fsbl/lib/cpu/riscv/cpu_helper.c b/fsbl/lib/cpu/riscv/cpu_helper.c
index 7e093fa0b..7d676fcc5 100644
--- a/fsbl/lib/cpu/riscv/cpu_helper.c
+++ b/fsbl/lib/cpu/riscv/cpu_helper.c
@@ -11,8 +11,8 @@
 void sync_cache(void)
 {
 	asm volatile(
-			"icache.iall\n"
-			"sync.i\n"
+			"th.icache.iall\n"
+			"th.sync.i\n"
 			:
 			:
 			: "memory");
