module Project3 (
	input clk;
	input [2:0]	x1;
	input	[2:0]	x2;
	
	output z;
//	output HWR;
//	output HWG;
//	output HWY;
//	output FRR;
//	output FRG;
//	output FRY;
);

	reg [3:0] ram [3:0];
	
	always @(posedge clk)
	begin
		if((x1 = 01 && x2 = 11))
		begin
			z = 0;
		end
		else if((x1 = 10 && x2 = 11))
		begin
			z = 1;
		end
	end
endmodule