read_verilog ../top.v
proc
write_firrtl firrtl.firrtl
write_verilog synth.v 
