Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 21:19:54 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.398     -637.860                    640                 3133        0.128        0.000                      0                 3133        3.000        0.000                       0                  1356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              1.156        0.000                      0                 2704        0.225        0.000                      0                 2704       21.239        0.000                       0                  1180  
  clk_out2_cpuclk             94.146        0.000                      0                  301        0.128        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -2.398     -637.860                    640                  656        0.317        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.992ns  (logic 4.400ns (25.894%)  route 12.592ns (74.106%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 23.181 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 r  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 r  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 r  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.591    14.536    Ifetc32_1/r_reg[0][26]_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  Ifetc32_1/r[0][31]_i_21/O
                         net (fo=5, routed)           1.021    15.681    Ifetc32_1/r[0][31]_i_21_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.805 f  Ifetc32_1/r[0][31]_i_25/O
                         net (fo=29, routed)          0.971    16.776    executs32_1/r_reg[27][16]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  executs32_1/r[0][0]_i_8/O
                         net (fo=1, routed)           0.433    17.334    executs32_1/r[0][0]_i_8_n_1
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124    17.458 f  executs32_1/r[0][0]_i_4/O
                         net (fo=6, routed)           1.264    18.722    executs32_1/r_reg[0][30][0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.153    18.875 f  executs32_1/ioread_data[7]_i_8/O
                         net (fo=8, routed)           0.918    19.793    executs32_1/ioread_data[7]_i_8_n_1
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.331    20.124 f  executs32_1/ioread_data[7]_i_4/O
                         net (fo=1, routed)           0.665    20.789    executs32_1/ioread_data[7]_i_4_n_1
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.913 r  executs32_1/ioread_data[7]_i_1/O
                         net (fo=8, routed)           0.735    21.648    switch/E[0]
    SLICE_X55Y29         FDCE                                         r  switch/ioread_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.441    23.181    switch/clk_out1
    SLICE_X55Y29         FDCE                                         r  switch/ioread_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.181    
                         clock uncertainty           -0.175    23.006    
    SLICE_X55Y29         FDCE (Setup_fdce_C_CE)      -0.202    22.804    switch/ioread_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.979ns  (logic 4.400ns (25.915%)  route 12.579ns (74.085%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 23.180 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 r  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 r  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 r  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.591    14.536    Ifetc32_1/r_reg[0][26]_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  Ifetc32_1/r[0][31]_i_21/O
                         net (fo=5, routed)           1.021    15.681    Ifetc32_1/r[0][31]_i_21_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.805 f  Ifetc32_1/r[0][31]_i_25/O
                         net (fo=29, routed)          0.971    16.776    executs32_1/r_reg[27][16]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  executs32_1/r[0][0]_i_8/O
                         net (fo=1, routed)           0.433    17.334    executs32_1/r[0][0]_i_8_n_1
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124    17.458 f  executs32_1/r[0][0]_i_4/O
                         net (fo=6, routed)           1.264    18.722    executs32_1/r_reg[0][30][0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.153    18.875 f  executs32_1/ioread_data[7]_i_8/O
                         net (fo=8, routed)           0.918    19.793    executs32_1/ioread_data[7]_i_8_n_1
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.331    20.124 f  executs32_1/ioread_data[7]_i_4/O
                         net (fo=1, routed)           0.665    20.789    executs32_1/ioread_data[7]_i_4_n_1
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.913 r  executs32_1/ioread_data[7]_i_1/O
                         net (fo=8, routed)           0.722    21.634    switch/E[0]
    SLICE_X55Y28         FDCE                                         r  switch/ioread_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.440    23.180    switch/clk_out1
    SLICE_X55Y28         FDCE                                         r  switch/ioread_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.180    
                         clock uncertainty           -0.175    23.005    
    SLICE_X55Y28         FDCE (Setup_fdce_C_CE)      -0.202    22.803    switch/ioread_data_reg[6]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -21.634    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.972ns  (logic 4.400ns (25.925%)  route 12.572ns (74.075%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 23.181 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 r  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 r  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 r  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.591    14.536    Ifetc32_1/r_reg[0][26]_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  Ifetc32_1/r[0][31]_i_21/O
                         net (fo=5, routed)           1.021    15.681    Ifetc32_1/r[0][31]_i_21_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.805 f  Ifetc32_1/r[0][31]_i_25/O
                         net (fo=29, routed)          0.971    16.776    executs32_1/r_reg[27][16]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  executs32_1/r[0][0]_i_8/O
                         net (fo=1, routed)           0.433    17.334    executs32_1/r[0][0]_i_8_n_1
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124    17.458 f  executs32_1/r[0][0]_i_4/O
                         net (fo=6, routed)           1.264    18.722    executs32_1/r_reg[0][30][0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.153    18.875 f  executs32_1/ioread_data[7]_i_8/O
                         net (fo=8, routed)           0.918    19.793    executs32_1/ioread_data[7]_i_8_n_1
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.331    20.124 f  executs32_1/ioread_data[7]_i_4/O
                         net (fo=1, routed)           0.665    20.789    executs32_1/ioread_data[7]_i_4_n_1
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.913 r  executs32_1/ioread_data[7]_i_1/O
                         net (fo=8, routed)           0.715    21.628    switch/E[0]
    SLICE_X55Y30         FDCE                                         r  switch/ioread_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.441    23.181    switch/clk_out1
    SLICE_X55Y30         FDCE                                         r  switch/ioread_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.181    
                         clock uncertainty           -0.175    23.006    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.202    22.804    switch/ioread_data_reg[7]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.405ns  (logic 3.916ns (20.181%)  route 15.488ns (79.819%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 26.020 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 f  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 f  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 f  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.879    14.825    Ifetc32_1/r_reg[0][26]_0
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.124    14.949 f  Ifetc32_1/r[0][30]_i_20/O
                         net (fo=1, routed)           0.643    15.592    Ifetc32_1/r[0][30]_i_20_n_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.716 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          1.028    16.745    Ifetc32_1/r_reg[0][17]_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.869 f  Ifetc32_1/r[0][3]_i_8/O
                         net (fo=2, routed)           0.564    17.432    executs32_1/r_reg[27][3]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.556 r  executs32_1/r[0][3]_i_4/O
                         net (fo=12, routed)          1.417    18.973    executs32_1/r_reg[0][30][3]
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.097 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          4.963    24.060    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788    23.527    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.121    23.648 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.284    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.538 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.020    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.020    
                         clock uncertainty           -0.175    25.846    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.280    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.280    
                         arrival time                         -24.060    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.405ns  (logic 3.916ns (20.181%)  route 15.488ns (79.819%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 26.033 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 f  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 f  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 f  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.879    14.825    Ifetc32_1/r_reg[0][26]_0
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.124    14.949 f  Ifetc32_1/r[0][30]_i_20/O
                         net (fo=1, routed)           0.643    15.592    Ifetc32_1/r[0][30]_i_20_n_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.716 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          1.028    16.745    Ifetc32_1/r_reg[0][17]_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.869 f  Ifetc32_1/r[0][3]_i_8/O
                         net (fo=2, routed)           0.564    17.432    executs32_1/r_reg[27][3]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.556 r  executs32_1/r[0][3]_i_4/O
                         net (fo=12, routed)          1.417    18.973    executs32_1/r_reg[0][30][3]
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.097 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          4.963    24.060    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788    23.527    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.121    23.648 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.284    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.538 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.495    26.033    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.033    
                         clock uncertainty           -0.175    25.858    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.292    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.292    
                         arrival time                         -24.060    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.337ns  (logic 3.916ns (20.251%)  route 15.421ns (79.749%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 26.022 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 f  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 f  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 f  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.879    14.825    Ifetc32_1/r_reg[0][26]_0
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.124    14.949 f  Ifetc32_1/r[0][30]_i_20/O
                         net (fo=1, routed)           0.643    15.592    Ifetc32_1/r[0][30]_i_20_n_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.716 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          1.028    16.745    Ifetc32_1/r_reg[0][17]_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.869 f  Ifetc32_1/r[0][3]_i_8/O
                         net (fo=2, routed)           0.564    17.432    executs32_1/r_reg[27][3]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.556 r  executs32_1/r[0][3]_i_4/O
                         net (fo=12, routed)          1.417    18.973    executs32_1/r_reg[0][30][3]
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.097 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          4.896    23.993    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788    23.527    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.121    23.648 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.284    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.538 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.484    26.022    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.022    
                         clock uncertainty           -0.175    25.848    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.282    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.282    
                         arrival time                         -23.993    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.314ns  (logic 3.916ns (20.275%)  route 15.398ns (79.725%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 26.031 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 f  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 f  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 f  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.879    14.825    Ifetc32_1/r_reg[0][26]_0
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.124    14.949 f  Ifetc32_1/r[0][30]_i_20/O
                         net (fo=1, routed)           0.643    15.592    Ifetc32_1/r[0][30]_i_20_n_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.716 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          1.028    16.745    Ifetc32_1/r_reg[0][17]_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.869 f  Ifetc32_1/r[0][3]_i_8/O
                         net (fo=2, routed)           0.564    17.432    executs32_1/r_reg[27][3]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.556 r  executs32_1/r[0][3]_i_4/O
                         net (fo=12, routed)          1.417    18.973    executs32_1/r_reg[0][30][3]
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.097 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          4.873    23.970    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788    23.527    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.121    23.648 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.284    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.538 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.493    26.031    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.031    
                         clock uncertainty           -0.175    25.856    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.290    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.290    
                         arrival time                         -23.970    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.815ns  (logic 4.400ns (26.167%)  route 12.415ns (73.833%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 23.180 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 r  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 r  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 r  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.591    14.536    Ifetc32_1/r_reg[0][26]_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  Ifetc32_1/r[0][31]_i_21/O
                         net (fo=5, routed)           1.021    15.681    Ifetc32_1/r[0][31]_i_21_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.805 f  Ifetc32_1/r[0][31]_i_25/O
                         net (fo=29, routed)          0.971    16.776    executs32_1/r_reg[27][16]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  executs32_1/r[0][0]_i_8/O
                         net (fo=1, routed)           0.433    17.334    executs32_1/r[0][0]_i_8_n_1
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124    17.458 f  executs32_1/r[0][0]_i_4/O
                         net (fo=6, routed)           1.264    18.722    executs32_1/r_reg[0][30][0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.153    18.875 f  executs32_1/ioread_data[7]_i_8/O
                         net (fo=8, routed)           0.918    19.793    executs32_1/ioread_data[7]_i_8_n_1
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.331    20.124 f  executs32_1/ioread_data[7]_i_4/O
                         net (fo=1, routed)           0.665    20.789    executs32_1/ioread_data[7]_i_4_n_1
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.913 r  executs32_1/ioread_data[7]_i_1/O
                         net (fo=8, routed)           0.558    21.471    switch/E[0]
    SLICE_X53Y28         FDCE                                         r  switch/ioread_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.440    23.180    switch/clk_out1
    SLICE_X53Y28         FDCE                                         r  switch/ioread_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.180    
                         clock uncertainty           -0.175    23.005    
    SLICE_X53Y28         FDCE (Setup_fdce_C_CE)      -0.202    22.803    switch/ioread_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -21.471    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.271ns  (logic 3.916ns (20.320%)  route 15.355ns (79.680%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 26.029 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 f  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 f  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 f  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.879    14.825    Ifetc32_1/r_reg[0][26]_0
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.124    14.949 f  Ifetc32_1/r[0][30]_i_20/O
                         net (fo=1, routed)           0.643    15.592    Ifetc32_1/r[0][30]_i_20_n_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.716 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          1.028    16.745    Ifetc32_1/r_reg[0][17]_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.869 f  Ifetc32_1/r[0][3]_i_8/O
                         net (fo=2, routed)           0.564    17.432    executs32_1/r_reg[27][3]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.556 r  executs32_1/r[0][3]_i_4/O
                         net (fo=12, routed)          1.417    18.973    executs32_1/r_reg[0][30][3]
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.097 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          4.830    23.927    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788    23.527    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.121    23.648 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.284    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.538 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.491    26.029    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.029    
                         clock uncertainty           -0.175    25.854    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.288    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.288    
                         arrival time                         -23.927    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 4.400ns (26.213%)  route 12.386ns (73.787%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 23.180 - 21.739 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.994     1.994    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.118 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     2.959    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.055 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.601     4.656    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.110 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.090     9.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.643    10.967    decode32_1/douta[9]
    SLICE_X59Y18         MUXF7 (Prop_muxf7_S_O)       0.296    11.263 r  decode32_1/write_data_reg[26]_i_2/O
                         net (fo=1, routed)           1.413    12.676    decode32_1/write_data_reg[26]_i_2_n_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.298    12.974 r  decode32_1/write_data_reg[26]_i_1/O
                         net (fo=5, routed)           0.848    13.822    Ifetc32_1/Read_data_2[16]
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124    13.946 r  Ifetc32_1/r[0][26]_i_9/O
                         net (fo=8, routed)           0.591    14.536    Ifetc32_1/r_reg[0][26]_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  Ifetc32_1/r[0][31]_i_21/O
                         net (fo=5, routed)           1.021    15.681    Ifetc32_1/r[0][31]_i_21_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.805 f  Ifetc32_1/r[0][31]_i_25/O
                         net (fo=29, routed)          0.971    16.776    executs32_1/r_reg[27][16]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  executs32_1/r[0][0]_i_8/O
                         net (fo=1, routed)           0.433    17.334    executs32_1/r[0][0]_i_8_n_1
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124    17.458 f  executs32_1/r[0][0]_i_4/O
                         net (fo=6, routed)           1.264    18.722    executs32_1/r_reg[0][30][0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.153    18.875 f  executs32_1/ioread_data[7]_i_8/O
                         net (fo=8, routed)           0.918    19.793    executs32_1/ioread_data[7]_i_8_n_1
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.331    20.124 f  executs32_1/ioread_data[7]_i_4/O
                         net (fo=1, routed)           0.665    20.789    executs32_1/ioread_data[7]_i_4_n_1
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.913 r  executs32_1/ioread_data[7]_i_1/O
                         net (fo=8, routed)           0.529    21.442    switch/E[0]
    SLICE_X51Y28         FDCE                                         r  switch/ioread_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.440    23.180    switch/clk_out1
    SLICE_X51Y28         FDCE                                         r  switch/ioread_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.180    
                         clock uncertainty           -0.175    23.005    
    SLICE_X51Y28         FDCE (Setup_fdce_C_CE)      -0.202    22.803    switch/ioread_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -21.442    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.375ns  (logic 0.255ns (67.955%)  route 0.120ns (32.045%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X45Y24         FDCE                                         r  Ifetc32_1/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[16]/Q
                         net (fo=3, routed)           0.120    22.556    Ifetc32_1/PC[16]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    22.665 r  Ifetc32_1/link_addr_reg[16]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.665    Ifetc32_1/link_addr_reg[16]_i_1_n_5
    SLICE_X46Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.818    22.557    Ifetc32_1/clk_out1
    SLICE_X46Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.928%)  route 0.121ns (32.072%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.552    22.291    Ifetc32_1/clk_out1
    SLICE_X45Y23         FDCE                                         r  Ifetc32_1/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.146    22.437 r  Ifetc32_1/PC_reg[10]/Q
                         net (fo=4, routed)           0.121    22.558    Ifetc32_1/PC[10]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    22.669 r  Ifetc32_1/link_addr_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.669    Ifetc32_1/link_addr_reg[12]_i_1_n_7
    SLICE_X46Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.819    22.558    Ifetc32_1/clk_out1
    SLICE_X46Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.307    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.134    22.441    Ifetc32_1/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -22.441    
                         arrival time                          22.669    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.379ns  (logic 0.261ns (68.887%)  route 0.118ns (31.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X44Y25         FDCE                                         r  Ifetc32_1/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[17]/Q
                         net (fo=3, routed)           0.118    22.554    Ifetc32_1/PC[17]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.669 r  Ifetc32_1/link_addr_reg[20]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.669    Ifetc32_1/link_addr_reg[20]_i_1_n_8
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.818    22.557    Ifetc32_1/clk_out1
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.669    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.673%)  route 0.138ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    22.295    Ifetc32_1/clk_out1
    SLICE_X50Y22         FDCE                                         r  Ifetc32_1/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.167    22.462 r  Ifetc32_1/PC_reg[0]/Q
                         net (fo=4, routed)           0.138    22.600    Ifetc32_1/PC[0]
    SLICE_X50Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X50Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.308    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.063    22.371    Ifetc32_1/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.371    
                         arrival time                          22.600    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.388ns  (logic 0.261ns (67.300%)  route 0.127ns (32.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    22.293    Ifetc32_1/clk_out1
    SLICE_X44Y27         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.127    22.566    Ifetc32_1/PC[25]
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.681 r  Ifetc32_1/link_addr_reg[28]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.681    Ifetc32_1/link_addr_reg[28]_i_1_n_8
    SLICE_X46Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X46Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.309    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134    22.443    Ifetc32_1/link_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        -22.443    
                         arrival time                          22.681    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.399ns  (logic 0.277ns (69.370%)  route 0.122ns (30.630%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 22.294 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.555    22.294    Ifetc32_1/clk_out1
    SLICE_X46Y29         FDCE                                         r  Ifetc32_1/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.167    22.461 r  Ifetc32_1/PC_reg[31]/Q
                         net (fo=2, routed)           0.122    22.583    Ifetc32_1/PC[31]
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.693 r  Ifetc32_1/link_addr_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.000    22.693    Ifetc32_1/link_addr_reg[31]_i_2_n_6
    SLICE_X46Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    22.561    Ifetc32_1/clk_out1
    SLICE_X46Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.310    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.134    22.444    Ifetc32_1/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.693    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.414ns  (logic 0.296ns (71.518%)  route 0.118ns (28.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X44Y25         FDCE                                         r  Ifetc32_1/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[17]/Q
                         net (fo=3, routed)           0.118    22.554    Ifetc32_1/PC[17]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.704 r  Ifetc32_1/link_addr_reg[20]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.704    Ifetc32_1/link_addr_reg[20]_i_1_n_7
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.818    22.557    Ifetc32_1/clk_out1
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.704    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.423ns  (logic 0.255ns (60.345%)  route 0.168ns (39.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X45Y25         FDCE                                         r  Ifetc32_1/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[20]/Q
                         net (fo=3, routed)           0.168    22.603    Ifetc32_1/PC[20]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    22.712 r  Ifetc32_1/link_addr_reg[20]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.712    Ifetc32_1/link_addr_reg[20]_i_1_n_5
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.818    22.557    Ifetc32_1/clk_out1
    SLICE_X46Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.712    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.423ns  (logic 0.296ns (70.007%)  route 0.127ns (29.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    22.293    Ifetc32_1/clk_out1
    SLICE_X44Y27         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.127    22.566    Ifetc32_1/PC[25]
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.716 r  Ifetc32_1/link_addr_reg[28]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.716    Ifetc32_1/link_addr_reg[28]_i_1_n_7
    SLICE_X46Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X46Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.309    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134    22.443    Ifetc32_1/link_addr_reg[26]
  -------------------------------------------------------------------
                         required time                        -22.443    
                         arrival time                          22.716    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.424ns  (logic 0.261ns (61.525%)  route 0.163ns (38.474%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 22.294 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.555    22.294    Ifetc32_1/clk_out1
    SLICE_X47Y29         FDCE                                         r  Ifetc32_1/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.146    22.440 r  Ifetc32_1/PC_reg[29]/Q
                         net (fo=3, routed)           0.163    22.603    Ifetc32_1/PC[29]
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.718 r  Ifetc32_1/link_addr_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.000    22.718    Ifetc32_1/link_addr_reg[31]_i_2_n_8
    SLICE_X46Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    22.561    Ifetc32_1/clk_out1
    SLICE_X46Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.310    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.134    22.444    Ifetc32_1/link_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.718    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y11     decode32_1/r_reg[2][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y3      decode32_1/r_reg[2][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y3      decode32_1/r_reg[2][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y11     decode32_1/r_reg[2][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y7      decode32_1/r_reg[2][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y7      decode32_1/r_reg[2][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y3      decode32_1/r_reg[30][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y13     decode32_1/r_reg[30][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y13     decode32_1/r_reg[30][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y16     decode32_1/r_reg[30][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23     Ifetc32_1/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23     Ifetc32_1/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23     Ifetc32_1/link_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y24     Ifetc32_1/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y24     Ifetc32_1/link_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y24     Ifetc32_1/link_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y24     Ifetc32_1/link_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y25     Ifetc32_1/link_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y25     Ifetc32_1/link_addr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y25     Ifetc32_1/link_addr_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.146ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.246ns (22.974%)  route 4.177ns (77.026%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 101.429 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.633     6.975    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y26         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.429   101.429    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.095   101.524    
                         clock uncertainty           -0.199   101.326    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205   101.121    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.121    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.146    

Slack (MET) :             94.146ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.246ns (22.974%)  route 4.177ns (77.026%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 101.429 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.633     6.975    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y26         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.429   101.429    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.095   101.524    
                         clock uncertainty           -0.199   101.326    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205   101.121    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.121    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.146    

Slack (MET) :             94.201ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.246ns (23.198%)  route 4.125ns (76.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.580     6.922    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.124    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.124    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 94.201    

Slack (MET) :             94.201ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.246ns (23.198%)  route 4.125ns (76.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.580     6.922    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.124    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.124    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 94.201    

Slack (MET) :             94.201ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.246ns (23.198%)  route 4.125ns (76.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.580     6.922    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.124    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.124    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 94.201    

Slack (MET) :             94.201ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.246ns (23.198%)  route 4.125ns (76.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.580     6.922    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.124    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.124    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 94.201    

Slack (MET) :             94.253ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.246ns (23.277%)  route 4.107ns (76.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.237    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.361 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.543     6.904    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y27         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.199   101.327    
    SLICE_X34Y27         FDCE (Setup_fdce_C_CE)      -0.169   101.158    uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.158    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 94.253    

Slack (MET) :             94.253ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.246ns (23.277%)  route 4.107ns (76.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.237    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.361 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.543     6.904    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y27         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.199   101.327    
    SLICE_X34Y27         FDCE (Setup_fdce_C_CE)      -0.169   101.158    uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.158    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 94.253    

Slack (MET) :             94.288ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.246ns (23.587%)  route 4.037ns (76.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.860     6.218    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.342 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.492     6.834    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.199   101.327    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205   101.122    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.122    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.288    

Slack (MET) :             94.395ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.246ns (23.901%)  route 3.967ns (76.099%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     2.069 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.058     3.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.281 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.983     4.264    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.591 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.643     5.234    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.358 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.237    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.361 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.403     6.764    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X34Y28         FDCE (Setup_fdce_C_CE)      -0.169   101.160    uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.160    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 94.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.184     0.878    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.750    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.112     0.806    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.675    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.851%)  route 0.126ns (47.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.126     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.684    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.241%)  route 0.124ns (46.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124     0.817    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.682    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.124     0.818    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.676    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.768    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X34Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815     0.815    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.549    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060     0.609    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.395%)  route 0.112ns (37.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.112     0.803    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[1]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.848 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.848    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.121     0.684    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551     0.551    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y23         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.119     0.811    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X29Y22         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y22         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism             -0.254     0.566    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.075     0.641    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.655%)  route 0.143ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.143     0.834    uart_bmpg_1/inst/upg_inst/s_axi_rdata[4]
    SLICE_X33Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.075     0.657    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.465%)  route 0.132ns (41.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X35Y24         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDSE (Prop_fdse_C_Q)         0.141     0.690 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=13, routed)          0.132     0.822    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.867    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X34Y24         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815     0.815    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X34Y24         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         FDSE (Hold_fdse_C_D)         0.120     0.682    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y28     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y29     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y29     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y29     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y27     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          640  Failing Endpoints,  Worst Slack       -2.398ns,  Total Violation     -637.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.429ns  (logic 0.642ns (7.617%)  route 7.787ns (92.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 308.548 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.738   309.975    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.482   308.548    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.462    
                         clock uncertainty           -0.319   308.144    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.578    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.578    
                         arrival time                        -309.975    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.358ns  (logic 0.642ns (7.681%)  route 7.716ns (92.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 308.550 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.667   309.905    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y10         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.550    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085   308.464    
                         clock uncertainty           -0.319   308.146    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   307.580    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        307.580    
                         arrival time                        -309.905    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.354ns  (logic 0.642ns (7.685%)  route 7.712ns (92.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 308.557 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.664   309.901    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   308.557    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.471    
                         clock uncertainty           -0.319   308.153    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.587    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.587    
                         arrival time                        -309.901    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.238ns  (logic 0.642ns (7.793%)  route 7.596ns (92.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 308.550 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.274   305.338    Ifetc32_1/upg_done_o
    SLICE_X47Y30         LUT4 (Prop_lut4_I2_O)        0.124   305.462 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.322   309.784    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X2Y10         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.550    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085   308.464    
                         clock uncertainty           -0.319   308.146    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   307.580    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        307.580    
                         arrival time                        -309.784    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.211ns  (logic 0.642ns (7.819%)  route 7.569ns (92.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 308.557 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.169   305.233    Ifetc32_1/upg_done_o
    SLICE_X48Y27         LUT4 (Prop_lut4_I2_O)        0.124   305.357 r  Ifetc32_1/instmem_i_12/O
                         net (fo=15, routed)          4.400   309.757    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   308.557    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.471    
                         clock uncertainty           -0.319   308.153    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   307.587    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.587    
                         arrival time                        -309.757    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.184ns  (logic 0.642ns (7.844%)  route 7.542ns (92.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 308.552 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.493   309.731    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.486   308.552    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.466    
                         clock uncertainty           -0.319   308.148    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.582    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.582    
                         arrival time                        -309.731    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.123ns  (logic 0.642ns (7.904%)  route 7.481ns (92.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 308.547 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.432   309.669    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.481   308.547    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.461    
                         clock uncertainty           -0.319   308.143    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.577    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.577    
                         arrival time                        -309.669    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.116ns  (logic 0.642ns (7.910%)  route 7.474ns (92.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 308.549 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.856   304.920    Ifetc32_1/upg_done_o
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.124   305.044 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          4.619   309.663    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.483   308.549    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.463    
                         clock uncertainty           -0.319   308.145    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   307.579    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.579    
                         arrival time                        -309.663    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.091ns  (logic 0.642ns (7.935%)  route 7.449ns (92.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 308.545 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.400   309.637    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.479   308.545    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.459    
                         clock uncertainty           -0.319   308.141    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.575    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.575    
                         arrival time                        -309.637    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.095ns  (logic 0.642ns (7.931%)  route 7.453ns (92.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 308.549 - 304.348 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 301.546 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546   301.546    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518   302.064 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.049   305.113    Ifetc32_1/upg_done_o
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.124   305.237 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          4.404   309.641    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.788   306.136    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.236 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   306.975    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.066 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.483   308.549    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.463    
                         clock uncertainty           -0.319   308.145    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   307.579    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.579    
                         arrival time                        -309.641    
  -------------------------------------------------------------------
                         slack                                 -2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.208ns (7.791%)  route 2.462ns (92.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.301     2.015    Ifetc32_1/upg_done_o
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.044     2.059 r  Ifetc32_1/instmem_i_18/O
                         net (fo=4, routed)           1.161     3.220    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.307    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.354    
                         clock uncertainty            0.319     2.673    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.230     2.903    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.209ns (7.911%)  route 2.433ns (92.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.717     1.430    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  Ifetc32_1/instmem_i_3/O
                         net (fo=8, routed)           1.716     3.192    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.321    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.368    
                         clock uncertainty            0.319     2.687    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.870    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.209ns (7.897%)  route 2.438ns (92.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.717     1.430    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  Ifetc32_1/instmem_i_3/O
                         net (fo=8, routed)           1.721     3.196    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y6          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.316    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.363    
                         clock uncertainty            0.319     2.682    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.865    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.685ns  (logic 0.209ns (7.783%)  route 2.476ns (92.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 502.331 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550   500.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164   500.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.740   501.453    executs32_1/upg_done_o
    SLICE_X47Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.498 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          1.737   503.235    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998   500.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.057   501.055 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.353    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.460 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.871   502.331    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.378    
                         clock uncertainty            0.319   502.697    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   502.880    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.880    
                         arrival time                         503.235    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.697ns  (logic 0.209ns (7.750%)  route 2.488ns (92.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 502.336 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550   500.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164   500.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.740   501.453    executs32_1/upg_done_o
    SLICE_X47Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.498 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          1.748   503.246    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998   500.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.057   501.055 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.353    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.460 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.336    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.383    
                         clock uncertainty            0.319   502.702    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   502.885    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.885    
                         arrival time                         503.246    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.701ns  (logic 0.209ns (7.739%)  route 2.492ns (92.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 502.339 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550   500.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164   500.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.609   501.322    executs32_1/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045   501.367 r  executs32_1/ram_i_15/O
                         net (fo=15, routed)          1.883   503.250    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998   500.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.057   501.055 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.353    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.460 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.879   502.339    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.386    
                         clock uncertainty            0.319   502.705    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   502.888    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.888    
                         arrival time                         503.250    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.814ns  (logic 0.209ns (7.427%)  route 2.605ns (92.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 502.337 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550   500.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164   500.714 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.290   502.004    decode32_1/upg_done_o
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.045   502.049 r  decode32_1/ram_i_36/O
                         net (fo=4, routed)           1.315   503.364    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998   500.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.057   501.055 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.353    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.460 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.337    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.384    
                         clock uncertainty            0.319   502.703    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   502.999    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.999    
                         arrival time                         503.364    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.208ns (7.597%)  route 2.530ns (92.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.301     2.015    Ifetc32_1/upg_done_o
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.044     2.059 r  Ifetc32_1/instmem_i_18/O
                         net (fo=4, routed)           1.229     3.288    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.314    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.361    
                         clock uncertainty            0.319     2.680    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.230     2.910    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.212ns (7.723%)  route 2.533ns (92.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.246     1.960    Ifetc32_1/upg_done_o
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.048     2.008 r  Ifetc32_1/instmem_i_23/O
                         net (fo=4, routed)           1.287     3.295    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.310    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.357    
                         clock uncertainty            0.319     2.676    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.230     2.906    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.212ns (7.702%)  route 2.541ns (92.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.714 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.246     1.960    Ifetc32_1/upg_done_o
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.048     2.008 r  Ifetc32_1/instmem_i_23/O
                         net (fo=4, routed)           1.295     3.302    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.998     0.998    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.054 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.415    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.444 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.314    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.361    
                         clock uncertainty            0.319     2.680    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.230     2.910    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.392    





