Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Fri Dec 31 12:50:01 2021
| Host              : caslab-cloudfpga running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -slack_lesser_than 0 -file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt
| Design            : level0_wrapper
| Device            : xcku15p-ffva1156
| Speed File        : -2LV  PRODUCTION 1.28 02-27-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_inv/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (12)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.084       -5.065                    158               494000        0.010        0.000                      0               491048        0.000        0.000                       0                205118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ------------           ----------      --------------
c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 4.998}          9.996           100.040         
  mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 3.332}          6.664           150.060         
io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 5.000}          10.000          100.000         
  clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 10.000}         20.000          50.000          
io_clk_pcie_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     {0.000 0.100}          0.200           5000.001        
    GTHE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
  qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 0.100}          0.200           5000.001        
    GTHE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
  qpll1outrefclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 5.000}          10.000          100.000         
io_clk_pcie_01                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 0.100}          0.200           5000.001        
    GTHE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 1.000}          2.000           500.000         
  qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 5.000}          10.000          100.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 25.000}         50.000          20.000          
  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 50.000}         100.000         10.000          
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                     {0.000 2.000}          4.000           250.000         
  bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                            {0.000 500.000}        1000.000        1.000           
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                       {0.000 2.000}          4.000           250.000         
  bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 4.000}          8.000           125.000         
  clk_out1_bd_aabe_clkwiz_pcie_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           {0.000 5.000}          10.000          100.000         
    clk_out1_bd_aabe_clkwiz_kernel2_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 1.667}          3.333           300.000         
  clk_out1_bd_aabe_clkwiz_scheduler_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
  clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        {0.000 10.000}         20.000          50.000          
    clk_sck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 20.000}         40.000          25.000          
    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                             {0.000 80.000}         160.000         6.250           
      level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 80.000}         160.000         6.250           
      level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                            {80.000 160.000}       160.000         6.250           
    level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 80.000}         160.000         6.250           
      level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                               {80.000 160.000}       160.000         6.250           
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    {0.000 2.500}          5.000           200.000         
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                              {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       7.799        0.000                      0                   23        0.092        0.000                      0                   23        1.999        0.000                       0                    19  
  mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0.038        0.000                      0                63760        0.010        0.000                      0                63760        0.500        0.000                       0                 28358  
    pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.039        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0.466        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.039        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0.466        0.000                       0                    35  
    pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.039        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0.466        0.000                       0                    40  
  mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1.315        0.000                      0                 5713        0.012        0.000                      0                 5185        1.475        0.000                       0                  1747  
io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              1.500        0.000                       0                     2  
  clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    14.374        0.000                      0                 7531        0.015        0.000                      0                 7531        7.725        0.000                       0                  3872  
io_clk_pcie_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     6.996        0.000                      0                 3677        0.010        0.000                      0                 3677        3.200        0.000                       0                  1774  
    GTHE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
io_clk_pcie_01                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     6.880        0.000                      0                 3677        0.013        0.000                      0                 3677        3.200        0.000                       0                  1774  
    GTHE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0.621        0.000                       0                     1  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                                        4.886        0.000                      0                  725        0.034        0.000                      0                  725       24.725        0.000                       0                   293  
  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                              46.565        0.000                      0                   62        0.116        0.000                      0                   62       49.725        0.000                       0                    55  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                           0.178        0.000                      0                16604        0.011        0.000                      0                16604        0.000        0.000                       0                  7183  
  bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0.000        0.000                       0                     1  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        3.797        0.000                      0                   50        0.093        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        2.838        0.000                      0                   50        0.099        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        3.601        0.000                      0                   50        0.098        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        3.470        0.000                      0                   50        0.102        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                                999.048        0.000                      0                   20        0.105        0.000                      0                   20      499.725        0.000                       0                    13  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                             0.096        0.000                      0               253544        0.010        0.000                      0               253544        0.000        0.000                       0                104398  
  bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.000        0.000                       0                     1  
  clk_out1_bd_aabe_clkwiz_pcie_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     4  
    clk_out1_bd_aabe_clkwiz_kernel2_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.852        0.000                      0                   98        0.118        0.000                      0                   98        0.621        0.000                       0                    38  
    clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -0.084       -5.065                    158                64909        0.010        0.000                      0                64909        0.862        0.000                       0                 26245  
  clk_out1_bd_aabe_clkwiz_scheduler_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.545        0.000                      0                 1560        0.013        0.000                      0                 1560        1.238        0.000                       0                   856  
  clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              8.235        0.000                      0                62464        0.010        0.000                      0                62464        7.725        0.000                       0                 26442  
    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                  66.177        0.000                      0                 1531        0.020        0.000                      0                 1531       79.238        0.000                       0                   699  
      level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                                                     77.709        0.000                      0                  370        0.019        0.000                      0                  370       79.238        0.000                       0                   395  
      level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            158.621        0.000                       0                     1  
    level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     76.041        0.000                      0                 1125        0.033        0.000                      0                 1125       79.238        0.000                       0                   539  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          3.797        0.000                      0                   50        0.102        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          3.722        0.000                      0                   50        0.099        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          3.532        0.000                      0                   50        0.098        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          3.108        0.000                      0                   50        0.097        0.000                      0                   50        2.225        0.000                       0                    31  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                                  998.909        0.000                      0                   20        0.103        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0.557        0.000                      0                  133                                                                        
clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    1.747        0.000                      0                   20                                                                        
clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    2.532        0.000                      0                   76                                                                        
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.382        0.000                      0                  352        0.622        0.000                      0                  352  
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.546        0.000                      0                  304        0.590        0.000                      0                  304  
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.529        0.000                      0                  352        0.576        0.000                      0                  352  
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    1.797        0.000                      0                   36        0.144        0.000                      0                    1  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK    clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   59.334        0.000                      0                   56                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK        2.314        0.000                      0                   62                                                                        
clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK         11.332        0.000                      0                   36                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK          2.312        0.000                      0                   51                                                                        
clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK          2.207        0.000                      0                   76                                                                        
clk_out1_bd_aabe_clkwiz_scheduler_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK         10.590        0.000                      0                  174                                                                        
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              1.862        0.000                      0                   20                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK    clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.312        0.000                      0                   90                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK    clk_out1_bd_aabe_clkwiz_scheduler_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          10.566        0.000                      0                  194                                                                        
mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            11.383        0.000                      0                   46                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK    clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             3.495        0.000                      0                 1333                                                                        
clk_sck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            13.044        0.000                      0                    4        2.855        0.000                      0                    4  
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                              clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            19.494        0.000                      0                   41        0.181        0.000                      0                    1  
level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            19.657        0.000                      0                   41        0.101        0.000                      0                    1  
clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       clk_sck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         5.263        0.000                      0                    4        7.293        0.000                      0                    4  
clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                   19.537        0.000                      0                   23                                                                        
level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                               level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                   71.579        0.000                      0                   19        0.546        0.000                      0                   19  
clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      19.525        0.000                      0                   20                                                                        
level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      78.291        0.000                      0                   10        0.426        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ----------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   --------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      17.863        0.000                      0                  218        0.162        0.000                      0                  218  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1.068        0.000                      0                  582        0.148        0.000                      0                  582  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               18.015        0.000                      0                  432        0.130        0.000                      0                  432  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            io_clk_pcie_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               io_clk_pcie_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     8.669        0.000                      0                  127        0.166        0.000                      0                  127  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            io_clk_pcie_01                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               io_clk_pcie_01                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     8.435        0.000                      0                  127        0.168        0.000                      0                  127  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                           level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                                48.990        0.000                      0                    1       50.072        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                      78.792        0.000                      0                  107        0.140        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                     level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                           1.206        0.000                      0                   29        0.145        0.000                      0                   29  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        4.110        0.000                      0                   18        0.226        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        3.529        0.000                      0                   18        0.507        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        4.330        0.000                      0                   18        0.176        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        4.130        0.000                      0                   18        0.177        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                       level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                             0.250        0.000                      0                  767        0.130        0.000                      0                  767  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          4.332        0.000                      0                   18        0.173        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          4.221        0.000                      0                   18        0.164        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          4.117        0.000                      0                   18        0.171        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O    level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O          4.282        0.000                      0                   18        0.176        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         79.133        0.000                      0                  107        0.135        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1.304        0.000                      0                  109        0.160        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { io_clk_ddr_00_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { level0_i/ulp/ddrmem_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_freerun_00
  To Clock:  io_clk_freerun_00

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_freerun_00
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_freerun_00_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clk_wiz_0_0
  To Clock:  clk_out1_bd_aabe_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_aabe_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_pcie_00
  To Clock:  io_clk_pcie_00

Setup :            0  Failing Endpoints,  Worst Slack        6.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_pcie_00
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_pcie_00_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_7
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[1]_6
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[1]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[1]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_2
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_pcie_01
  To Clock:  io_clk_pcie_01

Setup :            0  Failing Endpoints,  Worst Slack        6.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_pcie_01
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_pcie_01_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_6
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[1]_5
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[1]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[1]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[2]_1
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[2]_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       46.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31
  To Clock:  bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        2.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1
  To Clock:  bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_pcie_0_1
  To Clock:  clk_out1_bd_aabe_clkwiz_pcie_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_aabe_clkwiz_pcie_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_kernel2_0_1
  To Clock:  clk_out1_bd_aabe_clkwiz_kernel2_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_aabe_clkwiz_kernel2_0_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1
  To Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1

Setup :          158  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -5.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_5/CLK
                            (rising edge-triggered cell URAM288 clocked by clk_out1_bd_aabe_clkwiz_kernel_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_aabe_clkwiz_kernel_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_bd_aabe_clkwiz_kernel_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_bd_aabe_clkwiz_kernel_0_1 rise@3.333ns - clk_out1_bd_aabe_clkwiz_kernel_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 2.735ns (81.133%)  route 0.636ns (18.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.180ns = ( 14.513 - 3.333 ) 
    Source Clock Delay      (SCD):    10.760ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.415ns (routing 2.373ns, distribution 2.042ns)
  Clock Net Delay (Destination): 4.101ns (routing 2.175ns, distribution 1.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_aabe_clkwiz_kernel_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.150     0.150    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.280 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=103001, routed)      4.024     4.304    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clk_in1
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     4.451 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     4.829    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clk_out1_bd_aabe_clkwiz_pcie_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.873 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clkout1_buf/O
                         net (fo=2, routed)           1.183     6.056    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.953 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.348     6.301    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/lopt
    BUFGCE_X0Y7          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.345 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/BUFGCE_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=25412, routed)       4.415    10.760    boundary       level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    URAM288_X0Y33        URAM288                                      r  reconfigurable level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_5/CLK
  -------------------------------------------------------------------    ----------------------------------
    URAM288_X0Y33        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[67])
                                                      2.735    13.495 r  reconfigurable level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_5/DOUT_B[67]
                         net (fo=2, routed)           0.636    14.131    reconfigurable level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[427]
    SLICE_X20Y307        FDRE                                         r  reconfigurable level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[427]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_aabe_clkwiz_kernel_0_1 rise edge)
                                                      3.333     3.333 r                 
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     3.333 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.133     3.466    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.580 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=103001, routed)      3.697     7.277    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clk_in1
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     7.892 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     8.224    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clk_out1_bd_aabe_clkwiz_pcie_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.263 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clkout1_buf/O
                         net (fo=2, routed)           1.064     9.327    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    10.066 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.307    10.373    static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/lopt
    BUFGCE_X0Y7          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.412 r  static         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/BUFGCE_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=25412, routed)       4.101    14.513    boundary       level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y307        FDRE                                         r  reconfigurable level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[427]/C
                         clock pessimism             -0.451    14.062                     
                         clock uncertainty           -0.059    14.003                     
    SLICE_X20Y307        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    14.047    reconfigurable   level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[427]
  -------------------------------------------------------------------
                         required time                         14.047                     
                         arrival time                         -14.131                     
  -------------------------------------------------------------------
                         slack                                 -0.084                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_aabe_clkwiz_kernel_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_scheduler_0_1
  To Clock:  clk_out1_bd_aabe_clkwiz_scheduler_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_aabe_clkwiz_scheduler_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_scheduler/inst/plle4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_aabe_clkwiz_sysclks_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_sysclks/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       66.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       77.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      158.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
Waveform(ns):       { 80.000 160.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       76.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      998.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.532ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  clk_out1_bd_aabe_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       59.334ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clk_wiz_0_0
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.332ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.207ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_aabe_clkwiz_scheduler_0_1
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.590ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.862ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  clk_out1_bd_aabe_clkwiz_scheduler_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.566ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.383ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.495ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sck
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  clk_sck

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       19.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       71.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       19.525ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       78.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_aabe_clk_wiz_0_0
  To Clock:  clk_out1_bd_aabe_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1
  To Clock:  clk_out1_bd_aabe_clkwiz_kernel_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1
  To Clock:  clk_out2_bd_aabe_clkwiz_sysclks_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_clk_pcie_00
  To Clock:  io_clk_pcie_00

Setup :            0  Failing Endpoints,  Worst Slack        8.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_clk_pcie_01
  To Clock:  io_clk_pcie_01

Setup :            0  Failing Endpoints,  Worst Slack        8.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       48.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       78.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        4.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       79.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


