#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000273a6f6cda0 .scope module, "lab8tb" "lab8tb" 2 15;
 .timescale -12 -12;
v00000273a6fbe9c0_0 .net "ansX", 7 0, v00000273a6f6cf30_0;  1 drivers
v00000273a6fbe100_0 .net "ansY", 7 0, v00000273a6ef2c00_0;  1 drivers
v00000273a6fbe240_0 .var/i "charcount", 31 0;
v00000273a6fbea60_0 .var "clk", 0 0;
v00000273a6fbe420_0 .var "correct", 8 0;
v00000273a6fbeb00_0 .var/i "cycle", 31 0;
v00000273a6fbe2e0_0 .var "dataX", 7 0;
v00000273a6fbeba0_0 .var "dataY", 7 0;
v00000273a6fbee20 .array "datx", 18 0, 6 0;
v00000273a6fbece0 .array "daty", 18 0, 6 0;
v00000273a6fbed80_0 .var "fail", 0 0;
v00000273a6fbeec0_0 .var/i "fd", 31 0;
v00000273a6fbec40_0 .var "getdata", 0 0;
v00000273a6fbe1a0_0 .var "give_valid", 0 0;
v00000273a6fbe560 .array "goldx", 18 0, 6 0;
v00000273a6fbef60 .array "goldy", 18 0, 6 0;
v00000273a6fbe380_0 .var/i "i", 31 0;
v00000273a6fbe4c0_0 .var "inout_flag", 2 0;
v00000273a6fbe6a0_0 .var "line", 99 0;
v00000273a6fbf9d0_0 .var "loop", 3 0;
v00000273a6fbf750_0 .var/i "loop_gold", 31 0;
v00000273a6fbfed0_0 .var/i "loop_in", 31 0;
v00000273a6fc08d0_0 .net "out_valid", 0 0, v00000273a6fbe060_0;  1 drivers
v00000273a6fbf1b0_0 .var "reset", 0 0;
v00000273a6fbf7f0_0 .var "state", 3 0;
v00000273a6fbfa70_0 .var "testset", 3 0;
E_00000273a6f1ac50 .event negedge, v00000273a6edb840_0;
E_00000273a6f1b0d0 .event posedge, v00000273a6edb840_0;
S_00000273a6f3ea00 .scope module, "xa" "lab8" 2 53, 3 9 0, S_00000273a6f6cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "give_valid";
    .port_info 3 /INPUT 8 "dataX";
    .port_info 4 /INPUT 8 "dataY";
    .port_info 5 /OUTPUT 8 "ansX";
    .port_info 6 /OUTPUT 8 "ansY";
    .port_info 7 /OUTPUT 1 "out_valid";
v00000273a6f6cf30_0 .var "ansX", 7 0;
v00000273a6ef2c00_0 .var "ansY", 7 0;
v00000273a6edb840_0 .net "clk", 0 0, v00000273a6fbea60_0;  1 drivers
v00000273a6edbbc0 .array "count", 5 0, 3 0;
v00000273a6edbc60_0 .net "dataX", 7 0, v00000273a6fbe2e0_0;  1 drivers
v00000273a6f3eb90_0 .net "dataY", 7 0, v00000273a6fbeba0_0;  1 drivers
v00000273a6f3ec30_0 .net "give_valid", 0 0, v00000273a6fbe1a0_0;  1 drivers
v00000273a6f3ecd0_0 .var/i "i", 31 0;
v00000273a6f3ed70 .array "inX", 5 0, 7 0;
v00000273a6f3ee10 .array "inY", 5 0, 7 0;
v00000273a6ef2550_0 .var "ix", 7 0;
v00000273a6ef25f0_0 .var "jx", 7 0;
v00000273a6ef2690_0 .var "kx", 7 0;
v00000273a6fbe740 .array "negcount", 5 0, 7 0;
v00000273a6fbe060_0 .var "out_valid", 0 0;
v00000273a6fbe7e0_0 .net "reset", 0 0, v00000273a6fbf1b0_0;  1 drivers
v00000273a6fbe880_0 .var "state", 3 0;
v00000273a6fbe600 .array/s "tempX", 5 0, 7 0;
v00000273a6fbe920 .array/s "tempY", 5 0, 7 0;
E_00000273a6f1ae90 .event posedge, v00000273a6fbe7e0_0, v00000273a6edb840_0;
    .scope S_00000273a6f3ea00;
T_0 ;
    %vpi_call 3 33 "$dumpfile", "Lab.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000273a6f6cda0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000273a6f3ecd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000273a6f3ed70, v00000273a6f3ecd0_0 >, &A<v00000273a6f3ee10, v00000273a6f3ecd0_0 >, &A<v00000273a6fbe600, v00000273a6f3ecd0_0 >, &A<v00000273a6fbe920, v00000273a6f3ecd0_0 >, &A<v00000273a6edbbc0, v00000273a6f3ecd0_0 > {0 0 0};
    %load/vec4 v00000273a6f3ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000273a6f3ea00;
T_1 ;
    %wait E_00000273a6f1ae90;
    %load/vec4 v00000273a6fbe7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000273a6f3ecd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ed70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ee10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 4;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6edbbc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe740, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef25f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2690_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000273a6fbe880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
T_1.11 ;
    %load/vec4 v00000273a6f3ecd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.12, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ed70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ee10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 4;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6edbbc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe740, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
    %jmp T_1.11;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef25f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2690_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %load/vec4 v00000273a6ef2550_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v00000273a6f3ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v00000273a6edbc60_0;
    %ix/getv 3, v00000273a6ef2550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ed70, 0, 4;
    %load/vec4 v00000273a6f3eb90_0;
    %ix/getv 3, v00000273a6ef2550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ee10, 0, 4;
    %load/vec4 v00000273a6ef2550_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000273a6ef2550_0, 0;
T_1.15 ;
T_1.14 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ed70, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273a6f3ee10, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %load/vec4 v00000273a6ef25f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %load/vec4 v00000273a6ef2690_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v00000273a6ef2690_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000273a6ef2690_0, 0;
T_1.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef25f0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v00000273a6ef25f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000273a6ef25f0_0, 0;
T_1.18 ;
    %ix/getv 4, v00000273a6ef2690_0;
    %load/vec4a v00000273a6fbe600, 4;
    %pad/s 32;
    %ix/getv 4, v00000273a6ef25f0_0;
    %load/vec4a v00000273a6fbe920, 4;
    %pad/s 32;
    %mul;
    %ix/getv 4, v00000273a6ef25f0_0;
    %load/vec4a v00000273a6fbe600, 4;
    %pad/s 32;
    %ix/getv 4, v00000273a6ef2690_0;
    %load/vec4a v00000273a6fbe920, 4;
    %pad/s 32;
    %mul;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.21, 5;
    %ix/getv 4, v00000273a6ef2690_0;
    %load/vec4a v00000273a6fbe740, 4;
    %addi 1, 0, 8;
    %ix/getv 3, v00000273a6ef2690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe740, 0, 4;
T_1.21 ;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
T_1.23 ;
    %load/vec4 v00000273a6f3ecd0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.24, 5;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe740, 4;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe740, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.25, 8;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe600, 4;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe600, 4;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe740, 4;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe740, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.27, 8;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe600, 4;
    %jmp/1 T_1.28, 8;
T_1.27 ; End of true expr.
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe600, 4;
    %jmp/0 T_1.28, 8;
 ; End of false expr.
    %blend;
T_1.28;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe740, 4;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe740, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.29, 8;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe920, 4;
    %jmp/1 T_1.30, 8;
T_1.29 ; End of true expr.
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe920, 4;
    %jmp/0 T_1.30, 8;
 ; End of false expr.
    %blend;
T_1.30;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe740, 4;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe740, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.31, 8;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe920, 4;
    %jmp/1 T_1.32, 8;
T_1.31 ; End of true expr.
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000273a6fbe920, 4;
    %jmp/0 T_1.32, 8;
 ; End of false expr.
    %blend;
T_1.32;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6f3ecd0_0, 0, 32;
    %jmp T_1.23;
T_1.24 ;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000273a6fbe060_0, 0;
    %load/vec4 v00000273a6f3ecd0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000273a6fbe880_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v00000273a6fbe060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ed70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6f3ee10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe920, 0, 4;
    %load/vec4 v00000273a6f3ecd0_0;
    %pad/s 4;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6edbbc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000273a6f3ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273a6fbe740, 0, 4;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe600, 4;
    %assign/vec4 v00000273a6f6cf30_0, 0;
    %ix/getv/s 4, v00000273a6f3ecd0_0;
    %load/vec4a v00000273a6fbe920, 4;
    %assign/vec4 v00000273a6ef2c00_0, 0;
    %load/vec4 v00000273a6f3ecd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000273a6f3ecd0_0, 0;
T_1.35 ;
T_1.34 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef25f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000273a6ef2690_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000273a6f6cda0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbf1b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbeb00_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000273a6f6cda0;
T_3 ;
    %delay 25, 0;
    %load/vec4 v00000273a6fbea60_0;
    %inv;
    %store/vec4 v00000273a6fbea60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000273a6f6cda0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbe380_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000273a6fbe380_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000273a6fbee20, v00000273a6fbe380_0 >, &A<v00000273a6fbece0, v00000273a6fbe380_0 >, &A<v00000273a6fbe560, v00000273a6fbe380_0 >, &A<v00000273a6fbef60, v00000273a6fbe380_0 > {0 0 0};
    %load/vec4 v00000273a6fbe380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbe380_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000273a6f6cda0;
T_5 ;
    %vpi_call 2 72 "$display", "----------------------" {0 0 0};
    %vpi_call 2 73 "$display", "-- Simulation Start --" {0 0 0};
    %vpi_call 2 74 "$display", "----------------------" {0 0 0};
    %wait E_00000273a6f1b0d0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273a6fbf1b0_0, 0, 1;
    %delay 100, 0;
    %wait E_00000273a6f1b0d0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbf1b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000273a6f6cda0;
T_6 ;
    %wait E_00000273a6f1b0d0;
    %load/vec4 v00000273a6fbeb00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbeb00_0, 0, 32;
    %load/vec4 v00000273a6fbeb00_0;
    %cmpi/s 1000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.0, 5;
    %vpi_call 2 84 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 85 "$display", "-- Failed waiting valid signal, Simulation STOP --" {0 0 0};
    %vpi_call 2 86 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000273a6f6cda0;
T_7 ;
    %vpi_func 2 92 "$fopen" 32, "data.dat", "r" {0 0 0};
    %store/vec4 v00000273a6fbeec0_0, 0, 32;
    %load/vec4 v00000273a6fbeec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 94 "$display", "pattern handle null" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_func 2 97 "$feof" 32, v00000273a6fbeec0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbfed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbf750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273a6fbec40_0, 0, 1;
    %vpi_func 2 101 "$fgets" 32, v00000273a6fbe6a0_0, v00000273a6fbeec0_0 {0 0 0};
    %store/vec4 v00000273a6fbe240_0, 0, 32;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000273a6fbe240_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v00000273a6fbec40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_7.5, 8;
    %load/vec4 v00000273a6fbe6a0_0;
    %cmpi/e 1701733386, 0, 100;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbec40_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000273a6fbe6a0_0;
    %pushi/vec4 3537690858, 0, 85;
    %concati/vec4 29706, 0, 15;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000273a6fbe4c0_0, 0, 3;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000273a6fbe6a0_0;
    %pushi/vec4 3739936992, 0, 77;
    %concati/vec4 7697418, 0, 23;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000273a6fbe4c0_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v00000273a6fbe4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %vpi_func 2 108 "$sscanf" 32, v00000273a6fbe6a0_0, "%d %d", &A<v00000273a6fbee20, v00000273a6fbfed0_0 >, &A<v00000273a6fbece0, v00000273a6fbfed0_0 > {0 0 0};
    %store/vec4 v00000273a6fbe240_0, 0, 32;
    %load/vec4 v00000273a6fbfed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbfed0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v00000273a6fbe4c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 2 114 "$sscanf" 32, v00000273a6fbe6a0_0, "%d %d", &A<v00000273a6fbe560, v00000273a6fbf750_0 >, &A<v00000273a6fbef60, v00000273a6fbf750_0 > {0 0 0};
    %store/vec4 v00000273a6fbe240_0, 0, 32;
    %load/vec4 v00000273a6fbf750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbf750_0, 0, 32;
T_7.14 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
    %vpi_func 2 118 "$fgets" 32, v00000273a6fbe6a0_0, v00000273a6fbeec0_0 {0 0 0};
    %store/vec4 v00000273a6fbe240_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 120 "$fclose", v00000273a6fbeec0_0 {0 0 0};
T_7.2 ;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_00000273a6f6cda0;
T_8 ;
    %wait E_00000273a6f1ac50;
    %load/vec4 v00000273a6fbf1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbed80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbf1b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbfed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273a6fbf750_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000273a6fbe420_0, 0, 9;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000273a6fbfa70_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000273a6fbf7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbed80_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000273a6fbf7f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v00000273a6fbf9d0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.7, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000273a6fbf7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273a6fbe1a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273a6fbe1a0_0, 0, 1;
    %ix/getv/s 4, v00000273a6fbfed0_0;
    %load/vec4a v00000273a6fbee20, 4;
    %pad/u 8;
    %store/vec4 v00000273a6fbe2e0_0, 0, 8;
    %ix/getv/s 4, v00000273a6fbfed0_0;
    %load/vec4a v00000273a6fbece0, 4;
    %pad/u 8;
    %store/vec4 v00000273a6fbeba0_0, 0, 8;
    %load/vec4 v00000273a6fbf9d0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %load/vec4 v00000273a6fbfed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbfed0_0, 0, 32;
T_8.8 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000273a6fc08d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %vpi_call 2 163 "$display", "cycle %d", v00000273a6fbeb00_0 {0 0 0};
    %load/vec4 v00000273a6fbe9c0_0;
    %ix/getv/s 4, v00000273a6fbf750_0;
    %load/vec4a v00000273a6fbe560, 4;
    %pad/u 8;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v00000273a6fbe100_0;
    %ix/getv/s 4, v00000273a6fbf750_0;
    %load/vec4a v00000273a6fbef60, 4;
    %pad/u 8;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_8.11, 4;
    %vpi_call 2 166 "$display", "Set %d, expect (%d, %d), but get (%d, %d).", v00000273a6fbfa70_0, &A<v00000273a6fbe560, v00000273a6fbf750_0 >, &A<v00000273a6fbef60, v00000273a6fbf750_0 >, v00000273a6fbe9c0_0, v00000273a6fbe100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273a6fbed80_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v00000273a6fbe9c0_0;
    %ix/getv/s 4, v00000273a6fbf750_0;
    %load/vec4a v00000273a6fbe560, 4;
    %pad/u 8;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v00000273a6fbe100_0;
    %ix/getv/s 4, v00000273a6fbf750_0;
    %load/vec4a v00000273a6fbef60, 4;
    %pad/u 8;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_8.13, 4;
    %vpi_call 2 171 "$display", "Set %d, expect (%d, %d), get (%d, %d) correctly.", v00000273a6fbfa70_0, &A<v00000273a6fbe560, v00000273a6fbf750_0 >, &A<v00000273a6fbef60, v00000273a6fbf750_0 >, v00000273a6fbe9c0_0, v00000273a6fbe100_0 {0 0 0};
    %load/vec4 v00000273a6fbe420_0;
    %addi 1, 0, 9;
    %store/vec4 v00000273a6fbe420_0, 0, 9;
T_8.13 ;
T_8.12 ;
    %load/vec4 v00000273a6fbf9d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %load/vec4 v00000273a6fbfa70_0;
    %addi 1, 0, 4;
    %store/vec4 v00000273a6fbfa70_0, 0, 4;
    %load/vec4 v00000273a6fbfa70_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.17, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273a6fbf7f0_0, 0, 4;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000273a6fbf7f0_0, 0, 4;
T_8.18 ;
T_8.15 ;
    %load/vec4 v00000273a6fbf9d0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000273a6fbf9d0_0, 0, 4;
    %load/vec4 v00000273a6fbf750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273a6fbf750_0, 0, 32;
T_8.9 ;
    %jmp T_8.6;
T_8.5 ;
    %vpi_call 2 188 "$display", "-------------------------------------------------" {0 0 0};
    %load/vec4 v00000273a6fbed80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000273a6fbe420_0;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %vpi_call 2 190 "$display", "--    Simulation finish,  ALL PASS             --" {0 0 0};
    %jmp T_8.20;
T_8.19 ;
    %vpi_call 2 192 "$display", "--    Simulation Failed.                       --" {0 0 0};
T_8.20 ;
    %vpi_call 2 193 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab8_tb.v";
    "./lab8.v";
