{
  "design": {
    "design_info": {
      "boundary_crc": "0xB36CF05653110DF0",
      "device": "xc7vx485tffg1157-1",
      "gen_directory": "../../../../project_XADC_v2018_4.gen/sources_1/bd/CLOCKS",
      "name": "CLOCKS",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "pll_clk": ""
    },
    "ports": {
      "clk_192MHz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/pll_clk_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "191666666"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_52MHz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/pll_clk_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "52272727"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_576MHz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/pll_clk_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "575000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_in_36MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "CLOCKS_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "locked": {
        "direction": "O"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "pll_clk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "CLOCKS_clk_wiz_0_0",
        "xci_path": "ip\\CLOCKS_clk_wiz_0_0\\CLOCKS_clk_wiz_0_0.xci",
        "inst_hier_path": "pll_clk",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "105.275"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "158.301"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "576"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "126.362"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "158.301"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "192"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "161.572"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "158.301"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "52"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_576MHz"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_192MHz"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_52MHz"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "23"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "22"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIMITIVE": {
            "value": "PLL"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_in_36MHz",
          "pll_clk/clk_in1"
        ]
      },
      "clk_wiz_0_clk_192MHz": {
        "ports": [
          "pll_clk/clk_192MHz",
          "clk_192MHz"
        ]
      },
      "clk_wiz_0_clk_52MHz": {
        "ports": [
          "pll_clk/clk_52MHz",
          "clk_52MHz"
        ]
      },
      "clk_wiz_0_clk_576MHz": {
        "ports": [
          "pll_clk/clk_576MHz",
          "clk_576MHz"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "pll_clk/locked",
          "locked"
        ]
      },
      "reset_0_1": {
        "ports": [
          "rst",
          "pll_clk/reset"
        ]
      }
    }
  }
}