Just some files to generate tests to test the Verilog semantics against Verilog simulators
