{"kind":"symbol","sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","text":"VariableReference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableReference","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","text":"VariableAssignment","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","kind":"typeIdentifier"},{"text":")","kind":"text"}]}]},{"kind":"parameters","parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The left-hand side signal to map.","type":"text"}]}],"name":"lhs"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The right-hand side signal to map.","type":"text"}]}],"name":"rhs"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap\/init(lhs:rhs:)"},"metadata":{"roleHeading":"Initializer","modules":[{"name":"VHDLParsing"}],"role":"symbol","title":"init(lhs:rhs:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableReference","preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableAssignment","preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"externalID":"s:11VHDLParsing11VariableMapV3lhs3rhsAcA0B9ReferenceO_AA0B10AssignmentOtcfc","symbolKind":"init"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/variablemap\/init(lhs:rhs:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap"]]},"abstract":[{"text":"Creates a new ","type":"text"},{"code":"VariableMap","type":"codeVoice"},{"text":" from the given ","type":"text"},{"code":"lhs","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"rhs","type":"codeVoice"},{"text":".","type":"text"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableReference":{"navigatorTitle":[{"text":"VariableReference","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variablereference","abstract":[{"text":"A type for defining types of references to a variable.","type":"text"}],"role":"symbol","title":"VariableReference","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"VariableReference","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableReference","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableMap/init(lhs:rhs:)":{"url":"\/documentation\/vhdlparsing\/variablemap\/init(lhs:rhs:)","role":"symbol","type":"topic","kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"type":"codeVoice","code":"VariableMap"},{"text":" from the given ","type":"text"},{"type":"codeVoice","code":"lhs"},{"text":" and ","type":"text"},{"type":"codeVoice","code":"rhs"},{"text":".","type":"text"}],"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","text":"VariableReference"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","text":"VariableAssignment"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap\/init(lhs:rhs:)","title":"init(lhs:rhs:)"},"doc://VHDLParsing/documentation/VHDLParsing/VariableMap":{"url":"\/documentation\/vhdlparsing\/variablemap","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableMap","kind":"identifier"}],"type":"topic","title":"VariableMap","kind":"symbol","navigatorTitle":[{"text":"VariableMap","kind":"identifier"}],"abstract":[{"text":"An operation that maps 2 signals together.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment":{"title":"VariableAssignment","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableAssignment","kind":"identifier"}],"abstract":[{"text":"A variable assignment exists within a port map and is used to assign a port to a variable.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VariableAssignment","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variableassignment","type":"topic"}}}