// Generated by CIRCT firtool-1.99.1
module Demultiplexer(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5
  input  [63:0] io_input,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:45
  input  [3:0]  io_select,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:77
  output [63:0] io_outputs_0,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:110
                io_outputs_1,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:147
                io_outputs_2,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:184
                io_outputs_3,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:221
                io_outputs_4,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:258
                io_outputs_5,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:295
                io_outputs_6,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:332
                io_outputs_7,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:369
                io_outputs_8,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:406
                io_outputs_9,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:443
                io_outputs_10,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:480
                io_outputs_11,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:518
                io_outputs_12,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:556
                io_outputs_13,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:594
                io_outputs_14,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:632
                io_outputs_15	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:670
);

  assign io_outputs_0 = io_select == 4'h0 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :51:12, :53:12
  assign io_outputs_1 = io_select == 4'h1 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :18:17, :55:12, :56:12
  assign io_outputs_2 = io_select == 4'h2 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :17:17, :58:12, :59:12
  assign io_outputs_3 = io_select == 4'h3 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :16:17, :61:12, :62:12
  assign io_outputs_4 = io_select == 4'h4 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :15:17, :64:12, :65:13
  assign io_outputs_5 = io_select == 4'h5 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :14:17, :67:13, :68:13
  assign io_outputs_6 = io_select == 4'h6 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :13:17, :70:13, :71:13
  assign io_outputs_7 = io_select == 4'h7 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :12:17, :73:13, :74:13
  assign io_outputs_8 = io_select == 4'h8 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :11:17, :76:13, :77:13
  assign io_outputs_9 = io_select == 4'h9 ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :10:17, :79:13, :80:13
  assign io_outputs_10 = io_select == 4'hA ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :9:18, :82:13, :83:13
  assign io_outputs_11 = io_select == 4'hB ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :8:18, :85:13, :86:13
  assign io_outputs_12 = io_select == 4'hC ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :7:18, :88:13, :89:13
  assign io_outputs_13 = io_select == 4'hD ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :6:18, :91:13, :92:13
  assign io_outputs_14 = io_select == 4'hE ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :5:18, :94:13, :95:13
  assign io_outputs_15 = (&io_select) ? io_input : 64'h0;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:3:5, :4:18, :97:13, :98:13
endmodule

module DeMux16(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:5
  input         clock,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:31
                reset,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:57
  input  [63:0] io_input,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:85
  input  [3:0]  io_select,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:117
  output [63:0] io_outputs_0,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:150
                io_outputs_1,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:187
                io_outputs_2,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:224
                io_outputs_3,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:261
                io_outputs_4,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:298
                io_outputs_5,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:335
                io_outputs_6,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:372
                io_outputs_7,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:409
                io_outputs_8,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:446
                io_outputs_9,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:483
                io_outputs_10,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:520
                io_outputs_11,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:558
                io_outputs_12,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:596
                io_outputs_13,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:634
                io_outputs_14,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:672
                io_outputs_15	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:101:710
);

  Demultiplexer demux (	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:134:385
    .io_input      (io_input),
    .io_select     (io_select),
    .io_outputs_0  (io_outputs_0),
    .io_outputs_1  (io_outputs_1),
    .io_outputs_2  (io_outputs_2),
    .io_outputs_3  (io_outputs_3),
    .io_outputs_4  (io_outputs_4),
    .io_outputs_5  (io_outputs_5),
    .io_outputs_6  (io_outputs_6),
    .io_outputs_7  (io_outputs_7),
    .io_outputs_8  (io_outputs_8),
    .io_outputs_9  (io_outputs_9),
    .io_outputs_10 (io_outputs_10),
    .io_outputs_11 (io_outputs_11),
    .io_outputs_12 (io_outputs_12),
    .io_outputs_13 (io_outputs_13),
    .io_outputs_14 (io_outputs_14),
    .io_outputs_15 (io_outputs_15)
  );	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/DeMux16.fir.mlir:134:385
endmodule

