Timing Analyzer report for STDP
Thu Jan 27 12:30:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; STDP                                                ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   2.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 99.12 MHz ; 99.12 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -9.089 ; -893.755           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.454 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -3.574 ; -104.830              ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 2.710 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -184.414                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.089 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.478     ;
; -9.088 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.477     ;
; -9.088 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.477     ;
; -9.087 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.476     ;
; -8.776 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.165     ;
; -8.775 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.164     ;
; -8.775 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.164     ;
; -8.774 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 10.163     ;
; -8.647 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.388      ; 10.036     ;
; -8.497 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.886      ;
; -8.496 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.885      ;
; -8.488 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.877      ;
; -8.487 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.876      ;
; -8.486 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.875      ;
; -8.485 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.874      ;
; -8.483 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.872      ;
; -8.482 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.871      ;
; -8.480 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.869      ;
; -8.478 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.867      ;
; -8.462 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.851      ;
; -8.395 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.785      ;
; -8.395 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.785      ;
; -8.394 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.784      ;
; -8.394 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.784      ;
; -8.393 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.783      ;
; -8.393 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.783      ;
; -8.392 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.782      ;
; -8.391 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.781      ;
; -8.391 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.781      ;
; -8.390 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.780      ;
; -8.390 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.780      ;
; -8.390 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.780      ;
; -8.334 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.723      ;
; -8.184 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.573      ;
; -8.183 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.572      ;
; -8.172 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.561      ;
; -8.171 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.560      ;
; -8.170 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.559      ;
; -8.169 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.558      ;
; -8.167 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.556      ;
; -8.166 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.555      ;
; -8.164 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.553      ;
; -8.162 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.551      ;
; -8.149 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.388      ; 9.538      ;
; -8.082 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.472      ;
; -8.082 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.472      ;
; -8.081 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.471      ;
; -8.081 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.471      ;
; -8.080 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.470      ;
; -8.080 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.470      ;
; -8.079 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.469      ;
; -8.078 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.468      ;
; -8.078 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.468      ;
; -8.077 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.389      ; 9.467      ;
; -8.077 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.467      ;
; -8.077 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.389      ; 9.467      ;
; -7.871 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.773      ;
; -7.870 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.772      ;
; -7.870 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.772      ;
; -7.869 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.771      ;
; -7.632 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][10]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.559      ;
; -7.617 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][10]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.544      ;
; -7.616 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][10]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.543      ;
; -7.615 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][10]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.542      ;
; -7.477 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[4]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.404      ;
; -7.477 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[6]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.404      ;
; -7.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][8]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.400      ;
; -7.454 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.356      ;
; -7.453 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.355      ;
; -7.453 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.355      ;
; -7.452 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.354      ;
; -7.445 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.388      ; 8.834      ;
; -7.429 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; -0.099     ; 8.331      ;
; -7.418 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.320      ;
; -7.417 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.319      ;
; -7.417 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.319      ;
; -7.416 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.099     ; 8.318      ;
; -7.357 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][0]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.284      ;
; -7.351 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][0]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.278      ;
; -7.341 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][8]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.267      ;
; -7.341 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][1]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.267      ;
; -7.335 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][0]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.262      ;
; -7.334 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][0]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.261      ;
; -7.333 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][9]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.259      ;
; -7.329 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][5]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.227      ;
; -7.329 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][5]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.227      ;
; -7.328 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][5]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.226      ;
; -7.328 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][5]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.226      ;
; -7.318 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][4]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.245      ;
; -7.317 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][4]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.244      ;
; -7.316 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; weight_cnt:b2v_inst8|memory[0][10]           ; clk          ; clk         ; 1.000        ; -0.074     ; 8.243      ;
; -7.316 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][6]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.243      ;
; -7.315 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][7]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.213      ;
; -7.314 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][6]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.241      ;
; -7.312 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][4]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.239      ;
; -7.311 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][6]            ; clk          ; clk         ; 1.000        ; -0.074     ; 8.238      ;
; -7.310 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][7]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.208      ;
; -7.307 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][7]            ; clk          ; clk         ; 1.000        ; -0.103     ; 8.205      ;
; -7.305 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][1]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.231      ;
; -7.303 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][9]            ; clk          ; clk         ; 1.000        ; -0.075     ; 8.229      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; weight_cnt:b2v_inst8|memory[3][7]    ; weight_cnt:b2v_inst8|memory[3][7]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][6]    ; weight_cnt:b2v_inst8|memory[1][6]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][5]    ; weight_cnt:b2v_inst8|memory[1][5]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][4]    ; weight_cnt:b2v_inst8|memory[1][4]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][6]    ; weight_cnt:b2v_inst8|memory[0][6]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[3][6]    ; weight_cnt:b2v_inst8|memory[3][6]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][6]    ; weight_cnt:b2v_inst8|memory[2][6]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][7]    ; weight_cnt:b2v_inst8|memory[0][7]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][0]    ; weight_cnt:b2v_inst8|memory[1][0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[3][4]    ; weight_cnt:b2v_inst8|memory[3][4]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][5]    ; weight_cnt:b2v_inst8|memory[2][5]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][7]    ; weight_cnt:b2v_inst8|memory[1][7]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][4]    ; weight_cnt:b2v_inst8|memory[0][4]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][5]    ; weight_cnt:b2v_inst8|memory[0][5]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[3][5]    ; weight_cnt:b2v_inst8|memory[3][5]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][7]    ; weight_cnt:b2v_inst8|memory[2][7]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][4]    ; weight_cnt:b2v_inst8|memory[2][4]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[3][10]   ; weight_cnt:b2v_inst8|memory[3][10]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][10]   ; weight_cnt:b2v_inst8|memory[0][10]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][0]    ; weight_cnt:b2v_inst8|memory[2][0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[2][10]   ; weight_cnt:b2v_inst8|memory[2][10]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[3][0]    ; weight_cnt:b2v_inst8|memory[3][0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|memory[1][10]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; weight_cnt:b2v_inst8|memory[0][0]    ; weight_cnt:b2v_inst8|memory[0][0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[2][3]    ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[3][3]    ; weight_cnt:b2v_inst8|memory[3][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[1][8]    ; weight_cnt:b2v_inst8|memory[1][8]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[0][8]    ; weight_cnt:b2v_inst8|memory[0][8]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[0][3]    ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[1][3]    ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[1][2]    ; weight_cnt:b2v_inst8|memory[1][2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[3][2]    ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[2][2]    ; weight_cnt:b2v_inst8|memory[2][2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[0][2]    ; weight_cnt:b2v_inst8|memory[0][2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[1][1]    ; weight_cnt:b2v_inst8|memory[1][1]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[0][1]    ; weight_cnt:b2v_inst8|memory[0][1]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[3][1]    ; weight_cnt:b2v_inst8|memory[3][1]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[2][1]    ; weight_cnt:b2v_inst8|memory[2][1]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[0][9]    ; weight_cnt:b2v_inst8|memory[0][9]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[1][9]    ; weight_cnt:b2v_inst8|memory[1][9]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[3][9]    ; weight_cnt:b2v_inst8|memory[3][9]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[2][9]    ; weight_cnt:b2v_inst8|memory[2][9]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[3][8]    ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; weight_cnt:b2v_inst8|memory[2][8]    ; weight_cnt:b2v_inst8|memory[2][8]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 1.520 ; gate:b2v_post_gate|clock_counter[14] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.811      ;
; 1.534 ; gate:b2v_post_gate|clock_counter[3]  ; gate:b2v_post_gate|clock_counter[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.825      ;
; 1.542 ; gate:b2v_post_gate|clock_counter[24] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.834      ;
; 1.583 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[13] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.874      ;
; 1.587 ; gate:b2v_pre_gate|clock_counter[28]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.099      ; 1.898      ;
; 1.596 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.888      ;
; 1.738 ; gate:b2v_post_gate|clock_counter[19] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.030      ;
; 1.780 ; gate:b2v_post_gate|clock_counter[7]  ; gate:b2v_post_gate|clock_counter[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.071      ;
; 1.828 ; gate:b2v_post_gate|clock_counter[25] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.120      ;
; 1.833 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.125      ;
; 1.834 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[23] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.126      ;
; 1.846 ; gate:b2v_post_gate|clock_counter[4]  ; gate:b2v_post_gate|clock_counter[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.137      ;
; 1.849 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.141      ;
; 1.850 ; gate:b2v_post_gate|clock_counter[5]  ; gate:b2v_post_gate|clock_counter[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.141      ;
; 1.861 ; gate:b2v_post_gate|clock_counter[6]  ; gate:b2v_post_gate|clock_counter[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.152      ;
; 1.863 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.155      ;
; 1.866 ; gate:b2v_post_gate|clock_counter[16] ; gate:b2v_post_gate|clock_counter[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.158      ;
; 1.866 ; gate:b2v_post_gate|clock_counter[20] ; gate:b2v_post_gate|clock_counter[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.158      ;
; 1.868 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.160      ;
; 1.882 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.174      ;
; 1.882 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[1]   ; clk          ; clk         ; 0.000        ; 0.083      ; 2.177      ;
; 1.889 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[7]   ; clk          ; clk         ; 0.000        ; 0.083      ; 2.184      ;
; 1.890 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[9]   ; clk          ; clk         ; 0.000        ; 0.083      ; 2.185      ;
; 1.891 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[0]   ; clk          ; clk         ; 0.000        ; 0.083      ; 2.186      ;
; 1.895 ; gate:b2v_post_gate|clock_counter[17] ; gate:b2v_post_gate|clock_counter[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.187      ;
; 1.896 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[8]   ; clk          ; clk         ; 0.000        ; 0.090      ; 2.198      ;
; 1.897 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[2]   ; clk          ; clk         ; 0.000        ; 0.090      ; 2.199      ;
; 1.937 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.078      ; 2.227      ;
; 1.942 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.233      ;
; 1.943 ; gate:b2v_pre_gate|clock_counter[30]  ; gate:b2v_pre_gate|clock_counter[30]  ; clk          ; clk         ; 0.000        ; 0.099      ; 2.254      ;
; 1.951 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.243      ;
; 1.993 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.295      ;
; 1.994 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.296      ;
; 1.998 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.300      ;
; 2.001 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.303      ;
; 2.002 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.304      ;
; 2.026 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.318      ;
; 2.026 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.318      ;
; 2.027 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[15] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.319      ;
; 2.028 ; gate:b2v_pre_gate|clock_counter[29]  ; gate:b2v_pre_gate|clock_counter[29]  ; clk          ; clk         ; 0.000        ; 0.099      ; 2.339      ;
; 2.033 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.325      ;
; 2.034 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[26] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.326      ;
; 2.036 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.328      ;
; 2.036 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[5]   ; clk          ; clk         ; 0.000        ; 0.083      ; 2.331      ;
; 2.037 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.083      ; 2.332      ;
; 2.037 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.329      ;
; 2.037 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.329      ;
; 2.046 ; gate:b2v_pre_gate|clock_counter[25]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.099      ; 2.357      ;
; 2.054 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.346      ;
; 2.069 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.361      ;
; 2.077 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.369      ;
; 2.086 ; gate:b2v_post_gate|clock_counter[26] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.378      ;
; 2.086 ; gate:b2v_post_gate|clock_counter[8]  ; gate:b2v_post_gate|clock_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 2.378      ;
; 2.088 ; gate:b2v_post_gate|clock_counter[12] ; gate:b2v_post_gate|clock_counter[12] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.380      ;
; 2.094 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.396      ;
; 2.094 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.090      ; 2.396      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                           ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.574 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.963      ;
; -3.574 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.963      ;
; -3.574 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.963      ;
; -3.574 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.963      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.474 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.863      ;
; -3.420 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.809      ;
; -3.420 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.809      ;
; -3.420 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.809      ;
; -3.420 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.809      ;
; -3.258 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.647      ;
; -3.258 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.647      ;
; -3.258 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.647      ;
; -3.258 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.388      ; 4.647      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.220 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.610      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.547      ;
; -3.104 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.493      ;
; -3.104 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.493      ;
; -3.104 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.493      ;
; -3.104 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.388      ; 4.493      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
; -2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.389      ; 4.294      ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                           ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.710 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.489      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.719 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.567      ; 3.498      ;
; 2.858 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.636      ;
; 2.858 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.636      ;
; 2.858 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.636      ;
; 2.858 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.636      ;
; 2.867 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.645      ;
; 2.867 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.645      ;
; 2.867 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.645      ;
; 2.867 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.645      ;
; 2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.682      ;
; 2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.682      ;
; 2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.682      ;
; 2.904 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.682      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.908 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.686      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.917 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.566      ; 3.695      ;
; 2.928 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.706      ;
; 2.928 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.706      ;
; 2.928 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.706      ;
; 2.928 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.566      ; 3.706      ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 108.01 MHz ; 108.01 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -8.258 ; -824.344          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.403 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -3.252 ; -95.588              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 2.407 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -184.414                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.258 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.634      ;
; -8.257 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.633      ;
; -8.256 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.632      ;
; -8.255 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.631      ;
; -7.965 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.341      ;
; -7.964 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.340      ;
; -7.963 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.339      ;
; -7.962 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 9.338      ;
; -7.865 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.241      ;
; -7.864 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.240      ;
; -7.862 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.238      ;
; -7.862 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.238      ;
; -7.860 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.236      ;
; -7.859 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.235      ;
; -7.857 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.233      ;
; -7.854 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.230      ;
; -7.853 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.229      ;
; -7.851 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.227      ;
; -7.841 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.217      ;
; -7.661 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.374      ; 9.037      ;
; -7.593 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.970      ;
; -7.593 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.970      ;
; -7.593 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.970      ;
; -7.592 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.969      ;
; -7.592 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.969      ;
; -7.591 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.968      ;
; -7.590 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.967      ;
; -7.589 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.966      ;
; -7.589 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.966      ;
; -7.589 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.966      ;
; -7.588 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.965      ;
; -7.588 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.965      ;
; -7.572 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.948      ;
; -7.571 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.947      ;
; -7.569 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.945      ;
; -7.569 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.945      ;
; -7.567 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.943      ;
; -7.566 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.942      ;
; -7.564 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.940      ;
; -7.561 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.937      ;
; -7.560 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.936      ;
; -7.558 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.934      ;
; -7.548 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.924      ;
; -7.368 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.374      ; 8.744      ;
; -7.300 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.677      ;
; -7.300 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.677      ;
; -7.300 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.677      ;
; -7.299 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.676      ;
; -7.299 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.676      ;
; -7.298 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.675      ;
; -7.297 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.674      ;
; -7.296 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.673      ;
; -7.296 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.673      ;
; -7.296 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.673      ;
; -7.295 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.375      ; 8.672      ;
; -7.295 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.375      ; 8.672      ;
; -7.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 8.118      ;
; -7.167 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 8.079      ;
; -7.166 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 8.078      ;
; -7.165 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 8.077      ;
; -7.165 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 8.103      ;
; -7.164 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 8.076      ;
; -7.163 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 8.101      ;
; -7.162 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 8.100      ;
; -7.018 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][8]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.954      ;
; -7.012 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[4]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.950      ;
; -7.012 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[6]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.950      ;
; -6.938 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][0]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.876      ;
; -6.911 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][0]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.849      ;
; -6.910 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][0]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.848      ;
; -6.899 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][5]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.810      ;
; -6.898 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][5]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.809      ;
; -6.898 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][5]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.809      ;
; -6.898 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][5]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.809      ;
; -6.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; weight_cnt:b2v_inst8|memory[0][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.825      ;
; -6.884 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][1]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.820      ;
; -6.884 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][8]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.820      ;
; -6.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][0]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.814      ;
; -6.874 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][9]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.810      ;
; -6.872 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; weight_cnt:b2v_inst8|memory[2][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.810      ;
; -6.870 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; weight_cnt:b2v_inst8|memory[3][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.808      ;
; -6.869 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; weight_cnt:b2v_inst8|memory[1][10]           ; clk          ; clk         ; 1.000        ; -0.064     ; 7.807      ;
; -6.863 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][7]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.774      ;
; -6.860 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][4]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.798      ;
; -6.859 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][4]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.797      ;
; -6.858 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][6]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.796      ;
; -6.857 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][7]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.768      ;
; -6.855 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][6]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.793      ;
; -6.855 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][1]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.791      ;
; -6.854 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][7]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.765      ;
; -6.853 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][4]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.791      ;
; -6.853 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][9]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.789      ;
; -6.852 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][6]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.790      ;
; -6.850 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][8]            ; clk          ; clk         ; 1.000        ; -0.066     ; 7.786      ;
; -6.835 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][7]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.746      ;
; -6.832 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][6]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.770      ;
; -6.829 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][4]            ; clk          ; clk         ; 1.000        ; -0.064     ; 7.767      ;
; -6.827 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][3]            ; clk          ; clk         ; 1.000        ; -0.091     ; 7.738      ;
; -6.824 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 7.736      ;
; -6.823 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.090     ; 7.735      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; weight_cnt:b2v_inst8|memory[1][8]    ; weight_cnt:b2v_inst8|memory[1][8]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][6]    ; weight_cnt:b2v_inst8|memory[3][6]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][4]    ; weight_cnt:b2v_inst8|memory[0][4]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][4]    ; weight_cnt:b2v_inst8|memory[3][4]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][4]    ; weight_cnt:b2v_inst8|memory[1][4]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][0]    ; weight_cnt:b2v_inst8|memory[1][0]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][6]    ; weight_cnt:b2v_inst8|memory[0][6]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][6]    ; weight_cnt:b2v_inst8|memory[2][6]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][6]    ; weight_cnt:b2v_inst8|memory[1][6]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][4]    ; weight_cnt:b2v_inst8|memory[2][4]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][1]    ; weight_cnt:b2v_inst8|memory[1][1]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][1]    ; weight_cnt:b2v_inst8|memory[0][1]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][10]   ; weight_cnt:b2v_inst8|memory[3][10]   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][1]    ; weight_cnt:b2v_inst8|memory[3][1]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][10]   ; weight_cnt:b2v_inst8|memory[0][10]   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][1]    ; weight_cnt:b2v_inst8|memory[2][1]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][10]   ; weight_cnt:b2v_inst8|memory[2][10]   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][0]    ; weight_cnt:b2v_inst8|memory[2][0]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|memory[1][10]   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][0]    ; weight_cnt:b2v_inst8|memory[3][0]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][9]    ; weight_cnt:b2v_inst8|memory[0][9]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][0]    ; weight_cnt:b2v_inst8|memory[0][0]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[1][9]    ; weight_cnt:b2v_inst8|memory[1][9]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[3][9]    ; weight_cnt:b2v_inst8|memory[3][9]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][9]    ; weight_cnt:b2v_inst8|memory[2][9]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[2][8]    ; weight_cnt:b2v_inst8|memory[2][8]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; weight_cnt:b2v_inst8|memory[0][8]    ; weight_cnt:b2v_inst8|memory[0][8]    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[0][7]    ; weight_cnt:b2v_inst8|memory[0][7]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[0][5]    ; weight_cnt:b2v_inst8|memory[0][5]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[2][7]    ; weight_cnt:b2v_inst8|memory[2][7]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[3][7]    ; weight_cnt:b2v_inst8|memory[3][7]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[3][3]    ; weight_cnt:b2v_inst8|memory[3][3]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[1][5]    ; weight_cnt:b2v_inst8|memory[1][5]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[1][7]    ; weight_cnt:b2v_inst8|memory[1][7]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[3][5]    ; weight_cnt:b2v_inst8|memory[3][5]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[2][5]    ; weight_cnt:b2v_inst8|memory[2][5]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[2][3]    ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[0][3]    ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[1][3]    ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[1][2]    ; weight_cnt:b2v_inst8|memory[1][2]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[3][2]    ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[2][2]    ; weight_cnt:b2v_inst8|memory[2][2]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[0][2]    ; weight_cnt:b2v_inst8|memory[0][2]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; weight_cnt:b2v_inst8|memory[3][8]    ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 1.359 ; gate:b2v_post_gate|clock_counter[14] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.626      ;
; 1.362 ; gate:b2v_post_gate|clock_counter[3]  ; gate:b2v_post_gate|clock_counter[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.629      ;
; 1.369 ; gate:b2v_post_gate|clock_counter[24] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.635      ;
; 1.403 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.670      ;
; 1.407 ; gate:b2v_pre_gate|clock_counter[28]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.090      ; 1.692      ;
; 1.419 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.685      ;
; 1.553 ; gate:b2v_post_gate|clock_counter[19] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.819      ;
; 1.579 ; gate:b2v_post_gate|clock_counter[7]  ; gate:b2v_post_gate|clock_counter[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.846      ;
; 1.628 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[21] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.894      ;
; 1.629 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[23] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.895      ;
; 1.630 ; gate:b2v_post_gate|clock_counter[25] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.896      ;
; 1.639 ; gate:b2v_post_gate|clock_counter[4]  ; gate:b2v_post_gate|clock_counter[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.906      ;
; 1.641 ; gate:b2v_post_gate|clock_counter[5]  ; gate:b2v_post_gate|clock_counter[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.908      ;
; 1.650 ; gate:b2v_post_gate|clock_counter[6]  ; gate:b2v_post_gate|clock_counter[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.917      ;
; 1.654 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[27] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.920      ;
; 1.661 ; gate:b2v_post_gate|clock_counter[20] ; gate:b2v_post_gate|clock_counter[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.927      ;
; 1.661 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.927      ;
; 1.666 ; gate:b2v_post_gate|clock_counter[16] ; gate:b2v_post_gate|clock_counter[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.932      ;
; 1.670 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.936      ;
; 1.673 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[1]   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.943      ;
; 1.681 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[7]   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.951      ;
; 1.681 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[9]   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.951      ;
; 1.682 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[0]   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.952      ;
; 1.685 ; gate:b2v_post_gate|clock_counter[17] ; gate:b2v_post_gate|clock_counter[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.951      ;
; 1.697 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[8]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.971      ;
; 1.697 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[2]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.971      ;
; 1.704 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.970      ;
; 1.724 ; gate:b2v_pre_gate|clock_counter[30]  ; gate:b2v_pre_gate|clock_counter[30]  ; clk          ; clk         ; 0.000        ; 0.090      ; 2.009      ;
; 1.729 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.993      ;
; 1.744 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 2.011      ;
; 1.772 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.038      ;
; 1.783 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.057      ;
; 1.784 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.058      ;
; 1.788 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.062      ;
; 1.791 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.065      ;
; 1.792 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.066      ;
; 1.799 ; gate:b2v_pre_gate|clock_counter[29]  ; gate:b2v_pre_gate|clock_counter[29]  ; clk          ; clk         ; 0.000        ; 0.090      ; 2.084      ;
; 1.829 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.075      ; 2.099      ;
; 1.829 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[5]   ; clk          ; clk         ; 0.000        ; 0.075      ; 2.099      ;
; 1.850 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.116      ;
; 1.850 ; gate:b2v_post_gate|clock_counter[8]  ; gate:b2v_post_gate|clock_counter[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 2.116      ;
; 1.851 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.117      ;
; 1.852 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.118      ;
; 1.853 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.119      ;
; 1.853 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[15] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.119      ;
; 1.856 ; gate:b2v_post_gate|clock_counter[12] ; gate:b2v_post_gate|clock_counter[12] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.122      ;
; 1.859 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.125      ;
; 1.860 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[26] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.126      ;
; 1.861 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[27] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.127      ;
; 1.862 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.128      ;
; 1.863 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.129      ;
; 1.869 ; gate:b2v_pre_gate|clock_counter[25]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.090      ; 2.154      ;
; 1.876 ; gate:b2v_post_gate|clock_counter[12] ; gate:b2v_post_gate|clock_counter[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 2.143      ;
; 1.880 ; addr_cnt:b2v_addr_cnt|syn_addr[1]    ; weight_cnt:b2v_inst8|memory[0][0]    ; clk          ; clk         ; 0.000        ; 0.077      ; 2.152      ;
; 1.882 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.071      ; 2.148      ;
; 1.892 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.079      ; 2.166      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                            ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.252 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.628      ;
; -3.252 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.628      ;
; -3.252 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.628      ;
; -3.252 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.628      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.180 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.556      ;
; -3.128 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.504      ;
; -3.128 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.504      ;
; -3.128 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.504      ;
; -3.128 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.504      ;
; -2.959 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.335      ;
; -2.959 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.335      ;
; -2.959 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.335      ;
; -2.959 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.374      ; 4.335      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.924 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.301      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.887 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.263      ;
; -2.835 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.211      ;
; -2.835 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.211      ;
; -2.835 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.211      ;
; -2.835 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.374      ; 4.211      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
; -2.631 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.375      ; 4.008      ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                            ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.407 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.137      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.444 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.535      ; 3.174      ;
; 2.535 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.264      ;
; 2.535 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.264      ;
; 2.535 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.264      ;
; 2.535 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.264      ;
; 2.572 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.301      ;
; 2.572 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.301      ;
; 2.572 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.301      ;
; 2.572 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.301      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.582 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.311      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.619 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.534      ; 3.348      ;
; 2.628 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.357      ;
; 2.628 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.357      ;
; 2.628 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.357      ;
; 2.628 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.357      ;
; 2.630 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.359      ;
; 2.630 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.359      ;
; 2.630 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.359      ;
; 2.630 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.534      ; 3.359      ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.462 ; -320.513          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.024 ; -29.141              ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.142 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -135.222                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.462 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.600      ;
; -3.461 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.599      ;
; -3.459 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.597      ;
; -3.459 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.597      ;
; -3.312 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.450      ;
; -3.311 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.449      ;
; -3.309 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.447      ;
; -3.309 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 4.447      ;
; -3.273 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.151      ; 4.411      ;
; -3.261 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.400      ;
; -3.260 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.399      ;
; -3.237 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.376      ;
; -3.213 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.352      ;
; -3.213 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.352      ;
; -3.210 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.349      ;
; -3.210 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.349      ;
; -3.208 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.347      ;
; -3.207 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.346      ;
; -3.204 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.343      ;
; -3.201 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.340      ;
; -3.193 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.333      ;
; -3.193 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.333      ;
; -3.192 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.332      ;
; -3.191 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.331      ;
; -3.191 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.331      ;
; -3.190 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.330      ;
; -3.189 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.329      ;
; -3.188 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.328      ;
; -3.187 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.327      ;
; -3.187 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.327      ;
; -3.187 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.327      ;
; -3.186 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.326      ;
; -3.123 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.151      ; 4.261      ;
; -3.111 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.250      ;
; -3.110 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.249      ;
; -3.087 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.226      ;
; -3.063 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.202      ;
; -3.063 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.202      ;
; -3.060 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.199      ;
; -3.060 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.199      ;
; -3.058 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.197      ;
; -3.057 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.196      ;
; -3.054 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.193      ;
; -3.051 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.152      ; 4.190      ;
; -3.043 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.183      ;
; -3.043 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.183      ;
; -3.042 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.182      ;
; -3.041 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.181      ;
; -3.041 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.181      ;
; -3.040 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.180      ;
; -3.039 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.179      ;
; -3.038 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.178      ;
; -3.037 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.153      ; 4.177      ;
; -3.037 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.177      ;
; -3.037 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.177      ;
; -3.036 ; addr_cnt:b2v_addr_cnt|syn_addr[0]            ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.153      ; 4.176      ;
; -2.900 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.843      ;
; -2.899 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.842      ;
; -2.897 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.840      ;
; -2.897 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.840      ;
; -2.744 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[2][10]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.701      ;
; -2.742 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[3][10]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.699      ;
; -2.741 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][10]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.698      ;
; -2.718 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[0][10]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.675      ;
; -2.711 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; -0.044     ; 3.654      ;
; -2.710 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.653      ;
; -2.709 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.652      ;
; -2.707 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.650      ;
; -2.707 ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.650      ;
; -2.701 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.151      ; 3.839      ;
; -2.699 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.643      ;
; -2.698 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.642      ;
; -2.687 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.630      ;
; -2.686 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.629      ;
; -2.684 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.627      ;
; -2.684 ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.627      ;
; -2.675 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.619      ;
; -2.674 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|memory[1][8]            ; clk          ; clk         ; 1.000        ; -0.032     ; 3.629      ;
; -2.672 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.151      ; 3.810      ;
; -2.651 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.595      ;
; -2.651 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.595      ;
; -2.649 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[4]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.606      ;
; -2.649 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; weight_cnt:b2v_inst8|syn_weight[6]           ; clk          ; clk         ; 1.000        ; -0.030     ; 3.606      ;
; -2.648 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.592      ;
; -2.648 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.592      ;
; -2.646 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.590      ;
; -2.646 ; addr_cnt:b2v_addr_cnt|syn_addr[1]            ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.151      ; 3.784      ;
; -2.645 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.589      ;
; -2.645 ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.588      ;
; -2.644 ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.587      ;
; -2.642 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.586      ;
; -2.642 ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.585      ;
; -2.642 ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; -0.044     ; 3.585      ;
; -2.639 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; -0.043     ; 3.583      ;
; -2.631 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; -0.042     ; 3.576      ;
; -2.631 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; -0.042     ; 3.576      ;
; -2.630 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; -0.042     ; 3.575      ;
; -2.629 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; -0.042     ; 3.574      ;
; -2.629 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; -0.042     ; 3.574      ;
; -2.628 ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; -0.042     ; 3.573      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; weight_cnt:b2v_inst8|memory[0][8]    ; weight_cnt:b2v_inst8|memory[0][8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][7]    ; weight_cnt:b2v_inst8|memory[0][7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][3]    ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][7]    ; weight_cnt:b2v_inst8|memory[2][7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][3]    ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][7]    ; weight_cnt:b2v_inst8|memory[3][7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][8]    ; weight_cnt:b2v_inst8|memory[1][8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][3]    ; weight_cnt:b2v_inst8|memory[3][3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][5]    ; weight_cnt:b2v_inst8|memory[0][5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][7]    ; weight_cnt:b2v_inst8|memory[1][7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][5]    ; weight_cnt:b2v_inst8|memory[1][5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][5]    ; weight_cnt:b2v_inst8|memory[3][5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][5]    ; weight_cnt:b2v_inst8|memory[2][5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][3]    ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][2]    ; weight_cnt:b2v_inst8|memory[1][2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][2]    ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][2]    ; weight_cnt:b2v_inst8|memory[2][2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][2]    ; weight_cnt:b2v_inst8|memory[0][2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][1]    ; weight_cnt:b2v_inst8|memory[1][1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][1]    ; weight_cnt:b2v_inst8|memory[0][1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][1]    ; weight_cnt:b2v_inst8|memory[3][1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][1]    ; weight_cnt:b2v_inst8|memory[2][1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[0][9]    ; weight_cnt:b2v_inst8|memory[0][9]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[1][9]    ; weight_cnt:b2v_inst8|memory[1][9]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][9]    ; weight_cnt:b2v_inst8|memory[3][9]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][9]    ; weight_cnt:b2v_inst8|memory[2][9]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[3][8]    ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; weight_cnt:b2v_inst8|memory[2][8]    ; weight_cnt:b2v_inst8|memory[2][8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[2][6]    ; weight_cnt:b2v_inst8|memory[2][6]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[3][4]    ; weight_cnt:b2v_inst8|memory[3][4]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[3][6]    ; weight_cnt:b2v_inst8|memory[3][6]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[1][6]    ; weight_cnt:b2v_inst8|memory[1][6]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[1][0]    ; weight_cnt:b2v_inst8|memory[1][0]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[0][6]    ; weight_cnt:b2v_inst8|memory[0][6]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[1][4]    ; weight_cnt:b2v_inst8|memory[1][4]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[2][4]    ; weight_cnt:b2v_inst8|memory[2][4]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[0][4]    ; weight_cnt:b2v_inst8|memory[0][4]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[3][10]   ; weight_cnt:b2v_inst8|memory[3][10]   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[0][10]   ; weight_cnt:b2v_inst8|memory[0][10]   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[2][0]    ; weight_cnt:b2v_inst8|memory[2][0]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[2][10]   ; weight_cnt:b2v_inst8|memory[2][10]   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[3][0]    ; weight_cnt:b2v_inst8|memory[3][0]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|memory[1][10]   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; weight_cnt:b2v_inst8|memory[0][0]    ; weight_cnt:b2v_inst8|memory[0][0]    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.597 ; gate:b2v_post_gate|clock_counter[14] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; gate:b2v_post_gate|clock_counter[3]  ; gate:b2v_post_gate|clock_counter[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.720      ;
; 0.605 ; gate:b2v_post_gate|clock_counter[24] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.725      ;
; 0.622 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.742      ;
; 0.624 ; gate:b2v_pre_gate|clock_counter[28]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.752      ;
; 0.629 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.749      ;
; 0.679 ; gate:b2v_post_gate|clock_counter[19] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.799      ;
; 0.705 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.825      ;
; 0.707 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.827      ;
; 0.711 ; gate:b2v_post_gate|clock_counter[4]  ; gate:b2v_post_gate|clock_counter[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.831      ;
; 0.713 ; gate:b2v_post_gate|clock_counter[6]  ; gate:b2v_post_gate|clock_counter[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.833      ;
; 0.714 ; gate:b2v_post_gate|clock_counter[5]  ; gate:b2v_post_gate|clock_counter[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.834      ;
; 0.717 ; gate:b2v_post_gate|clock_counter[7]  ; gate:b2v_post_gate|clock_counter[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.837      ;
; 0.720 ; gate:b2v_post_gate|clock_counter[25] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.840      ;
; 0.729 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.849      ;
; 0.729 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[27] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.849      ;
; 0.730 ; gate:b2v_post_gate|clock_counter[16] ; gate:b2v_post_gate|clock_counter[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.850      ;
; 0.732 ; gate:b2v_post_gate|clock_counter[20] ; gate:b2v_post_gate|clock_counter[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.852      ;
; 0.737 ; gate:b2v_post_gate|clock_counter[23] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.857      ;
; 0.743 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[1]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.867      ;
; 0.748 ; gate:b2v_post_gate|clock_counter[17] ; gate:b2v_post_gate|clock_counter[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.868      ;
; 0.750 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[7]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.874      ;
; 0.750 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[9]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.874      ;
; 0.751 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[0]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.875      ;
; 0.755 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[8]   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.884      ;
; 0.755 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[2]   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.884      ;
; 0.761 ; gate:b2v_post_gate|clock_counter[13] ; gate:b2v_post_gate|clock_counter[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.881      ;
; 0.765 ; gate:b2v_pre_gate|clock_counter[30]  ; gate:b2v_pre_gate|clock_counter[30]  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.893      ;
; 0.772 ; gate:b2v_post_gate|clock_counter[22] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.892      ;
; 0.781 ; weight_cnt:b2v_inst8|memory[1][10]   ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.899      ;
; 0.789 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.918      ;
; 0.790 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.919      ;
; 0.794 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.923      ;
; 0.796 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.925      ;
; 0.798 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.927      ;
; 0.807 ; gate:b2v_pre_gate|clock_counter[29]  ; gate:b2v_pre_gate|clock_counter[29]  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.935      ;
; 0.814 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[5]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.938      ;
; 0.815 ; id_sel:b2v_inst|incr                 ; weight_cnt:b2v_inst8|syn_weight[10]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.939      ;
; 0.817 ; gate:b2v_post_gate|clock_counter[21] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.937      ;
; 0.823 ; gate:b2v_pre_gate|clock_counter[25]  ; gate:b2v_pre_gate|clock_counter[28]  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.951      ;
; 0.828 ; gate:b2v_post_gate|clock_counter[27] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.948      ;
; 0.834 ; gate:b2v_post_gate|clock_counter[18] ; gate:b2v_post_gate|clock_counter[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.954      ;
; 0.836 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[1][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.965      ;
; 0.837 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[0][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.966      ;
; 0.840 ; gate:b2v_post_gate|clock_counter[20] ; gate:b2v_post_gate|clock_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.960      ;
; 0.841 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[3][2]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.970      ;
; 0.842 ; gate:b2v_post_gate|clock_counter[26] ; gate:b2v_post_gate|clock_counter[30] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.962      ;
; 0.843 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[3][8]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.972      ;
; 0.845 ; id_sel:b2v_inst|decr                 ; weight_cnt:b2v_inst8|memory[2][3]    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; gate:b2v_post_gate|clock_counter[8]  ; gate:b2v_post_gate|clock_counter[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.965      ;
; 0.847 ; weight_cnt:b2v_inst8|memory[3][9]    ; weight_cnt:b2v_inst8|syn_weight[9]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.967      ;
; 0.850 ; gate:b2v_post_gate|clock_counter[12] ; gate:b2v_post_gate|clock_counter[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.970      ;
; 0.855 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.975      ;
; 0.855 ; gate:b2v_post_gate|clock_counter[30] ; gate:b2v_post_gate|clock_counter[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.975      ;
; 0.855 ; weight_cnt:b2v_inst8|memory[2][5]    ; weight_cnt:b2v_inst8|syn_weight[5]   ; clk          ; clk         ; 0.000        ; 0.051      ; 0.990      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                            ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.024 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.162      ;
; -1.024 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.162      ;
; -1.024 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.162      ;
; -1.024 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.162      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.975 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.152      ; 2.114      ;
; -0.952 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.151      ; 2.090      ;
; -0.952 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.151      ; 2.090      ;
; -0.952 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.151      ; 2.090      ;
; -0.952 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.151      ; 2.090      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.876 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.153      ; 2.016      ;
; -0.874 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.012      ;
; -0.874 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.012      ;
; -0.874 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.012      ;
; -0.874 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 1.000        ; 0.151      ; 2.012      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.825 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 1.000        ; 0.152      ; 1.964      ;
; -0.802 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 1.000        ; 0.151      ; 1.940      ;
; -0.802 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 1.000        ; 0.151      ; 1.940      ;
; -0.802 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 1.000        ; 0.151      ; 1.940      ;
; -0.802 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 1.000        ; 0.151      ; 1.940      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
; -0.726 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 1.000        ; 0.153      ; 1.866      ;
+--------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                            ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.142 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.458      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[24]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[27]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[10]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[15]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[12]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[6]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[4]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[7]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[9]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[11]          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[8]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.158 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[5]           ; clk          ; clk         ; 0.000        ; 0.232      ; 1.474      ;
; 1.207 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.522      ;
; 1.207 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.522      ;
; 1.207 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.522      ;
; 1.207 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.522      ;
; 1.209 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.524      ;
; 1.209 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.524      ;
; 1.209 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.524      ;
; 1.209 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.524      ;
; 1.223 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[30]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.538      ;
; 1.223 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[25]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.538      ;
; 1.223 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[28]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.538      ;
; 1.223 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[29]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.538      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.225 ; addr_cnt:b2v_addr_cnt|syn_addr[1] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.540      ;
; 1.230 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[2]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.545      ;
; 1.230 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[3]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.545      ;
; 1.230 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[1]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.545      ;
; 1.230 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[0]~_emulated ; clk          ; clk         ; 0.000        ; 0.231      ; 1.545      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[23]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[17]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[14]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[13]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[16]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[21]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[19]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[18]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[20]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[26]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
; 1.241 ; addr_cnt:b2v_addr_cnt|syn_addr[0] ; gate:b2v_pre_gate|clock_counter[22]          ; clk          ; clk         ; 0.000        ; 0.231      ; 1.556      ;
+-------+-----------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.089   ; 0.187 ; -3.574   ; 1.142   ; -3.000              ;
;  clk             ; -9.089   ; 0.187 ; -3.574   ; 1.142   ; -3.000              ;
; Design-wide TNS  ; -893.755 ; 0.0   ; -104.83  ; 0.0     ; -184.414            ;
;  clk             ; -893.755 ; 0.000 ; -104.830 ; 0.000   ; -184.414            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; we             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_addr[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_addr[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syn_weight[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en_addr                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; post_spikes[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; post_spikes[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; post_spikes[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; post_spikes[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; post_spikes[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; we             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; syn_weight[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; syn_weight[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; we             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; syn_weight[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; syn_weight[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; we             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; syn_weight[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; syn_weight[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syn_weight[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 102830   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 102830   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 465      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 465      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 2433  ; 2433 ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; a[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_addr        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; syn_addr[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_addr[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; a[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_addr        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_spikes[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; syn_addr[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_addr[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; syn_weight[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jan 27 12:30:36 2022
Info: Command: quartus_sta STDP -c STDP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'STDP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.089            -893.755 clk 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 clk 
Info (332146): Worst-case recovery slack is -3.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.574            -104.830 clk 
Info (332146): Worst-case removal slack is 2.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.710               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -184.414 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.258            -824.344 clk 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clk 
Info (332146): Worst-case recovery slack is -3.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.252             -95.588 clk 
Info (332146): Worst-case removal slack is 2.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.407               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -184.414 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.462            -320.513 clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk 
Info (332146): Worst-case recovery slack is -1.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.024             -29.141 clk 
Info (332146): Worst-case removal slack is 1.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.142               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -135.222 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Thu Jan 27 12:30:39 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


