{"metadata":{"symbolKind":"property","roleHeading":"Instance Property","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing13IndexedVectorV6valuesSayAA0B5ValueVGvp","title":"values","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"values"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing12IndexedValueV","kind":"typeIdentifier","text":"IndexedValue"},{"kind":"text","text":"]"}],"role":"symbol"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedVector"]]},"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/indexedvector\/values"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedVector\/values","interfaceLanguage":"swift"},"abstract":[{"text":"The values for each index.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"IndexedValue","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue","preciseIdentifier":"s:11VHDLParsing12IndexedValueV","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"references":{"doc://VHDLParsing/documentation/VHDLParsing/IndexedVector/values":{"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedVector\/values","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"IndexedValue","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12IndexedValueV"},{"text":"]","kind":"text"}],"type":"topic","url":"\/documentation\/vhdlparsing\/indexedvector\/values","abstract":[{"text":"The values for each index.","type":"text"}],"role":"symbol","title":"values"},"doc://VHDLParsing/documentation/VHDLParsing/IndexedValue":{"navigatorTitle":[{"kind":"identifier","text":"IndexedValue"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/indexedvalue","abstract":[{"text":"This type represents a value for a specific index in a vector type within ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","title":"IndexedValue","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"IndexedValue"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/IndexedVector":{"title":"IndexedVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedVector","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IndexedVector","kind":"identifier"}],"abstract":[{"text":"A type for representing vector literals that assign specific bit\/logic values to specific indices.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"IndexedVector","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/indexedvector","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}