@book{mehta2021introduction,
  title={Introduction to SystemVerilog},
  author={Mehta, A.B.},
  isbn={9783030713195},
  url={https://books.google.dk/books?id=az83EAAAQBAJ},
  year={2021},
  publisher={Springer International Publishing}
}
@book{bergeron2012writing,
  title={Writing testbenches: functional verification of HDL models},
  author={Bergeron, Janick},
  year={2012},
  publisher={Springer Science \& Business Media}
}
@book{bergeron2000a,
  author = {Bergeron, Janick},
  title = {Writing testbenches : functional verification of HDL models},
  language = {eng},
  format = {book},
  journal = {Writing Testbenches},
  pages = {XXII, 354 S (unknown)},
  year = {2000},
  isbn = {0306476878, 0792377664, 1280201703, 1475783442, 6610201706, 9780306476877, 9780792377665, 9781280201707, 9781475783445, 9786610201709},
  publisher = {Kluwer Academic}
}
@book{salemi2013uvm,
  title={The UVM primer: An introduction to the universal verification methodology},
  author={Salemi, Ray},
  year={2013},
  publisher={Boston Light Press}
}
@book{mehta2018asic,
  title={ASIC/SoC functional design verification},
  author={Mehta, Ashok B},
  journal={A Comprehensive Guide To Technologies and Methodologies},
  year={2018},
  publisher={Springer}
}
@book{bergeron2005verification,
  title={Verification Methodology Manual for SystemVerilog},
  author={Bergeron, J. and Cerny, E. and Hunter, A. and Nightingale, A.},
  isbn={9780387255569},
  lccn={2005051724},
  url={https://books.google.dk/books?id=-bNJAAAAQBAJ},
  year={2005},
  publisher={Springer US}
}