{
    "components": [
        "VGAtopEntity"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "VGAtopEntity.sdc",
            "sha256": "13d4c1aafcc09a84d81d3b60d513cb901384a10e27e5a5a16572a600f15895f3"
        },
        {
            "name": "VGAtopEntity_types.vhdl",
            "sha256": "52ac52d683fa258f1dfd6d9123147d252907f0ee09e302d599ab75eb58e7a338"
        },
        {
            "name": "VGAtopEntity.vhdl",
            "sha256": "6ed8be241c1f68fa39a1a12a8c18e8fa56c19cef2c45fef698af2fc8d1e8b15d"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "d298ee59c9faa81a95d9b62052ed56e76614253143a4e2f4f8d5af4eac1518c9",
    "top_component": {
        "name": "VGAtopEntity",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "XilinxSystem",
                "is_clock": true,
                "name": "clk",
                "type_name": "clk.VGAtopEntity_types.clk_XilinxSystem",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "XilinxSystem",
                "is_clock": false,
                "name": "rst",
                "type_name": "rst.VGAtopEntity_types.rst_XilinxSystem",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "XilinxSystem",
                "is_clock": false,
                "name": "en",
                "type_name": "en.VGAtopEntity_types.en_XilinxSystem",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "sw",
                "type_name": "std_logic_vector(11 downto 0)",
                "width": 12
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "hsync",
                "type_name": "std_logic",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "vsync",
                "type_name": "std_logic",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "rgb",
                "type_name": "std_logic_vector(11 downto 0)",
                "width": 12
            }
        ]
    },
    "version": "unstable"
}