{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729793785877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729793785878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:16:25 2024 " "Processing started: Thu Oct 24 12:16:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729793785878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793785878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793785878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729793786350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729793786350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top " "Found entity 1: uart_fpga_top" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "BCD_to_7Segment.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_to_7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_handshake.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_handshake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handshake " "Found entity 1: uart_handshake" {  } { { "uart_handshake.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_N_bits " "Found entity 1: Counter_N_bits" {  } { { "Counter_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Cell " "Found entity 1: D_FF_Cell" {  } { { "D_FF_Cell.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Manual " "Found entity 1: D_FF_Manual" {  } { { "D_FF_Manual.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_N_bits " "Found entity 1: Comparator_N_bits" {  } { { "Comparator_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Comparator_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N_bits " "Found entity 1: Adder_N_bits" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795494 ""} { "Info" "ISGN_ENTITY_NAME" "2 Full_Adder " "Found entity 2: Full_Adder" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_N_bits " "Found entity 1: Mux2to1_N_bits" {  } { { "Mux2to1_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Mux2to1_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file uart_tx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_pkg (SystemVerilog) " "Found design unit 1: uart_tx_pkg (SystemVerilog)" {  } { { "uart_tx_pkg.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_1 " "Found entity 1: uart_tx_mux_1" {  } { { "uart_tx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_2 " "Found entity 1: uart_tx_mux_2" {  } { { "uart_tx_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_3 " "Found entity 1: uart_tx_mux_3" {  } { { "uart_tx_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_clk_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_clk_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_clk_counter " "Found entity 1: uart_tx_clk_counter" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_bit_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_bit_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_bit_index " "Found entity 1: uart_tx_bit_index" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_4 " "Found entity 1: uart_tx_mux_4" {  } { { "uart_tx_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_5 " "Found entity 1: uart_tx_mux_5" {  } { { "uart_tx_mux_5.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_sync " "Found entity 1: uart_rx_sync" {  } { { "uart_rx_sync.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_1 " "Found entity 1: uart_rx_mux_1" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_machine " "Found entity 1: uart_rx_state_machine" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_2 " "Found entity 1: uart_rx_mux_2" {  } { { "uart_rx_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_3 " "Found entity 1: uart_rx_mux_3" {  } { { "uart_rx_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_state_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_state_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_handler " "Found entity 1: uart_rx_state_handler" {  } { { "uart_rx_state_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_counter " "Found entity 1: uart_rx_counter" {  } { { "uart_rx_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_bit_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_bit_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_bit_handler " "Found entity 1: uart_rx_bit_handler" {  } { { "uart_rx_bit_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_byte_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_byte_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_byte_handler " "Found entity 1: uart_rx_byte_handler" {  } { { "uart_rx_byte_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_dv_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_dv_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_dv_handler " "Found entity 1: uart_rx_dv_handler" {  } { { "uart_rx_dv_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_4 " "Found entity 1: uart_rx_mux_4" {  } { { "uart_rx_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_5 " "Found entity 1: uart_rx_mux_5" {  } { { "uart_rx_mux_5.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_6 " "Found entity 1: uart_rx_mux_6" {  } { { "uart_rx_mux_6.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_7 " "Found entity 1: uart_rx_mux_7" {  } { { "uart_rx_mux_7.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_8 " "Found entity 1: uart_rx_mux_8" {  } { { "uart_rx_mux_8.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_bit_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_bit_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_bit_decoder " "Found entity 1: uart_rx_bit_decoder" {  } { { "uart_rx_bit_decoder.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_9 " "Found entity 1: uart_rx_mux_9" {  } { { "uart_rx_mux_9.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_10 " "Found entity 1: uart_rx_mux_10" {  } { { "uart_rx_mux_10.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_handshake_mux_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_handshake_mux_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handshake_mux_0 " "Found entity 1: uart_handshake_mux_0" {  } { { "uart_handshake_mux_0.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake_mux_0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_0 " "Found entity 1: uart_fpga_top_mux_0" {  } { { "uart_fpga_top_mux_0.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_1 " "Found entity 1: uart_fpga_top_mux_1" {  } { { "uart_fpga_top_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_2 " "Found entity 1: uart_fpga_top_mux_2" {  } { { "uart_fpga_top_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_3 " "Found entity 1: uart_fpga_top_mux_3" {  } { { "uart_fpga_top_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_4 " "Found entity 1: uart_fpga_top_mux_4" {  } { { "uart_fpga_top_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pg1_fac_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pg1_fac_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PG1_FAC_Top " "Found entity 1: PG1_FAC_Top" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_dedos.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_dedos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Dedos " "Found entity 1: Decodificador_Dedos" {  } { { "Decodificador_Dedos.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Decodificador_Dedos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ALU " "Found entity 1: FSM_ALU" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ALU_tb " "Found entity 1: FSM_ALU_tb" {  } { { "FSM_ALU_tb.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator_tb " "Found entity 1: PWM_Generator_tb" {  } { { "PWM_Generator_tb.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/ALU_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_cell_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_cell_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Cell_Enable " "Found entity 1: D_FF_Cell_Enable" {  } { { "D_FF_Cell_Enable.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Cell_Enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793795567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793795567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidades_borrow Timer.sv(53) " "Verilog HDL Implicit Net warning at Timer.sv(53): created implicit net for \"unidades_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decenas_borrow Timer.sv(65) " "Verilog HDL Implicit Net warning at Timer.sv(65): created implicit net for \"decenas_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_count_less_eq uart_tx_clk_counter.sv(60) " "Verilog HDL Implicit Net warning at uart_tx_clk_counter.sv(60): created implicit net for \"is_count_less_eq\"" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_2 uart_rx_mux_1.sv(9) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(9): created implicit net for \"uart_rx_mux_2\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_3 uart_rx_mux_1.sv(12) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(12): created implicit net for \"uart_rx_mux_3\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_4 uart_rx_mux_1.sv(15) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(15): created implicit net for \"uart_rx_mux_4\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_5 uart_rx_mux_1.sv(18) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(18): created implicit net for \"uart_rx_mux_5\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_6 uart_rx_mux_1.sv(21) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(21): created implicit net for \"uart_rx_mux_6\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_7 uart_rx_mux_1.sv(24) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(24): created implicit net for \"uart_rx_mux_7\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_8 uart_rx_mux_1.sv(27) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(27): created implicit net for \"uart_rx_mux_8\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_9 uart_rx_mux_1.sv(30) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(30): created implicit net for \"uart_rx_mux_9\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_op PG1_FAC_Top.sv(74) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(74): created implicit net for \"confirm_op\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultado_UART_4bits PG1_FAC_Top.sv(119) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(119): created implicit net for \"resultado_UART_4bits\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_signal PG1_FAC_Top.sv(141) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(141): created implicit net for \"pwm_signal\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PG1_FAC_Top " "Elaborating entity \"PG1_FAC_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729793795618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual D_FF_Manual:button_sync0_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"D_FF_Manual:button_sync0_ff\"" {  } { { "PG1_FAC_Top.sv" "button_sync0_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Cell D_FF_Manual:button_sync0_ff\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell " "Elaborating entity \"D_FF_Cell\" for hierarchy \"D_FF_Manual:button_sync0_ff\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell\"" {  } { { "D_FF_Manual.sv" "DFF_ARRAY\[0\].dff_cell" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_Dedos Decodificador_Dedos:decodificador " "Elaborating entity \"Decodificador_Dedos\" for hierarchy \"Decodificador_Dedos:decodificador\"" {  } { { "PG1_FAC_Top.sv" "decodificador" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Segment BCD_to_7Segment:bcd_to_7seg " "Elaborating entity \"BCD_to_7Segment\" for hierarchy \"BCD_to_7Segment:bcd_to_7seg\"" {  } { { "PG1_FAC_Top.sv" "bcd_to_7seg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top uart_fpga_top:uart_instance " "Elaborating entity \"uart_fpga_top\" for hierarchy \"uart_fpga_top:uart_instance\"" {  } { { "PG1_FAC_Top.sv" "uart_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_released uart_fpga_top.sv(17) " "Verilog HDL or VHDL warning at uart_fpga_top.sv(17): object \"button_released\" assigned a value but never read" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795637 "|PG1_FAC_Top|uart_fpga_top:uart_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|D_FF_Manual:button_sync0_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|D_FF_Manual:button_sync0_ff\"" {  } { { "uart_fpga_top.sv" "button_sync0_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top_mux_4 uart_fpga_top:uart_instance\|uart_fpga_top_mux_4:received_data_mux " "Elaborating entity \"uart_fpga_top_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_fpga_top_mux_4:received_data_mux\"" {  } { { "uart_fpga_top.sv" "received_data_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|D_FF_Manual:received_data_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|D_FF_Manual:received_data_ff\"" {  } { { "uart_fpga_top.sv" "received_data_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\"" {  } { { "uart_fpga_top.sv" "uart_rx_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_sync uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_sync:uart_rx_sync_inst " "Elaborating entity \"uart_rx_sync\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_sync:uart_rx_sync_inst\"" {  } { { "uart_rx.sv" "uart_rx_sync_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_fsm uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst " "Elaborating entity \"uart_rx_fsm\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\"" {  } { { "uart_rx.sv" "uart_rx_fsm_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_machine uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst " "Elaborating entity \"uart_rx_state_machine\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\"" {  } { { "uart_rx_fsm.sv" "state_machine_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_idle uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_idle\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795652 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_start_bit uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_start_bit\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795652 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_data_bits uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_data_bits\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795652 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_stop_bit uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_stop_bit\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795652 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_cleanup uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_cleanup\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795652 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|Comparator_N_bits:half_bit_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|Comparator_N_bits:half_bit_comparator\"" {  } { { "uart_rx_state_machine.sv" "half_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler " "Elaborating entity \"uart_rx_state_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\"" {  } { { "uart_rx_state_machine.sv" "state_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_6 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_6:mux_000 " "Elaborating entity \"uart_rx_mux_6\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_6:mux_000\"" {  } { { "uart_rx_state_handler.sv" "mux_000" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_7 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_7:mux_final " "Elaborating entity \"uart_rx_mux_7\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_7:mux_final\"" {  } { { "uart_rx_state_handler.sv" "mux_final" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_counter uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter " "Elaborating entity \"uart_rx_counter\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\"" {  } { { "uart_rx_state_machine.sv" "counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_counter.sv(14) " "Verilog HDL assignment warning at uart_rx_counter.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795666 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\"" {  } { { "uart_rx_counter.sv" "increment_adder" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst " "Elaborating entity \"Full_Adder\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst\"" {  } { { "Adder_N_bits.sv" "FULL_ADDER_ARRAY\[0\].full_adder_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|uart_rx_mux_8:next_count_mux " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|uart_rx_mux_8:next_count_mux\"" {  } { { "uart_rx_counter.sv" "next_count_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_bit_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler " "Elaborating entity \"uart_rx_bit_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\"" {  } { { "uart_rx_state_machine.sv" "bit_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_bit_handler.sv(17) " "Verilog HDL assignment warning at uart_rx_bit_handler.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_bit_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795682 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Comparator_N_bits:sm_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Comparator_N_bits:sm_comparator\"" {  } { { "uart_rx_bit_handler.sv" "sm_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Adder_N_bits:bit_index_incrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Adder_N_bits:bit_index_incrementer\"" {  } { { "uart_rx_bit_handler.sv" "bit_index_incrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|uart_rx_mux_8:index_selector " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|uart_rx_mux_8:index_selector\"" {  } { { "uart_rx_bit_handler.sv" "index_selector" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler " "Elaborating entity \"uart_rx_byte_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\"" {  } { { "uart_rx_state_machine.sv" "byte_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_byte_handler.sv(18) " "Verilog HDL assignment warning at uart_rx_byte_handler.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_byte_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795691 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_bit_decoder uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder " "Elaborating entity \"uart_rx_bit_decoder\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\"" {  } { { "uart_rx_byte_handler.sv" "bit_decoder" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\"" {  } { { "uart_rx_bit_decoder.sv" "mask_selector" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low\"" {  } { { "uart_rx_mux_10.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_dv_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_dv_handler:dv_handler " "Elaborating entity \"uart_rx_dv_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_dv_handler:dv_handler\"" {  } { { "uart_rx_state_machine.sv" "dv_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_dv_handler.sv(13) " "Verilog HDL assignment warning at uart_rx_dv_handler.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_dv_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795708 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\"" {  } { { "uart_rx_state_machine.sv" "sm_main_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\"" {  } { { "uart_rx_state_machine.sv" "clock_count_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\"" {  } { { "uart_rx_state_machine.sv" "rx_dv_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low\"" {  } { { "uart_rx_mux_10.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:state_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:state_ff\"" {  } { { "uart_rx_fsm.sv" "state_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:clock_count_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:clock_count_ff\"" {  } { { "uart_rx_fsm.sv" "clock_count_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_1 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_mux_1:uart_rx_mux_1_inst " "Elaborating entity \"uart_rx_mux_1\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_mux_1:uart_rx_mux_1_inst\"" {  } { { "uart_rx.sv" "uart_rx_mux_1_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_handshake uart_fpga_top:uart_instance\|uart_handshake:handshake_inst " "Elaborating entity \"uart_handshake\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\"" {  } { { "uart_fpga_top.sv" "handshake_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\"" {  } { { "uart_handshake.sv" "uart_tx_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_fsm:fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_fsm:fsm\"" {  } { { "uart_tx.sv" "fsm" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 uart_tx_fsm.sv(54) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(54): object \"t2\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795769 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t10 uart_tx_fsm.sv(62) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(62): object \"t10\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795769 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_clk_counter uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter " "Elaborating entity \"uart_tx_clk_counter\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\"" {  } { { "uart_tx.sv" "clk_counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_clk_counter.sv(55) " "Verilog HDL assignment warning at uart_tx_clk_counter.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795774 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count\"" {  } { { "uart_tx_clk_counter.sv" "mux_clock_count" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_5 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable " "Elaborating entity \"uart_tx_mux_5\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\"" {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst\"" {  } { { "uart_tx_mux_5.sv" "mux_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_bit_index uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx " "Elaborating entity \"uart_tx_bit_index\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\"" {  } { { "uart_tx.sv" "bit_idx" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_bit_index.sv(39) " "Verilog HDL assignment warning at uart_tx_bit_index.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793795799 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable\"" {  } { { "uart_tx_bit_index.sv" "mux_bit_enable" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_1 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1 " "Elaborating entity \"uart_tx_mux_1\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1\"" {  } { { "uart_tx.sv" "mux1" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_2 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2 " "Elaborating entity \"uart_tx_mux_2\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2\"" {  } { { "uart_tx.sv" "mux2" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_3 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3 " "Elaborating entity \"uart_tx_mux_3\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3\"" {  } { { "uart_tx.sv" "mux3" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_handshake_mux_0 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_handshake_mux_0:mux_idle_next_state " "Elaborating entity \"uart_handshake_mux_0\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_handshake_mux_0:mux_idle_next_state\"" {  } { { "uart_handshake.sv" "mux_idle_next_state" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_2 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_rx_mux_2:next_handshake_done_mux " "Elaborating entity \"uart_rx_mux_2\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_rx_mux_2:next_handshake_done_mux\"" {  } { { "uart_handshake.sv" "next_handshake_done_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|Comparator_N_bits:rx_data_comp " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|Comparator_N_bits:rx_data_comp\"" {  } { { "uart_handshake.sv" "rx_data_comp" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top_mux_0 uart_fpga_top:uart_instance\|uart_fpga_top_mux_0:leds_mux " "Elaborating entity \"uart_fpga_top_mux_0\" for hierarchy \"uart_fpga_top:uart_instance\|uart_fpga_top_mux_0:leds_mux\"" {  } { { "uart_fpga_top.sv" "leds_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer uart_fpga_top:uart_instance\|Timer:timer_inst " "Elaborating entity \"Timer\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\"" {  } { { "uart_fpga_top.sv" "timer_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz " "Elaborating entity \"Counter_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\"" {  } { { "Timer.sv" "contador_1hz" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg\"" {  } { { "Counter_N_bits.sv" "contador_reg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator\"" {  } { { "Counter_N_bits.sv" "terminal_count_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer\"" {  } { { "Counter_N_bits.sv" "incrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux\"" {  } { { "Counter_N_bits.sv" "enable_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator\"" {  } { { "Timer.sv" "unidades_zero_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter " "Elaborating entity \"BCD_Counter\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\"" {  } { { "Timer.sv" "unidades_counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg\"" {  } { { "BCD_Counter.sv" "contador_reg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer\"" {  } { { "BCD_Counter.sv" "decrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux\"" {  } { { "BCD_Counter.sv" "borrow_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ALU FSM_ALU:fsm_instance " "Elaborating entity \"FSM_ALU\" for hierarchy \"FSM_ALU:fsm_instance\"" {  } { { "PG1_FAC_Top.sv" "fsm_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_state_idle FSM_ALU.sv(23) " "Verilog HDL or VHDL warning at FSM_ALU.sv(23): object \"is_state_idle\" assigned a value but never read" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795985 "|PG1_FAC_Top|FSM_ALU:fsm_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_state_wait_confirm FSM_ALU.sv(23) " "Verilog HDL or VHDL warning at FSM_ALU.sv(23): object \"is_state_wait_confirm\" assigned a value but never read" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729793795985 "|PG1_FAC_Top|FSM_ALU:fsm_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FSM_ALU:fsm_instance\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\"" {  } { { "FSM_ALU.sv" "alu_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793795992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andop.sv 1 1 " "Using design file andop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 andOP " "Found entity 1: andOP" {  } { { "andop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/andop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andOP FSM_ALU:fsm_instance\|ALU:alu_inst\|andOP:and_inst " "Elaborating entity \"andOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|andOP:and_inst\"" {  } { { "alu.sv" "and_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "orop.sv 1 1 " "Using design file orop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 orOP " "Found entity 1: orOP" {  } { { "orop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/orop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orOP FSM_ALU:fsm_instance\|ALU:alu_inst\|orOP:or_inst " "Elaborating entity \"orOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|orOP:or_inst\"" {  } { { "alu.sv" "or_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2a1.sv 1 1 " "Using design file mux2a1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 FSM_ALU:fsm_instance\|ALU:alu_inst\|mux2a1:mux2_inst_1 " "Elaborating entity \"mux2a1\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|mux2a1:mux2_inst_1\"" {  } { { "alu.sv" "mux2_inst_1" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder2bits.sv 1 1 " "Using design file fulladder2bits.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2Bits " "Found entity 1: fulladder2Bits" {  } { { "fulladder2bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladder2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2Bits FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst " "Elaborating entity \"fulladder2Bits\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\"" {  } { { "alu.sv" "fulladder_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladderop.sv 1 1 " "Using design file fulladderop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderOP " "Found entity 1: fulladderOP" {  } { { "fulladderop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladderop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladderOP FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\|fulladderOP:unidades " "Elaborating entity \"fulladderOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\|fulladderOP:unidades\"" {  } { { "fulladder2bits.sv" "unidades" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladder2bits.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8a2.sv 1 1 " "Using design file mux8a2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8a2 " "Found entity 1: mux8a2" {  } { { "mux8a2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/mux8a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729793796071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729793796071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8a2 FSM_ALU:fsm_instance\|ALU:alu_inst\|mux8a2:mux8_inst " "Elaborating entity \"mux8a2\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|mux8a2:mux8_inst\"" {  } { { "alu.sv" "mux8_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generator PWM_Generator:pwm_instance " "Elaborating entity \"PWM_Generator\" for hierarchy \"PWM_Generator:pwm_instance\"" {  } { { "PG1_FAC_Top.sv" "pwm_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793796079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.sv(17) " "Verilog HDL assignment warning at PWM_Generator.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793796080 "|PG1_FAC_Top|PWM_Generator:pwm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.sv(29) " "Verilog HDL assignment warning at PWM_Generator.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793796080 "|PG1_FAC_Top|PWM_Generator:pwm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.sv(30) " "Verilog HDL assignment warning at PWM_Generator.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793796080 "|PG1_FAC_Top|PWM_Generator:pwm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.sv(31) " "Verilog HDL assignment warning at PWM_Generator.sv(31): truncated value with size 32 to match size of target (8)" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793796080 "|PG1_FAC_Top|PWM_Generator:pwm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.sv(33) " "Verilog HDL assignment warning at PWM_Generator.sv(33): truncated value with size 32 to match size of target (8)" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729793796080 "|PG1_FAC_Top|PWM_Generator:pwm_instance"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b full_bit_comparator 32 16 " "Port \"b\" on the entity instantiation of \"full_bit_comparator\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_rx_state_machine.sv" "full_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1729793796205 "|PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b half_bit_comparator 32 16 " "Port \"b\" on the entity instantiation of \"half_bit_comparator\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_rx_state_machine.sv" "half_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1729793796206 "|PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729793797070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[0\] GND " "Pin \"seg_handshake\[0\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_handshake[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[4\] GND " "Pin \"seg_handshake\[4\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_handshake[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[5\] GND " "Pin \"seg_handshake\[5\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_handshake[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_decodificador_dedos\[1\] GND " "Pin \"seg_decodificador_dedos\[1\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_decodificador_dedos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[0\] GND " "Pin \"seg_uart\[0\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[1\] GND " "Pin \"seg_uart\[1\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[2\] GND " "Pin \"seg_uart\[2\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[3\] GND " "Pin \"seg_uart\[3\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[4\] GND " "Pin \"seg_uart\[4\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[5\] GND " "Pin \"seg_uart\[5\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_uart\[6\] VCC " "Pin \"seg_uart\[6\]\" is stuck at VCC" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_uart[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_resultado\[1\] GND " "Pin \"seg_resultado\[1\]\" is stuck at GND" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729793797406 "|PG1_FAC_Top|seg_resultado[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729793797406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729793797485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729793798105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729793798105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729793798168 "|PG1_FAC_Top|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729793798168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729793798170 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729793798170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729793798170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729793798170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729793798206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:16:38 2024 " "Processing ended: Thu Oct 24 12:16:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729793798206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729793798206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729793798206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729793798206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729793799484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729793799485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:16:39 2024 " "Processing started: Thu Oct 24 12:16:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729793799485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729793799485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729793799485 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729793799588 ""}
{ "Info" "0" "" "Project  = SerialCom" {  } {  } 0 0 "Project  = SerialCom" 0 0 "Fitter" 0 0 1729793799589 ""}
{ "Info" "0" "" "Revision = SerialCom" {  } {  } 0 0 "Revision = SerialCom" 0 0 "Fitter" 0 0 1729793799589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729793799712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729793799712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SerialCom 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"SerialCom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729793799720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729793799761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729793799762 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729793800113 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729793800136 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729793800241 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729793809579 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 136 global CLKCTRL_G4 " "clock~inputCLKENA0 with 136 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729793809717 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729793809717 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793809718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729793809722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729793809723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729793809725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729793809726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729793809726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729793809727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SerialCom.sdc " "Synopsys Design Constraints File file not found: 'SerialCom.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729793810462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729793810462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729793810468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729793810468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729793810469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729793810501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729793810502 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729793810502 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "motor_in2 " "Node \"motor_in2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_in2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729793810573 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r_data\[6\] " "Node \"r_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729793810573 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r_data\[7\] " "Node \"r_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729793810573 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "salida_decodificada\[1\] " "Node \"salida_decodificada\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "salida_decodificada\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729793810573 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1729793810573 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793810573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729793815132 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729793815528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793840739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729793865400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729793867330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793867330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729793868968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729793872494 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729793872494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729793875227 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729793875227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793875231 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729793876804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729793876848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729793877339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729793877339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729793877843 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729793880850 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729793881097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/output_files/SerialCom.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/output_files/SerialCom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729793881183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7254 " "Peak virtual memory: 7254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729793881740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:18:01 2024 " "Processing ended: Thu Oct 24 12:18:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729793881740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729793881740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729793881740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729793881740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729793882876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729793882876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:18:02 2024 " "Processing started: Thu Oct 24 12:18:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729793882876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729793882876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729793882876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729793883630 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729793888315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729793888621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:18:08 2024 " "Processing ended: Thu Oct 24 12:18:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729793888621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729793888621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729793888621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729793888621 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729793889321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729793889881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729793889881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:18:09 2024 " "Processing started: Thu Oct 24 12:18:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729793889881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729793889881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SerialCom -c SerialCom " "Command: quartus_sta SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729793889881 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729793889990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729793890554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729793890555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793890598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793890598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SerialCom.sdc " "Synopsys Design Constraints File file not found: 'SerialCom.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729793891077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891078 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729793891080 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793891080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729793891083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793891084 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729793891085 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729793891098 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729793891125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729793891125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.368 " "Worst-case setup slack is -2.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368            -367.380 clock  " "   -2.368            -367.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clock  " "    0.355               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.733 " "Worst-case recovery slack is -0.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733             -32.275 clock  " "   -0.733             -32.275 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clock  " "    0.555               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -110.545 clock  " "   -0.394            -110.545 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793891140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793891140 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729793891151 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793891151 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729793891156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729793891188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729793892066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793892152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729793892161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729793892161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.418 " "Worst-case setup slack is -2.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.418            -370.983 clock  " "   -2.418            -370.983 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793892164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clock  " "    0.332               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793892168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.646 " "Worst-case recovery slack is -0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646             -27.371 clock  " "   -0.646             -27.371 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793892172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.512 " "Worst-case removal slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 clock  " "    0.512               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793892175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -120.078 clock  " "   -0.394            -120.078 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793892178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793892178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729793892187 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793892187 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729793892191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729793892337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729793893060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793893145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729793893148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729793893148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.814 " "Worst-case setup slack is -0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814            -118.169 clock  " "   -0.814            -118.169 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock  " "    0.181               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.037 " "Worst-case recovery slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.214 clock  " "   -0.037              -0.214 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clock  " "    0.293               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -18.256 clock  " "   -0.094             -18.256 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893163 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729793893169 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793893169 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729793893173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793893329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729793893332 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729793893332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.728 " "Worst-case setup slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728             -97.834 clock  " "   -0.728             -97.834 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clock  " "    0.172               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.055 " "Worst-case recovery slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 clock  " "    0.055               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clock  " "    0.266               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -18.160 clock  " "   -0.091             -18.160 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729793893349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729793893349 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729793893358 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729793893358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729793895012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729793895013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5250 " "Peak virtual memory: 5250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729793895071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:18:15 2024 " "Processing ended: Thu Oct 24 12:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729793895071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729793895071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729793895071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729793895071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729793896223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729793896223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:18:16 2024 " "Processing started: Thu Oct 24 12:18:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729793896223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729793896223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729793896223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729793897133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SerialCom.svo C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/simulation/questa/ simulation " "Generated file SerialCom.svo in folder \"C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729793897225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729793897282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:18:17 2024 " "Processing ended: Thu Oct 24 12:18:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729793897282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729793897282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729793897282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729793897282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729793898000 ""}
