{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764463416783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764463416783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 16:43:36 2025 " "Processing started: Sat Nov 29 16:43:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764463416783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463416783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463416784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764463417278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764463417278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764463425689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463425689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764463425691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463425691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764463425693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463425693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764463425735 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 1023 Top.sv(21) " "Verilog HDL warning at Top.sv(21): number of words (8) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764463425740 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(78) " "Verilog HDL assignment warning at Top.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425745 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(84) " "Verilog HDL assignment warning at Top.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425745 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(88) " "Verilog HDL assignment warning at Top.sv(88): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425745 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(92) " "Verilog HDL assignment warning at Top.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425745 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(96) " "Verilog HDL assignment warning at Top.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425745 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(126) " "Verilog HDL assignment warning at Top.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425746 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(132) " "Verilog HDL assignment warning at Top.sv(132): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425746 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(173) " "Verilog HDL assignment warning at Top.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425750 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(176) " "Verilog HDL assignment warning at Top.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425750 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(197) " "Verilog HDL assignment warning at Top.sv(197): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425751 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(199) " "Verilog HDL assignment warning at Top.sv(199): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425751 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(201) " "Verilog HDL assignment warning at Top.sv(201): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425751 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(202) " "Verilog HDL assignment warning at Top.sv(202): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425751 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(205) " "Verilog HDL assignment warning at Top.sv(205): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(207) " "Verilog HDL assignment warning at Top.sv(207): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(208) " "Verilog HDL assignment warning at Top.sv(208): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(211) " "Verilog HDL assignment warning at Top.sv(211): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(213) " "Verilog HDL assignment warning at Top.sv(213): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(223) " "Verilog HDL assignment warning at Top.sv(223): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425752 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(225) " "Verilog HDL assignment warning at Top.sv(225): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425753 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(256) " "Verilog HDL assignment warning at Top.sv(256): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425753 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(258) " "Verilog HDL assignment warning at Top.sv(258): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425753 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(261) " "Verilog HDL assignment warning at Top.sv(261): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425753 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(263) " "Verilog HDL assignment warning at Top.sv(263): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425753 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(265) " "Verilog HDL assignment warning at Top.sv(265): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425754 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(267) " "Verilog HDL assignment warning at Top.sv(267): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425754 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(289) " "Verilog HDL assignment warning at Top.sv(289): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425763 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Top.sv(305) " "Verilog HDL assignment warning at Top.sv(305): truncated value with size 32 to match size of target (2)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764463425763 "|Top"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1764463426525 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM " "RAM logic \"RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "Top.sv" "RAM" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1764463426541 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764463426541 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1764463429320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764463440807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764463447718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764463447718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15913 " "Implemented 15913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764463448411 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764463448411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15896 " "Implemented 15896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764463448411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764463448411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764463448446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 16:44:08 2025 " "Processing ended: Sat Nov 29 16:44:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764463448446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764463448446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764463448446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764463448446 ""}
