// Seed: 2615981142
module module_0 (
    output tri1 id_0
    , id_3,
    input  wand id_1
);
  assign id_3 = 1;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd78,
    parameter id_7  = 32'd64
) (
    output wire id_0,
    input tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri id_6,
    input supply0 _id_7,
    input tri1 id_8,
    output wire id_9,
    output tri1 _id_10,
    input tri0 id_11
);
  assign id_2 = id_6 - id_1;
  logic [id_10 : -1  ==  id_7] id_13;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
