ERROR: [XSIM 43-4316] Can not find file: c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_cc91_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd_wrapper'
