// Seed: 94617891
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_38(
      .id_0(1), .id_1(id_3), .id_2(1'b0), .id_3(id_14), .id_4(id_10)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    id_7 = -1,
    input  wire  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  supply1 id_8 = 1;
  wire id_9;
  assign id_0 = id_5;
  id_10(
      id_7
  );
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_11,
      id_8,
      id_9,
      id_10,
      id_7,
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_8,
      id_7,
      id_7,
      id_11,
      id_9,
      id_11,
      id_10,
      id_9,
      id_9,
      id_11,
      id_11,
      id_8,
      id_11,
      id_9
  );
  assign id_2 = -1 === id_8;
endmodule
