# "1001" Mealy Sequence Detector with 1-bit Overlap â€“ CircuitVerse

## ðŸ§  Project Overview
This project implements a **Mealy-type finite state machine (FSM)** to detect the sequence **"1001"** in a serial input stream. The design uses **JK flip-flops** for state memory and allows **1-bit overlapping**, meaning it can detect overlapping occurrences of the pattern. Built and simulated using [CircuitVerse](https://circuitverse.org), this FSM is suitable for real-time stream pattern detection applications.

## âœ… Key Features
- **Functionality**: Detects the binary sequence `"1001"` using a Mealy FSM model
- **Design Type**: Mealy machine with 1-bit overlap
- **Flip-Flops Used**: JK Flip-Flops for state memory
- **Inputs**:
  - `X` â€“ Serial input stream (1-bit)
  - `CLK` â€“ Clock signal for synchronization
- **Outputs**:
  - `Z` â€“ Output signal that goes HIGH (1) when the sequence is detected

## ðŸ“‚ Files Included
- `1001 Sequence Detector (Mealy Machine).cv` â€“ Raw exported CircuitVerse file
- `1001 Sequence Detector (Mealy Machine).png` â€“ Schematic image of the sequence detector
- `1001 Sequence Detector (Mealy Machine) Waveform.png` â€“ Waveform image of the sequence detector
- `README.md` â€“ Documentation for this module

## ðŸ”— Live Simulation
[Click here to view the project on CircuitVerse](https://circuitverse.org/simulator/edit/1001-sequence-detector-mealy-machine)

## ðŸ›  Tools Used
- [CircuitVerse](https://circuitverse.org) â€“ Open-source digital circuit simulator

---

## ðŸ§© How the Mealy Sequence Detector Works

The Mealy machine outputs `Z = 1` **immediately** when the final input bit of the sequence is received, based on both the current **state** and **input**.

### ðŸ“ FSM State Diagram
States:
- **S0**: Initial state
- **S1**: Detected `1`
- **S2**: Detected `10`
- **S3**: Detected `100`
- **S4**: Detected `1001` â†’ Output = 1

Transitions based on `X` and `Z` with **1-bit overlap**.

---

## ðŸ“Š Example

| Input Stream (`X`) | Output (`Z`) |
|--------------------|--------------|
| 1                  | 0            |
| 0                  | 0            |
| 0                  | 0            |
| 1                  | 1 âœ…         |
| 1                  | 0            |
| 1                  | 0            |
| 1                  | 0            |

> Sequence `"1001"` detected **twice** with **1-bit overlap**.

![1001 Mealy Machine Waveform](1001%20Sequence%20Detector%20%28Mealy%20Machine%29%20Waveform.png)

---

> ðŸ’¡ This project demonstrates how sequential logic and state machines can be implemented using JK flip-flops â€” a foundational concept in digital design and VLSI FSM modeling.