{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 10:39:33 2019 " "Info: Processing started: Sun Dec 08 10:39:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_xuanzeqi -c zjw_xuanzeqi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_xuanzeqi -c zjw_xuanzeqi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_xuanzeqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_xuanzeqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_xuanzeqi-psix " "Info: Found design unit 1: zjw_xuanzeqi-psix" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_xuanzeqi " "Info: Found entity 1: zjw_xuanzeqi" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_xuanzeqi " "Info: Elaborating entity \"zjw_xuanzeqi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A zjw_xuanzeqi.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B zjw_xuanzeqi.vhd(17) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C zjw_xuanzeqi.vhd(19) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(19): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT1 zjw_xuanzeqi.vhd(12) " "Warning (10631): VHDL Process Statement warning at zjw_xuanzeqi.vhd(12): inferring latch(es) for signal or variable \"OUT1\", which holds its previous value in one or more paths through the process" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[0\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[0\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[1\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[1\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[2\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[2\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[3\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[3\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[4\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[4\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[5\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[5\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[6\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[6\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[7\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[7\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[0\]\$latch " "Warning: Latch OUT1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[1\]\$latch " "Warning: Latch OUT1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[2\]\$latch " "Warning: Latch OUT1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[3\]\$latch " "Warning: Latch OUT1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[4\]\$latch " "Warning: Latch OUT1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[5\]\$latch " "Warning: Latch OUT1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[6\]\$latch " "Warning: Latch OUT1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUT1\[7\]\$latch " "Warning: Latch OUT1\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MADD\[1\]" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 10:39:36 2019 " "Info: Processing ended: Sun Dec 08 10:39:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
