--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11981 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.723ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (SLICE_X6Y11.D4), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.728ns (Levels of Logic = 10)
  Clock Path Skew:      0.040ns (0.700 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X15Y6.B3       net (fanout=284)      3.190   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y6.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X6Y11.D4       net (fanout=9)        1.565   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X6Y11.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.728ns (3.401ns logic, 10.327ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.724ns (Levels of Logic = 10)
  Clock Path Skew:      0.040ns (0.700 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.B1       net (fanout=105)      1.597   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X15Y6.B3       net (fanout=284)      3.190   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y6.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X6Y11.D4       net (fanout=9)        1.565   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X6Y11.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.724ns (3.406ns logic, 10.318ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.721ns (Levels of Logic = 10)
  Clock Path Skew:      0.040ns (0.700 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X15Y6.B3       net (fanout=284)      3.190   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y6.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X6Y11.D4       net (fanout=9)        1.565   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X6Y11.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.721ns (3.394ns logic, 10.327ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349 (SLICE_X9Y6.D1), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.687ns (Levels of Logic = 10)
  Clock Path Skew:      0.027ns (0.687 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X12Y3.B3       net (fanout=284)      3.417   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X12Y3.B        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_8
    SLICE_X9Y6.D1        net (fanout=16)       1.372   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>17
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT51
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    -------------------------------------------------  ---------------------------
    Total                                     13.687ns (3.326ns logic, 10.361ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.683ns (Levels of Logic = 10)
  Clock Path Skew:      0.027ns (0.687 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.B1       net (fanout=105)      1.597   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X12Y3.B3       net (fanout=284)      3.417   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X12Y3.B        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_8
    SLICE_X9Y6.D1        net (fanout=16)       1.372   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>17
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT51
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    -------------------------------------------------  ---------------------------
    Total                                     13.683ns (3.331ns logic, 10.352ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.680ns (Levels of Logic = 10)
  Clock Path Skew:      0.027ns (0.687 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X12Y3.B3       net (fanout=284)      3.417   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X12Y3.B        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_8
    SLICE_X9Y6.D1        net (fanout=16)       1.372   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>17
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT51
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_349
    -------------------------------------------------  ---------------------------
    Total                                     13.680ns (3.319ns logic, 10.361ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (SLICE_X11Y6.D3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.517ns (Levels of Logic = 10)
  Clock Path Skew:      0.026ns (0.686 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X16Y5.A3       net (fanout=284)      3.440   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X16Y5.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X11Y6.D3       net (fanout=11)       1.179   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<254>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     13.517ns (3.326ns logic, 10.191ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.513ns (Levels of Logic = 10)
  Clock Path Skew:      0.026ns (0.686 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.B1       net (fanout=105)      1.597   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X16Y5.A3       net (fanout=284)      3.440   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X16Y5.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X11Y6.D3       net (fanout=11)       1.179   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<254>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (3.331ns logic, 10.182ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.510ns (Levels of Logic = 10)
  Clock Path Skew:      0.026ns (0.686 - 0.660)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y38.A2       net (fanout=14)       1.736   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y38.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y39.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X4Y41.A2       net (fanout=1)        1.171   DDA_Partition_1/Controller/m_DDACountChkValue<10>
    SLICE_X4Y41.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.A1       net (fanout=105)      1.606   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y34.DMUX     Topad                 0.566   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X6Y31.D2       net (fanout=1)        0.942   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X6Y31.COUT     Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X6Y32.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y33.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X16Y5.A3       net (fanout=284)      3.440   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X16Y5.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X11Y6.D3       net (fanout=11)       1.179   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<254>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     13.510ns (3.319ns logic, 10.191ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (SLICE_X16Y48.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y48.D2      net (fanout=50)       0.410   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y48.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (-0.095ns logic, 0.410ns route)
                                                       (-30.2% logic, 130.2% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (SLICE_X16Y48.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y48.D2      net (fanout=50)       0.410   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y48.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (-0.095ns logic, 0.410ns route)
                                                       (-30.2% logic, 130.2% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMA (SLICE_X8Y56.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3
    SLICE_X8Y56.D4       net (fanout=50)       0.224   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
    SLICE_X8Y56.CLK      Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.106ns logic, 0.224ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA/CLK
  Location pin: SLICE_X0Y9.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB/CLK
  Location pin: SLICE_X0Y9.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.723|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15370 connections

Design statistics:
   Minimum period:  13.723ns{1}   (Maximum frequency:  72.870MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 12:40:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



