# Logic-Gates-in-Verilog-
Verilog Code and Testbench for implementation of all basic digital logic gates using Gate, Dataflow, Behavioral Level Modelling.
