Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 16 18:20:24 2021
| Host         : HCHI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zynq_Design_wrapper_control_sets_placed.rpt
| Design       : Zynq_Design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             201 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           32 |
| Yes          | No                    | No                     |             575 |          132 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             211 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              4 |         2.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/waddr                                                                                                   |                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Zynq_Design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                  |                3 |              8 |         2.67 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              8 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |         2.75 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             12 |         3.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                5 |             12 |         2.40 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                6 |             12 |         2.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                4 |             13 |         3.25 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                2 |             14 |         7.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                2 |             14 |         7.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                          |                5 |             15 |         3.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Zynq_Design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                6 |             19 |         3.17 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                          |                8 |             21 |         2.62 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                          |                9 |             24 |         2.67 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Zynq_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             25 |         2.78 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/SR[0]                                                                                          |               10 |             27 |         2.70 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/ar_hs                                                                                                   | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata[31]_i_1_n_0                                                                              |               10 |             30 |         3.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/ap_CS_fsm_state8                                                                                                                    |                                                                                                                                                          |                5 |             32 |         6.40 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/sel                                                                                                                                 |                                                                                                                                                          |                8 |             32 |         4.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_b[31]_i_1_n_0                                                                                       | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/SR[0]                                                                                          |                4 |             32 |         8.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_a[31]_i_1_n_0                                                                                       | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/SR[0]                                                                                          |                4 |             32 |         8.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/ap_CS_fsm_state10                                                                                                                   | Zynq_Design_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/SR[0]                                                                                          |                6 |             32 |         5.33 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                9 |             34 |         3.78 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                          |                7 |             35 |         5.00 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |                9 |             47 |         5.22 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                9 |             47 |         5.22 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |               10 |             48 |         4.80 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |               10 |             48 |         4.80 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |               10 |             48 |         4.80 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                9 |             48 |         5.33 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/ap_CS_fsm_state1                                                                                                                    |                                                                                                                                                          |               11 |             48 |         4.36 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                                          |               66 |            219 |         3.32 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


