<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="ft256"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.791</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.015</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.034</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>5.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y70.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.430</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.097</twDel><twSUTime>0.333</twSUTime><twTotPathDel>2.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.591</twLogDel><twRouteDel>0.839</twRouteDel><twTotDel>2.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y70.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.807</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.079</twDel><twSUTime>0.728</twSUTime><twTotPathDel>1.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y70.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.311</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.863</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y70.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y70.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.810</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.678</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>1.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMinDelay" ><twTotDel>4.500</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.013</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y71.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.094</twLogDel><twRouteDel>1.406</twRouteDel><twTotDel>4.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="23" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y71.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.115</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.115</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y77.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>5.115</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.675</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.675</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y69.G1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>2.836</twRouteDel><twTotDel>4.675</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.668</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.668</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y69.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>2.882</twRouteDel><twTotDel>4.668</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.632</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X45Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>10.368</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>4.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.922</twRouteDel><twTotDel>4.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X45Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>10.368</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>4.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.922</twRouteDel><twTotDel>4.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X44Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>10.547</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>4.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.743</twRouteDel><twTotDel>4.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>1.434</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.943</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y85.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMinDelay" ><twTotDel>1.434</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.943</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y85.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X55Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMinDelay" ><twTotDel>1.450</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.959</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="43" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.557</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathFromToDelay"><twSlack>13.443</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>1.557</twTotDel><twDestClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>1.112</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>0.980</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>1.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>10459</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>188</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="405" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (SLICE_X13Y74.CLK), 405 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.378</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>12.378</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>4.431</twLogDel><twRouteDel>7.947</twRouteDel><twTotDel>12.378</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.282</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>12.282</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>op&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>4.431</twLogDel><twRouteDel>7.851</twRouteDel><twTotDel>12.282</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.083</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>12.083</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;4&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>op&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>4.431</twLogDel><twRouteDel>7.652</twRouteDel><twTotDel>12.083</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="405" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X13Y73.G4), 405 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.516</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>10.788</twDel><twSUTime>0.728</twSUTime><twTotPathDel>11.516</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>4.547</twLogDel><twRouteDel>6.969</twRouteDel><twTotDel>11.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.420</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>10.692</twDel><twSUTime>0.728</twSUTime><twTotPathDel>11.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>op&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>4.547</twLogDel><twRouteDel>6.873</twRouteDel><twTotDel>11.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.221</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>10.493</twDel><twSUTime>0.728</twSUTime><twTotPathDel>11.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;4&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>op&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>4.547</twLogDel><twRouteDel>6.674</twRouteDel><twTotDel>11.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="405" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (SLICE_X12Y73.CLK), 405 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.173</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>11.173</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>3.819</twLogDel><twRouteDel>7.354</twRouteDel><twTotDel>11.173</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.077</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>11.077</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>op&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>3.819</twLogDel><twRouteDel>7.258</twRouteDel><twTotDel>11.077</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.878</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>10.878</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;4&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>op&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp><twBEL>alu_main_function/out&lt;0&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>alu_main_function/out&lt;0&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;0&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>3.819</twLogDel><twRouteDel>7.059</twRouteDel><twTotDel>10.878</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X22Y68.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>1.188</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.701</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.188</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X20Y69.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMinDelay" ><twTotDel>1.194</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.707</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y69.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.194</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X22Y69.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>1.199</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.712</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.199</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y69.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;5&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>1.199</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>256</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>241</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 16 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.876</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.100</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.876</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y70.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y70.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y70.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y70.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.497</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>5.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.857</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.081</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.857</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X27Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;1&gt;1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.514</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>5.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.609</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.833</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y70.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y70.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y70.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.500</twLogDel><twRouteDel>2.109</twRouteDel><twTotDel>5.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4 (SLICE_X44Y62.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.760</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4</twDest><twTotPathDel>2.760</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.F3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>2.760</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (SLICE_X44Y62.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.760</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4</twDest><twTotPathDel>2.760</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.G3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>2.760</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>16482</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1223</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.351</twMinPer></twConstHead><twPathRptBanner iPaths="691" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G2), 691 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.649</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X44Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;6&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ila_control&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ila_control&lt;35&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>6.367</twLogDel><twRouteDel>5.984</twRouteDel><twTotDel>12.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.774</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y77.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.G4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ila_control&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ila_control&lt;35&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>6.467</twLogDel><twRouteDel>5.759</twRouteDel><twTotDel>12.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.816</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X44Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;6&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ila_control&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ila_control&lt;35&gt;</twComp><twBEL>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>6.419</twLogDel><twRouteDel>5.765</twRouteDel><twTotDel>12.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="356" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y89.F2), 356 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.279</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>in1&lt;17&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>in1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/Sh17</twComp><twBEL>alu_main_function/Sh19_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;31&gt;68</twComp><twBEL>alu_main_function/Sh19</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>alu_main_function/Sh19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp><twBEL>alu_main_function/out&lt;19&gt;55_F</twBEL><twBEL>alu_main_function/out&lt;19&gt;55</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp><twBEL>alu_main_function/out&lt;19&gt;62_F</twBEL><twBEL>alu_main_function/out&lt;19&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;19&gt;</twComp><twBEL>alu_main_function/out&lt;19&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>5.117</twLogDel><twRouteDel>6.604</twRouteDel><twTotDel>11.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.281</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>in1&lt;17&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>in1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/Sh17</twComp><twBEL>alu_main_function/Sh19_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;31&gt;68</twComp><twBEL>alu_main_function/Sh19</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>alu_main_function/Sh19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp><twBEL>alu_main_function/out&lt;19&gt;55_F</twBEL><twBEL>alu_main_function/out&lt;19&gt;55</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp><twBEL>alu_main_function/out&lt;19&gt;62_G</twBEL><twBEL>alu_main_function/out&lt;19&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;19&gt;</twComp><twBEL>alu_main_function/out&lt;19&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>5.117</twLogDel><twRouteDel>6.602</twRouteDel><twTotDel>11.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.578</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>in1&lt;16&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>in1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/Sh17</twComp><twBEL>alu_main_function/Sh19_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;31&gt;68</twComp><twBEL>alu_main_function/Sh19</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>alu_main_function/Sh19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp><twBEL>alu_main_function/out&lt;19&gt;55_F</twBEL><twBEL>alu_main_function/out&lt;19&gt;55</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>alu_main_function/out&lt;19&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp><twBEL>alu_main_function/out&lt;19&gt;62_F</twBEL><twBEL>alu_main_function/out&lt;19&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>alu_main_function/out&lt;19&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;19&gt;</twComp><twBEL>alu_main_function/out&lt;19&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>5.117</twLogDel><twRouteDel>6.305</twRouteDel><twTotDel>11.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="115" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG (SLICE_X3Y85.G4), 115 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.630</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0003</twComp><twBEL>alu_main_function/out_or0003_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0003</twComp><twBEL>alu_main_function/out_or0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>alu_main_function/out_or0003</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;1&gt;9</twComp><twBEL>alu_main_function/out&lt;1&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>alu_main_function/out&lt;1&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;1&gt;48</twComp><twBEL>alu_main_function/out&lt;1&gt;48</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>alu_main_function/out&lt;1&gt;48</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;1&gt;</twComp><twBEL>alu_main_function/out&lt;1&gt;146</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>4.547</twLogDel><twRouteDel>6.823</twRouteDel><twTotDel>11.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.652</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y16.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;1&gt;135</twComp><twBEL>alu_main_function/out&lt;1&gt;135</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>alu_main_function/out&lt;1&gt;135</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;1&gt;</twComp><twBEL>alu_main_function/out&lt;1&gt;146</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>3.887</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>11.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.748</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>11.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>op&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>op&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_or0007</twComp><twBEL>alu_main_function/out_or000711</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>alu_main_function/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N2</twComp><twBEL>alu_main_function/out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y16.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>alu_main_function/out&lt;17&gt;98</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;1&gt;135</twComp><twBEL>alu_main_function/out&lt;1&gt;135</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>alu_main_function/out&lt;1&gt;135</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;1&gt;</twComp><twBEL>alu_main_function/out&lt;1&gt;146</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>3.887</twLogDel><twRouteDel>7.365</twRouteDel><twTotDel>11.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X26Y63.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.631</twSlack><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X0Y8.ADDRA1), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.777</twSlack><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE</twSrc><twDest BELType="RAM">ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twDest><twTotPathDel>0.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE</twSrc><twDest BELType='RAM'>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR&lt;1&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.114</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twBEL></twPathDel><twLogDel>0.295</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X0Y8.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.788</twSlack><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE</twSrc><twDest BELType="RAM">ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twDest><twTotPathDel>0.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE</twSrc><twDest BELType='RAM'>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR&lt;13&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.493</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.114</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A</twBEL></twPathDel><twLogDel>0.295</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X47Y62.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="111" type="MINHIGHPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X47Y62.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR" locationPin="SLICE_X45Y69.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="113">0</twUnmetConstCnt><twDataSheet anchorID="114" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="115"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>27230</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3887</twConnCnt></twConstCov><twStats anchorID="116"><twMinPer>12.351</twMinPer><twFootnote number="1" /><twMaxFreq>80.965</twMaxFreq><twMaxFromToDel>4.632</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Aug 16 12:02:11 2019 </twTimestamp></twFoot><twClientInfo anchorID="117"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 377 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
