Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 11 21:58:52 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpaceWire_light_AXI_timing_summary_routed.rpt -pb SpaceWire_light_AXI_timing_summary_routed.pb -rpx SpaceWire_light_AXI_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceWire_light_AXI
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  12          
TIMING-7   Critical Warning  No common node between related clocks           12          
TIMING-14  Critical Warning  LUT on the clock tree                           1           
LUTAR-1    Warning           LUT drives async reset alert                    1           
SYNTH-16   Warning           Address collision                               10          
TIMING-16  Warning           Large setup violation                           62          
TIMING-18  Warning           Missing input or output delay                   37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (55)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (55)
-------------------------------
 There are 55 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.667     -198.172                    164                 1459        0.055        0.000                      0                 1459        0.345        0.000                       0                   516  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SPW_Din             {0.000 2.500}        5.000           200.000         
SPW_Sin             {0.000 2.500}        5.000           200.000         
SPW_TX_clk          {0.000 1.250}        2.500           400.000         
SPW_main_clk        {0.000 5.000}        10.000          100.000         
axi_register_aclk   {0.000 5.000}        10.000          100.000         
axi_streamin_aclk   {0.000 5.000}        10.000          100.000         
axi_streamout_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din                  -1.696      -36.727                     60                   86        0.077        0.000                      0                   86        2.000        0.000                       0                    56  
SPW_Sin                  -1.696      -36.163                     59                   84        0.722        0.000                      0                   84        2.000        0.000                       0                    56  
SPW_TX_clk                0.421        0.000                      0                  132        0.122        0.000                      0                  132        0.345        0.000                       0                    95  
SPW_main_clk              1.141        0.000                      0                  747        0.091        0.000                      0                  747        4.500        0.000                       0                   324  
axi_register_aclk         7.715        0.000                      0                   10        0.186        0.000                      0                   10        4.500        0.000                       0                    11  
axi_streamin_aclk         7.120        0.000                      0                   21        0.280        0.000                      0                   21        4.500        0.000                       0                    12  
axi_streamout_aclk        3.581        0.000                      0                   16        5.143        0.000                      0                   16        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Sin             SPW_Din                  -1.978      -53.921                     74                   84        0.102        0.000                      0                   84  
SPW_Din             SPW_Sin                  -2.667     -112.251                     86                   86        0.451        0.000                      0                   86  
SPW_main_clk        SPW_TX_clk               -0.090       -0.427                     10                   19        0.055        0.000                      0                   19  
SPW_Din             SPW_main_clk             -1.317       -9.837                     11                   11        0.282        0.000                      0                   11  
SPW_Sin             SPW_main_clk             -0.943       -5.725                     10                   11        0.313        0.000                      0                   11  
SPW_TX_clk          SPW_main_clk             -0.341       -0.581                      2                    2        0.198        0.000                      0                    2  
axi_streamin_aclk   SPW_main_clk              1.843        0.000                      0                   19        4.676        0.000                      0                   19  
axi_streamout_aclk  SPW_main_clk              3.078        0.000                      0                    1        4.851        0.000                      0                    1  
SPW_main_clk        axi_streamin_aclk         1.967        0.000                      0                    1        5.319        0.000                      0                    1  
SPW_main_clk        axi_streamout_aclk        2.957        0.000                      0                    9        4.630        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SPW_Din            SPW_Din                 -0.694      -20.387                     54                   54        0.937        0.000                      0                   54  
**async_default**  SPW_Sin            SPW_Din                 -0.976      -35.604                     54                   54        0.316        0.000                      0                   54  
**async_default**  SPW_main_clk       SPW_Din                 -1.962       -1.962                      1                    1        0.421        0.000                      0                    1  
**async_default**  SPW_Din            SPW_Sin                 -1.665      -72.800                     54                   54        0.684        0.000                      0                   54  
**async_default**  SPW_Sin            SPW_Sin                 -0.694      -20.387                     54                   54        0.937        0.000                      0                   54  
**async_default**  SPW_main_clk       SPW_Sin                 -2.277       -2.277                      1                    1        0.616        0.000                      0                    1  
**async_default**  SPW_TX_clk         SPW_TX_clk               0.031        0.000                      0                   93        0.679        0.000                      0                   93  
**async_default**  SPW_main_clk       SPW_main_clk             4.675        0.000                      0                  262        0.822        0.000                      0                  262  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              SPW_TX_clk                              
(none)              SPW_main_clk                            
(none)              axi_register_aclk                       
(none)              axi_streamin_aclk                       
(none)              axi_streamout_aclk                      
(none)                                  SPW_TX_clk          
(none)                                  SPW_main_clk        
(none)                                  axi_register_aclk   
(none)                                  axi_streamin_aclk   
(none)                                  axi_streamout_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :           60  Failing Endpoints,  Worst Slack       -1.696ns,  Total Violation      -36.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.642ns (15.535%)  route 3.491ns (84.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          2.235     9.213    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           1.256    10.593    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.833     8.960    
                         clock uncertainty           -0.036     8.924    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.028     8.896    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.225ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.642ns (18.568%)  route 2.816ns (81.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.584     9.918    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.770     8.897    
                         clock uncertainty           -0.036     8.861    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.169     8.692    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -1.225    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.642ns (18.557%)  route 2.818ns (81.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          2.288     9.267    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.391 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.529     9.920    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.770     8.899    
                         clock uncertainty           -0.036     8.863    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.045     8.818    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.642ns (19.503%)  route 2.650ns (80.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 8.123 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.418     9.752    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.644     8.123    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.809     8.932    
                         clock uncertainty           -0.036     8.896    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205     8.691    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.699    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.809     8.936    
                         clock uncertainty           -0.036     8.900    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.731    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.699    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.809     8.936    
                         clock uncertainty           -0.036     8.900    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.731    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 8.126 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.634    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     8.126    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.809     8.935    
                         clock uncertainty           -0.036     8.899    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.694    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 8.126 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.634    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     8.126    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.809     8.935    
                         clock uncertainty           -0.036     8.899    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.694    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.731%)  route 2.455ns (79.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.387     9.557    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.811     8.938    
                         clock uncertainty           -0.036     8.902    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205     8.697    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.642ns (20.953%)  route 2.422ns (79.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827     6.461    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     6.979 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=12, routed)          1.167     8.146    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.270 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=1, routed)           1.255     9.525    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.809     8.934    
                         clock uncertainty           -0.036     8.898    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205     8.693    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 -0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        6.806ns  (logic 0.903ns (13.263%)  route 5.904ns (86.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.463ns = ( 8.963 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.904     9.306    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     6.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     7.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     8.963    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000     8.963    
                         clock uncertainty            0.036     8.999    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.230     9.229    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.229    
                         arrival time                           9.306    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        7.440ns  (logic 0.903ns (12.133%)  route 6.538ns (87.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 8.964 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.538     9.940    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X2Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     6.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.313 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     7.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.134 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.830     8.964    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.964    
                         clock uncertainty            0.036     9.000    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.252     9.252    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.252    
                         arrival time                           9.940    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.207ns (24.264%)  route 0.646ns (75.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 5.509 - 2.500 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 4.828 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.828    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.992 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     5.638    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I3_O)        0.043     5.681 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     5.681    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.509    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.681     4.828    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     4.959    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -4.959    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.774%)  route 0.644ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    2.329ns = ( 4.829 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.829    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.993 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.637    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     5.685 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     5.685    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.510    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.681     4.829    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.131     4.960    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.960    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.228ns (27.151%)  route 0.612ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.133     2.462 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.612     3.074    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.095     3.169 r  SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     3.169    SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.888     3.011    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.682     2.329    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.114     2.443    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.510%)  route 0.644ns (75.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     3.137    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     3.182 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     3.182    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.681     2.329    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.121     2.450    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.441%)  route 0.646ns (75.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.328    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     2.492 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     3.138    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.045     3.183 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.000     3.183    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     3.009    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.681     2.328    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     2.449    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.114%)  route 0.651ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.651     3.144    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.885     3.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.666     2.342    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.052     2.394    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.890ns  (logic 0.210ns (23.592%)  route 0.680ns (76.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 5.509 - 2.500 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 4.828 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.828    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.992 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.680     5.672    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.046     5.718 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     5.718    SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.509    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.681     4.828    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     4.959    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -4.959    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.823%)  route 0.707ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.707     3.200    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     3.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.666     2.341    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.070     2.411    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y20    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y20    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y16    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :           59  Failing Endpoints,  Worst Slack       -1.696ns,  Total Violation      -36.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.642ns (15.535%)  route 3.491ns (84.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          2.235     8.839    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     8.963 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           1.256    10.219    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.774     8.586    
                         clock uncertainty           -0.036     8.551    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.028     8.523    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.225ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.642ns (18.568%)  route 2.816ns (81.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.584     9.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.711     8.523    
                         clock uncertainty           -0.036     8.488    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.169     8.319    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 -1.225    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.642ns (18.557%)  route 2.818ns (81.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          2.288     8.893    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.017 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.529     9.546    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.711     8.525    
                         clock uncertainty           -0.036     8.490    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.045     8.445    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        3.292ns  (logic 0.642ns (19.503%)  route 2.650ns (80.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 10.308 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 8.586 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     5.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     6.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     8.586    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     9.104 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232    10.336    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124    10.460 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.418    11.878    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     7.842    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     7.942 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     8.573    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.664 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.644    10.308    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.750    11.058    
                         clock uncertainty           -0.036    11.023    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205    10.818    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.325    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.750     8.562    
                         clock uncertainty           -0.036     8.527    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.325    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.750     8.562    
                         clock uncertainty           -0.036     8.527    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 7.811 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.261    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     7.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.750     8.561    
                         clock uncertainty           -0.036     8.526    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.321    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 7.811 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.261    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     7.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.750     8.561    
                         clock uncertainty           -0.036     8.526    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.321    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.731%)  route 2.455ns (79.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.387     9.183    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.752     8.564    
                         clock uncertainty           -0.036     8.529    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205     8.324    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.642ns (20.953%)  route 2.422ns (79.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.087ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827     6.087    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     6.605 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=12, routed)          1.167     7.772    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=1, routed)           1.255     9.151    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.750     8.560    
                         clock uncertainty           -0.036     8.525    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205     8.320    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 -0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.207ns (24.264%)  route 0.646ns (75.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 5.313 - 2.500 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 4.656 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.656    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.820 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     5.466    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I3_O)        0.043     5.509 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     5.509    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.313    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.657     4.656    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     4.787    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.774%)  route 0.644ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 5.314 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.465    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     5.513 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     5.513    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.314    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.657     4.657    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.131     4.788    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.228ns (27.151%)  route 0.612ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.133     2.290 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.612     2.902    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.095     2.997 r  SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     2.997    SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.888     2.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.658     2.157    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.114     2.271    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.510%)  route 0.644ns (75.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     2.965    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     3.010 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     3.010    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.657     2.157    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.121     2.278    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.441%)  route 0.646ns (75.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.156    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     2.320 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     2.966    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.045     3.011 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.000     3.011    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     2.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.657     2.156    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     2.277    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.114%)  route 0.651ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.651     5.472    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.885     5.312    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.642     4.670    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.052     4.722    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -4.722    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.210ns (23.592%)  route 0.680ns (76.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.156    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     2.320 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.680     3.000    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.046     3.046 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     3.046    SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     2.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.657     2.156    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     2.287    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.823%)  route 0.707ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.707     3.028    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     2.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.642     2.169    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.070     2.239    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.164ns (18.860%)  route 0.706ns (81.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.706     3.026    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     2.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.642     2.169    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.066     2.235    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.164ns (18.729%)  route 0.712ns (81.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.712     3.033    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     2.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.642     2.168    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.063     2.231    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.802    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y20    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y20    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y16    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y14    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y14    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.842ns (40.955%)  route 1.214ns (59.045%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.419     5.428 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/Q
                         net (fo=3, routed)           0.798     6.225    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/synctx[sysflip1]
    SLICE_X22Y13         LUT5 (Prop_lut5_I3_O)        0.299     6.524 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_valid]_i_2/O
                         net (fo=1, routed)           0.416     6.941    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/vtx[b_valid]13_out
    SLICE_X22Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.065 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_valid]_i_1/O
                         net (fo=1, routed)           0.000     7.065    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_2
    SLICE_X22Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X22Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X22Y12         FDCE (Setup_fdce_C_D)        0.077     7.486    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.715ns (40.551%)  route 1.048ns (59.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.419     5.429 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.479     5.908    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.296     6.204 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.569     6.773    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/C
                         clock pessimism              0.493     7.484    
                         clock uncertainty           -0.036     7.448    
    SLICE_X19Y11         FDCE (Setup_fdce_C_CE)      -0.205     7.243    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.715ns (40.551%)  route 1.048ns (59.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.419     5.429 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.479     5.908    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.296     6.204 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.569     6.773    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/C
                         clock pessimism              0.493     7.484    
                         clock uncertainty           -0.036     7.448    
    SLICE_X19Y11         FDCE (Setup_fdce_C_CE)      -0.205     7.243    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.715ns (40.551%)  route 1.048ns (59.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.419     5.429 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.479     5.908    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.296     6.204 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.569     6.773    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/C
                         clock pessimism              0.493     7.484    
                         clock uncertainty           -0.036     7.448    
    SLICE_X19Y11         FDCE (Setup_fdce_C_CE)      -0.205     7.243    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.715ns (40.551%)  route 1.048ns (59.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.419     5.429 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.479     5.908    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.296     6.204 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.569     6.773    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/C
                         clock pessimism              0.493     7.484    
                         clock uncertainty           -0.036     7.448    
    SLICE_X19Y11         FDCE (Setup_fdce_C_CE)      -0.205     7.243    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.955%)  route 1.306ns (67.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 6.982 - 2.500 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.745     5.004    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X22Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.518     5.522 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/Q
                         net (fo=16, routed)          1.306     6.828    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]__0
    SLICE_X24Y11         LUT3 (Prop_lut3_I2_O)        0.124     6.952 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     6.952    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.566     6.982    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.457     7.440    
                         clock uncertainty           -0.036     7.404    
    SLICE_X24Y11         FDCE (Setup_fdce_C_D)        0.031     7.435    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.715ns (36.742%)  route 1.231ns (63.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 6.989 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.419     5.429 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.231     6.660    SPW_IF/XMIT_FAST_INST/synctx[txen]
    SLICE_X20Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.956 r  SPW_IF/XMIT_FAST_INST/restx_seq[d_bits][4]_i_1/O
                         net (fo=1, routed)           0.000     6.956    SPW_IF/XMIT_FAST_INST/restx_com[d_bits][4]
    SLICE_X20Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.573     6.989    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/C
                         clock pessimism              0.457     7.447    
                         clock uncertainty           -0.036     7.411    
    SLICE_X20Y11         FDCE (Setup_fdce_C_D)        0.079     7.490    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.642ns (34.814%)  route 1.202ns (65.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.745     5.004    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X22Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.518     5.522 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/Q
                         net (fo=16, routed)          1.202     6.724    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]__0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     6.848    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X24Y10         FDCE (Setup_fdce_C_D)        0.031     7.436    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.692%)  route 1.250ns (68.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y9          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDPE (Prop_fdpe_C_Q)         0.456     5.466 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/Q
                         net (fo=23, routed)          1.250     6.716    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count_n_0_][0]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     6.840 r  SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][7]_i_1/O
                         net (fo=1, routed)           0.000     6.840    SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][7]_i_1_n_0
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/C
                         clock pessimism              0.457     7.446    
                         clock uncertainty           -0.036     7.410    
    SLICE_X21Y12         FDCE (Setup_fdce_C_D)        0.031     7.441    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.580ns (31.779%)  route 1.245ns (68.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.751     5.010    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y9          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDPE (Prop_fdpe_C_Q)         0.456     5.466 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/Q
                         net (fo=23, routed)          1.245     6.711    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count_n_0_][0]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][6]_i_1/O
                         net (fo=1, routed)           0.000     6.835    SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][6]_i_1_n_0
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/C
                         clock pessimism              0.457     7.446    
                         clock uncertainty           -0.036     7.410    
    SLICE_X21Y12         FDCE (Setup_fdce_C_D)        0.029     7.439    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.692    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_n_0
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.518     1.495    
    SLICE_X17Y10         FDCE (Hold_fdce_C_D)         0.075     1.570    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.692    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg_n_0
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     2.012    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                         clock pessimism             -0.517     1.495    
    SLICE_X21Y10         FDCE (Hold_fdce_C_D)         0.075     1.570    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.692    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg_n_0
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                         clock pessimism             -0.518     1.495    
    SLICE_X17Y10         FDCE (Hold_fdce_C_D)         0.071     1.566    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_valid]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.777%)  route 0.101ns (35.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.496    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y9          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/Q
                         net (fo=23, routed)          0.101     1.738    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/Q[0]
    SLICE_X18Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_valid]_i_1/O
                         net (fo=1, routed)           0.000     1.783    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X18Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_valid]/C
                         clock pessimism             -0.505     1.509    
    SLICE_X18Y9          FDCE (Hold_fdce_C_D)         0.120     1.629    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_valid]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X20Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.713    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1
    SLICE_X20Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.857     2.009    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X20Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/C
                         clock pessimism             -0.516     1.493    
    SLICE_X20Y13         FDCE (Hold_fdce_C_D)         0.060     1.553    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.453%)  route 0.107ns (36.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.497    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X15Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/Q
                         net (fo=1, routed)           0.107     1.745    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone_n_0_][1]
    SLICE_X17Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]0/O
                         net (fo=1, routed)           0.000     1.790    SPW_IF/XMIT_FAST_INST/restx_com[txclken]
    SLICE_X17Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                         clock pessimism             -0.481     1.533    
    SLICE_X17Y8          FDCE (Hold_fdce_C_D)         0.092     1.625    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.825%)  route 0.130ns (41.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.496    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDCE (Prop_fdce_C_Q)         0.141     1.637 f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/Q
                         net (fo=4, routed)           0.130     1.767    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt_n_0_][0]
    SLICE_X18Y8          LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkdone][0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    SPW_IF/XMIT_FAST_INST/restx_seq[txclkdone][0]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121     1.633    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/D
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/Q
                         net (fo=1, routed)           0.103     1.739    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count_n_0_][1]
    SLICE_X19Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  SPW_IF/XMIT_FAST_INST/restx_seq[e_count][0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    SPW_IF/XMIT_FAST_INST/restx_com[e_count][0]
    SLICE_X19Y9          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X19Y9          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X19Y9          FDPE (Hold_fdpe_C_D)         0.092     1.604    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.496    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDCE (Prop_fdce_C_Q)         0.141     1.637 f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/Q
                         net (fo=4, routed)           0.132     1.769    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt_n_0_][0]
    SLICE_X18Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][0]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y8          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.120     1.632    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/C
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y13         FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/Q
                         net (fo=1, routed)           0.141     1.775    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits_n_0_][1]
    SLICE_X20Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][2]_i_1_n_0
    SLICE_X20Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     2.010    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X20Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X20Y12         FDCE (Hold_fdce_C_D)         0.120     1.629    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_TX_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { SPW_TX_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1  SPW_TX_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X18Y11   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X22Y13   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X23Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X18Y11   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X18Y11   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X22Y13   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X22Y13   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X18Y11   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X18Y11   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X22Y13   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X22Y13   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y11   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X24Y10   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.354ns  (logic 0.890ns (26.535%)  route 2.464ns (73.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.118    12.841 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587    13.429    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.407    14.570    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.354ns  (logic 0.890ns (26.535%)  route 2.464ns (73.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.118    12.841 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587    13.429    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.407    14.570    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.354ns  (logic 0.890ns (26.535%)  route 2.464ns (73.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.118    12.841 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587    13.429    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.407    14.570    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.354ns  (logic 0.890ns (26.535%)  route 2.464ns (73.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.118    12.841 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587    13.429    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.407    14.570    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.354ns  (logic 0.890ns (26.535%)  route 2.464ns (73.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.118    12.841 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587    13.429    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.407    14.570    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 SPW_IF/RXMEM/s_mem_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 2.454ns (64.818%)  route 1.332ns (35.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.781     5.023    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  SPW_IF/RXMEM/s_mem_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.477 r  SPW_IF/RXMEM/s_mem_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.332     8.809    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[8]
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.654     9.553    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/C  (IS_INVERTED)
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.036     9.975    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.023     9.952    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 SPW_IF/RXMEM/s_mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.454ns (66.896%)  route 1.214ns (33.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.787     5.029    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.483 r  SPW_IF/RXMEM/s_mem_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.214     8.697    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[1]
    SLICE_X5Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.654     9.553    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.036     9.975    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)       -0.064     9.911    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 SPW_IF/RXMEM/s_mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.454ns (67.726%)  route 1.169ns (32.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 9.554 - 5.000 ) 
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.796     5.038    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.492 r  SPW_IF/RXMEM/s_mem_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.169     8.661    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[2]
    SLICE_X6Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.655     9.554    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.457    10.011    
                         clock uncertainty           -0.036     9.976    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)       -0.026     9.950    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 SPW_IF/RXMEM/s_mem_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 2.454ns (68.774%)  route 1.114ns (31.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.792     5.034    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.488 r  SPW_IF/RXMEM/s_mem_reg_3/DOBDO[1]
                         net (fo=1, routed)           1.114     8.602    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[7]
    SLICE_X6Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.654     9.553    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.036     9.975    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)       -0.040     9.935    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.527ns  (logic 1.020ns (28.922%)  route 2.507ns (71.078%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833    10.074    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.524    10.598 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/Q
                         net (fo=3, routed)           0.842    11.441    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124    11.565 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    11.847    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.971 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.752    12.723    SPW_IF/escape_fifo_reg[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    12.847 f  SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           0.630    13.477    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.601 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000    13.601    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656    14.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.036    14.977    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.031    15.008    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.459%)  route 0.168ns (50.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.481    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     1.645 r  SPW_IF/res_seq_reg[rxfifo_waddr][10]/Q
                         net (fo=6, routed)           0.168     1.813    SPW_IF/RXMEM/ADDRARDADDR[10]
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.904     2.040    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.721    SPW_IF/RXMEM/s_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[rxfifo_waddr][12]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     1.480    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_waddr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     1.644 r  SPW_IF/res_seq_reg[rxfifo_waddr][12]/Q
                         net (fo=6, routed)           0.169     1.813    SPW_IF/RXMEM/ADDRARDADDR[12]
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.904     2.040    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.721    SPW_IF/RXMEM/s_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623     1.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/Q
                         net (fo=1, routed)           0.054     1.705    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[5]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     1.644    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.618     1.505    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.702    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg_n_0
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff2_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.078     1.583    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623     1.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/Q
                         net (fo=1, routed)           0.089     1.740    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[6]_i_2/O
                         net (fo=1, routed)           0.000     1.785    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[6]_i_2_n_0
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     1.644    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623     1.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/Q
                         net (fo=1, routed)           0.091     1.742    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[0]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.892     2.027    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.121     1.644    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[rxfifo_waddr][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.657%)  route 0.220ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.481    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_waddr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.645 r  SPW_IF/res_seq_reg[rxfifo_waddr][7]/Q
                         net (fo=6, routed)           0.220     1.865    SPW_IF/RXMEM/ADDRARDADDR[7]
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.904     2.040    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.721    SPW_IF/RXMEM/s_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_raddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y6          FDCE                                         r  SPW_IF/res_seq_reg[txfifo_raddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  SPW_IF/res_seq_reg[txfifo_raddr][3]/Q
                         net (fo=6, routed)           0.270     1.887    SPW_IF/TXMEM/ADDRBWRADDR[3]
    RAMB36_X1Y1          RAMB36E1                                     r  SPW_IF/TXMEM/s_mem_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.903     2.039    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  SPW_IF/TXMEM/s_mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.740    SPW_IF/TXMEM/s_mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[rxfifo_waddr][9]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.215%)  route 0.224ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.481    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_waddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     1.645 r  SPW_IF/res_seq_reg[rxfifo_waddr][9]/Q
                         net (fo=6, routed)           0.224     1.869    SPW_IF/RXMEM/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.904     2.040    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.721    SPW_IF/RXMEM/s_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[rxfifo_waddr][11]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.037%)  route 0.226ns (57.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.481    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_waddr][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     1.645 r  SPW_IF/res_seq_reg[rxfifo_waddr][11]/Q
                         net (fo=6, routed)           0.226     1.871    SPW_IF/RXMEM/ADDRARDADDR[11]
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.904     2.040    SPW_IF/RXMEM/SPW_main_clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.721    SPW_IF/RXMEM/s_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_main_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_main_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3  SPW_IF/RXMEM/s_mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0  SPW_IF/RXMEM/s_mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  SPW_IF/RXMEM/s_mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2  SPW_IF/RXMEM/s_mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8  SPW_IF/RXMEM/s_mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  SPW_IF/TXMEM/s_mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1  SPW_IF/TXMEM/s_mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1  SPW_IF/TXMEM/s_mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0  SPW_IF/TXMEM/s_mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4  SPW_IF/TXMEM/s_mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5   SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5   SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12  SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5   SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5   SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7   SPW_IF/res_seq_reg[rxfifo_raddr][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_register_aclk
  To Clock:  axi_register_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.766ns (32.871%)  route 1.564ns (67.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.903     6.490    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.614 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.661     7.275    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.399 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     7.399    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism              0.519    15.068    
                         clock uncertainty           -0.036    15.033    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.081    15.114    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.642ns (35.600%)  route 1.161ns (64.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.161     6.757    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.881 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     6.881    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651    14.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism              0.521    15.077    
                         clock uncertainty           -0.036    15.042    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.077    15.119    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.642ns (37.196%)  route 1.084ns (62.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           1.084     6.670    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.794 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     6.794    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism              0.497    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    15.042    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.788%)  route 1.152ns (64.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           1.152     6.747    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     6.871    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651    14.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism              0.521    15.077    
                         clock uncertainty           -0.036    15.042    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.079    15.121    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.642ns (35.759%)  route 1.153ns (64.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.153     6.749    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.873 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     6.873    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651    14.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism              0.521    15.077    
                         clock uncertainty           -0.036    15.042    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.081    15.123    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.642ns (36.069%)  route 1.138ns (63.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           1.138     6.733    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     6.857    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651    14.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism              0.521    15.077    
                         clock uncertainty           -0.036    15.042    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.079    15.121    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.718ns (43.995%)  route 0.914ns (56.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.419     5.487 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.914     6.401    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.299     6.700 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     6.700    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism              0.497    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.077    15.088    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.419ns (42.753%)  route 0.561ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.419     5.487 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.561     6.048    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.206    14.805    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.419ns (52.986%)  route 0.372ns (47.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.419     5.487 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.372     5.859    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X0Y20          FDRE (Setup_fdre_C_CE)      -0.344    14.667    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.580ns (51.853%)  route 0.539ns (48.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.524 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/Q
                         net (fo=5, routed)           0.539     6.063    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[2]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.124     6.187 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     6.187    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism              0.519    15.068    
                         clock uncertainty           -0.036    15.033    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.029    15.062    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/Q
                         net (fo=5, routed)           0.133     1.779    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[2]
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.120     1.639    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/Q
                         net (fo=5, routed)           0.137     1.783    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[2]
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.828    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.121     1.640    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.104     1.774    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X1Y21          LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     1.819    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.091     1.610    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.149     1.825    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[1]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.121     1.633    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.151     1.827    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[1]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.120     1.632    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.636%)  route 0.167ns (47.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.167     1.814    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awready_OBUF
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.859    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism             -0.516     1.506    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.598    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.459%)  route 0.175ns (45.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.175     1.851    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.896    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism             -0.517     1.512    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.121     1.633    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.602%)  route 0.196ns (48.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.196     1.872    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arready_OBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.917 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.917    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism             -0.517     1.512    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.121     1.633    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.754%)  route 0.211ns (62.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.128     1.634 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.211     1.845    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.005     1.526    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.916%)  route 0.151ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.128     1.634 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.151     1.785    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X0Y20          FDRE (Hold_fdre_C_CE)       -0.070     1.451    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_register_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_register_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  axi_register_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.357%)  route 2.072ns (74.643%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2/O
                         net (fo=2, routed)           0.948     7.192    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.316 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0/O
                         net (fo=1, routed)           0.477     7.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.495    14.996    
                         clock uncertainty           -0.036    14.960    
    SLICE_X24Y14         FDRE (Setup_fdre_C_D)       -0.047    14.913    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.947%)  route 1.180ns (67.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     6.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    14.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism              0.495    14.995    
                         clock uncertainty           -0.036    14.959    
    SLICE_X24Y15         FDSE (Setup_fdse_C_S)       -0.429    14.530    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.947%)  route 1.180ns (67.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     6.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    14.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism              0.495    14.995    
                         clock uncertainty           -0.036    14.959    
    SLICE_X24Y15         FDSE (Setup_fdse_C_S)       -0.429    14.530    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.947%)  route 1.180ns (67.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     6.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    14.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism              0.495    14.995    
                         clock uncertainty           -0.036    14.959    
    SLICE_X24Y15         FDSE (Setup_fdse_C_S)       -0.429    14.530    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.947%)  route 1.180ns (67.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     6.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    14.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism              0.495    14.995    
                         clock uncertainty           -0.036    14.959    
    SLICE_X24Y15         FDSE (Setup_fdse_C_S)       -0.429    14.530    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.947%)  route 1.180ns (67.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     6.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    14.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism              0.495    14.995    
                         clock uncertainty           -0.036    14.959    
    SLICE_X24Y15         FDSE (Setup_fdse_C_S)       -0.429    14.530    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.704ns (35.334%)  route 1.288ns (64.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.525     5.998    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.122 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.763     6.885    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.009 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     7.009    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X24Y16         FDRE (Setup_fdre_C_D)        0.029    14.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  7.978    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.704ns (35.444%)  route 1.282ns (64.556%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.525     5.998    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.122 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.757     6.879    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y14         LUT4 (Prop_lut4_I2_O)        0.124     7.003 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.003    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                         clock pessimism              0.495    14.996    
                         clock uncertainty           -0.036    14.960    
    SLICE_X24Y14         FDRE (Setup_fdre_C_D)        0.029    14.989    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.704ns (35.645%)  route 1.271ns (64.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.525     5.998    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.122 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.746     6.868    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     6.992    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                         clock pessimism              0.495    14.996    
                         clock uncertainty           -0.036    14.960    
    SLICE_X24Y14         FDRE (Setup_fdre_C_D)        0.031    14.991    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.938ns (50.070%)  route 0.935ns (49.930%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.737     5.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.473 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.648     6.120    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.150     6.270 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_2/O
                         net (fo=1, routed)           0.288     6.558    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_2_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I1_O)        0.332     6.890 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     6.890    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X24Y16         FDRE (Setup_fdre_C_D)        0.031    14.989    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  8.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/Q
                         net (fo=2, routed)           0.185     1.835    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]
    SLICE_X24Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.852     2.025    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X24Y14         FDRE (Hold_fdre_C_D)         0.091     1.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=2, routed)           0.185     1.834    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.879 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.879    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.850     2.023    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.091     1.600    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.196     1.845    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1/O
                         net (fo=1, routed)           0.000     1.890    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.849     2.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                         clock pessimism             -0.515     1.508    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.091     1.599    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=2, routed)           0.237     1.888    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X24Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.933 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.852     2.025    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X24Y14         FDRE (Hold_fdre_C_D)         0.092     1.602    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/Q
                         net (fo=2, routed)           0.242     1.892    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.937 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     1.937    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.850     2.023    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                         clock pessimism             -0.515     1.509    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.092     1.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.187ns (35.689%)  route 0.337ns (64.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.337     1.986    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y15         LUT3 (Prop_lut3_I2_O)        0.046     2.032 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.032    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X24Y15         FDSE (Hold_fdse_C_D)         0.107     1.631    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.337     1.986    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.031    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X24Y15         FDSE (Hold_fdse_C_D)         0.091     1.615    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.982%)  route 0.346ns (65.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.346     1.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.045     2.039 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3/O
                         net (fo=1, routed)           0.000     2.039    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X24Y15         FDSE (Hold_fdse_C_D)         0.092     1.616    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.184ns (30.790%)  route 0.414ns (69.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.414     2.062    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y15         LUT3 (Prop_lut3_I2_O)        0.043     2.105 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     2.105    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X24Y15         FDSE (Hold_fdse_C_D)         0.107     1.631    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.021%)  route 0.414ns (68.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.508    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=12, routed)          0.414     2.062    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X24Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.107 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     2.107    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X24Y15         FDSE (Hold_fdse_C_D)         0.092     1.616    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamin_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamin_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  axi_streamin_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y16   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y14   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y15   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamout_aclk
  To Clock:  axi_streamout_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.632%)  route 0.813ns (58.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.607 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/Q
                         net (fo=1, routed)           0.813     6.420    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.544 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     6.544    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.036    10.091    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.035    10.126    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.459ns (37.065%)  route 0.779ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.779    11.390    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[5]
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656    14.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                         clock pessimism              0.500    15.129    
                         clock uncertainty           -0.036    15.094    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.045    15.049    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.107ns  (logic 0.459ns (41.465%)  route 0.648ns (58.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.648    11.258    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[2]
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656    14.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                         clock pessimism              0.497    15.126    
                         clock uncertainty           -0.036    15.091    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.061    15.030    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.580ns (50.209%)  route 0.575ns (49.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.607 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/Q
                         net (fo=1, routed)           0.575     6.182    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.306 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     6.306    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.036    10.091    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.032    10.123    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                         10.123    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.459ns (44.153%)  route 0.581ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/Q
                         net (fo=2, routed)           0.581    11.191    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[7]
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656    14.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/C
                         clock pessimism              0.500    15.129    
                         clock uncertainty           -0.036    15.094    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.028    15.066    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.642ns (59.826%)  route 0.431ns (40.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.431     6.100    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.224 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     6.224    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.129    
                         clock uncertainty           -0.036    10.094    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.034    10.128    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         10.128    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.642ns (59.882%)  route 0.430ns (40.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.430     6.099    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.223 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     6.223    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.129    
                         clock uncertainty           -0.036    10.094    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.034    10.128    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         10.128    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.946ns  (logic 0.459ns (48.507%)  route 0.487ns (51.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.487    11.097    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[0]
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656    14.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                         clock pessimism              0.497    15.126    
                         clock uncertainty           -0.036    15.091    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.067    15.024    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.580ns (58.873%)  route 0.405ns (41.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.607 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.405     6.012    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.136 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     6.136    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.036    10.091    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.034    10.125    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.580ns (58.933%)  route 0.404ns (41.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.607 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/Q
                         net (fo=1, routed)           0.404     6.011    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.135 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     6.135    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.036    10.091    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.034    10.125    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  3.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/Q
                         net (fo=1, routed)           0.082    11.807    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.045    11.852 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1/O
                         net (fo=1, routed)           0.000    11.852    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.574    
                         clock uncertainty            0.036     6.610    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     6.709    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -6.709    
                         arrival time                          11.852    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.144ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.082    11.807    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.045    11.852 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000    11.852    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.574    
                         clock uncertainty            0.036     6.610    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.098     6.708    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -6.708    
                         arrival time                          11.852    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.145ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.289%)  route 0.123ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.123     6.830    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[4]
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.036     1.613    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.072     1.685    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.155ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.603%)  route 0.126ns (46.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/Q
                         net (fo=2, routed)           0.126     6.834    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[1]
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.036     1.613    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066     1.679    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.163ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.214%)  route 0.128ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.128     6.836    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[6]
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                         clock pessimism             -0.507     1.574    
                         clock uncertainty            0.036     1.610    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.063     1.673    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           6.836    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.169ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.797%)  route 0.131ns (47.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.131     6.838    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[3]
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                         clock pessimism             -0.507     1.574    
                         clock uncertainty            0.036     1.610    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.059     1.669    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.172ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    11.702 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.137    11.839    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.045    11.884 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000    11.884    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.577    
                         clock uncertainty            0.036     6.613    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.099     6.712    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -6.712    
                         arrival time                          11.884    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.173ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    11.702 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/Q
                         net (fo=1, routed)           0.138    11.840    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.045    11.885 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000    11.885    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.577    
                         clock uncertainty            0.036     6.613    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.099     6.712    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -6.712    
                         arrival time                          11.885    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.196ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.135    11.860    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.045    11.905 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000    11.905    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.574    
                         clock uncertainty            0.036     6.610    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     6.709    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -6.709    
                         arrival time                          11.905    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.197ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.136    11.861    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.045    11.906 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000    11.906    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.574    
                         clock uncertainty            0.036     6.610    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     6.709    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -6.709    
                         arrival time                          11.906    
  -------------------------------------------------------------------
                         slack                                  5.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamout_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamout_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  axi_streamout_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :           74  Failing Endpoints,  Worst Slack       -1.978ns,  Total Violation      -53.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.642ns (15.535%)  route 3.491ns (84.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          2.235     8.839    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     8.963 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           1.256    10.219    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.178     8.305    
                         clock uncertainty           -0.036     8.269    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.028     8.241    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.642ns (18.568%)  route 2.816ns (81.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.584     9.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.115     8.242    
                         clock uncertainty           -0.036     8.206    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.169     8.037    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.383ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.642ns (18.557%)  route 2.818ns (81.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          2.288     8.893    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.017 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.529     9.546    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.115     8.244    
                         clock uncertainty           -0.036     8.208    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.045     8.163    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 -1.383    

Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.642ns (19.503%)  route 2.650ns (80.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 8.123 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.418     9.378    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.644     8.123    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.154     8.277    
                         clock uncertainty           -0.036     8.241    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205     8.036    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.325    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.154     8.281    
                         clock uncertainty           -0.036     8.245    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.076    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     7.836    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.325    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.154     8.281    
                         clock uncertainty           -0.036     8.245    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     8.076    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 8.126 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.261    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     8.126    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.154     8.280    
                         clock uncertainty           -0.036     8.244    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.039    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 8.126 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.261    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     8.126    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.154     8.280    
                         clock uncertainty           -0.036     8.244    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.039    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.731%)  route 2.455ns (79.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.086    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.604 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     7.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.796 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.387     9.183    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.156     8.283    
                         clock uncertainty           -0.036     8.247    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205     8.042    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.642ns (20.953%)  route 2.422ns (79.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.087ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827     6.087    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     6.605 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=12, routed)          1.167     7.772    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=1, routed)           1.255     9.151    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.154     8.279    
                         clock uncertainty           -0.036     8.243    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205     8.038    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                          8.038    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 -1.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.207ns (24.264%)  route 0.646ns (75.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 5.509 - 2.500 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 4.656 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.656    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.820 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     5.466    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I3_O)        0.043     5.509 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     5.509    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.509    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.268     5.240    
                         clock uncertainty            0.036     5.277    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     5.408    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.774%)  route 0.644ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.465    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     5.513 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     5.513    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.510    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.268     5.241    
                         clock uncertainty            0.036     5.278    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.131     5.409    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.409    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.840ns  (logic 0.228ns (27.151%)  route 0.612ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 5.511 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.133     4.790 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.612     5.402    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.095     5.497 r  SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     5.497    SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.888     5.511    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.269     5.241    
                         clock uncertainty            0.036     5.278    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.114     5.392    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.392    
                         arrival time                           5.497    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.510%)  route 0.644ns (75.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.465    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     5.510 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     5.510    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.510    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.268     5.241    
                         clock uncertainty            0.036     5.278    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.121     5.399    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.399    
                         arrival time                           5.510    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.441%)  route 0.646ns (75.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 5.509 - 2.500 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 4.656 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.656    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.820 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     5.466    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.045     5.511 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.000     5.511    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.509    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.268     5.240    
                         clock uncertainty            0.036     5.277    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     5.398    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -5.398    
                         arrival time                           5.511    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.114%)  route 0.651ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.651     5.472    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.885     5.508    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.253     5.254    
                         clock uncertainty            0.036     5.291    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.052     5.343    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.890ns  (logic 0.210ns (23.592%)  route 0.680ns (76.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 5.509 - 2.500 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 4.656 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.656    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.820 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.680     5.500    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.046     5.546 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     5.546    SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.509    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.268     5.240    
                         clock uncertainty            0.036     5.277    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     5.408    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.546    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.823%)  route 0.707ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.707     3.028    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     3.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.253     2.753    
                         clock uncertainty            0.036     2.790    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.070     2.860    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.870ns  (logic 0.164ns (18.860%)  route 0.706ns (81.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 5.507 - 2.500 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 4.657 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     3.697    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     3.742 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.012    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.038 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.657    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     4.821 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.706     5.526    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     4.233    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.289 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.594    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.623 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     5.507    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.253     5.253    
                         clock uncertainty            0.036     5.290    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.066     5.356    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           5.526    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.164ns (18.729%)  route 0.712ns (81.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.712     3.033    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     3.006    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.253     2.752    
                         clock uncertainty            0.036     2.789    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.063     2.852    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :           86  Failing Endpoints,  Worst Slack       -2.667ns,  Total Violation     -112.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.667ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.642ns (15.535%)  route 3.491ns (84.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          2.235     9.213    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           1.256    10.593    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.178     7.990    
                         clock uncertainty           -0.036     7.954    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.028     7.926    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 -2.667    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.642ns (18.568%)  route 2.816ns (81.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.584     9.918    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.115     7.927    
                         clock uncertainty           -0.036     7.891    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.169     7.722    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -2.196    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.642ns (18.557%)  route 2.818ns (81.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          2.288     9.267    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.391 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.529     9.920    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.115     7.929    
                         clock uncertainty           -0.036     7.893    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.045     7.848    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.031ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        3.292ns  (logic 0.642ns (19.503%)  route 2.650ns (80.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 10.308 - 5.000 ) 
    Source Clock Delay      (SCD):    6.460ns = ( 8.960 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     6.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     7.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     8.960    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     9.478 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232    10.710    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124    10.834 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.418    12.252    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     7.842    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     7.942 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     8.573    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.664 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.644    10.308    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.154    10.462    
                         clock uncertainty           -0.036    10.426    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205    10.221    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                 -2.031    

Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.699    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.154     7.966    
                         clock uncertainty           -0.036     7.930    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     7.761    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -1.938    

Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=15, routed)          1.232     8.210    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.365     9.699    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.154     7.966    
                         clock uncertainty           -0.036     7.930    
    SLICE_X4Y16          FDCE (Setup_fdce_C_CE)      -0.169     7.761    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -1.938    

Slack (VIOLATED) :        -1.911ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 7.811 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.634    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     7.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.154     7.965    
                         clock uncertainty           -0.036     7.929    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     7.724    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -1.911    

Slack (VIOLATED) :        -1.911ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.225%)  route 2.532ns (79.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 7.811 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.465     9.634    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.647     7.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.154     7.965    
                         clock uncertainty           -0.036     7.929    
    SLICE_X7Y17          FDCE (Setup_fdce_C_CE)      -0.205     7.724    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -1.911    

Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.731%)  route 2.455ns (79.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.826     6.460    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     6.978 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=17, routed)          1.068     8.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1_replica/O
                         net (fo=3, routed)           1.387     9.557    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7_repN
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.156     7.968    
                         clock uncertainty           -0.036     7.932    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205     7.727    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -1.830    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.642ns (20.953%)  route 2.422ns (79.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827     6.461    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     6.979 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=12, routed)          1.167     8.146    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.270 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=1, routed)           1.255     9.525    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.154     7.964    
                         clock uncertainty           -0.036     7.928    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205     7.723    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 -1.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.903ns (13.263%)  route 5.904ns (86.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.904     6.806    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000     6.089    
                         clock uncertainty            0.036     6.125    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.230     6.355    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -6.355    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.207ns (24.264%)  route 0.646ns (75.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 5.313 - 2.500 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 4.828 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.828    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.992 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     5.638    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I3_O)        0.043     5.681 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     5.681    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.313    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.268     5.045    
                         clock uncertainty            0.036     5.081    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     5.212    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -5.212    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.774%)  route 0.644ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 5.314 - 2.500 ) 
    Source Clock Delay      (SCD):    2.329ns = ( 4.829 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.829    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.993 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.637    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     5.685 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     5.685    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.314    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.268     5.046    
                         clock uncertainty            0.036     5.082    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.131     5.213    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.213    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.840ns  (logic 0.228ns (27.151%)  route 0.612ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 5.315 - 2.500 ) 
    Source Clock Delay      (SCD):    2.329ns = ( 4.829 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.829    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.133     4.962 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.612     5.574    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.095     5.669 r  SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     5.669    SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.888     5.315    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.269     5.046    
                         clock uncertainty            0.036     5.082    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.114     5.196    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.196    
                         arrival time                           5.669    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.510%)  route 0.644ns (75.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 5.314 - 2.500 ) 
    Source Clock Delay      (SCD):    2.329ns = ( 4.829 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.829    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     4.993 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.644     5.637    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     5.682 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     5.682    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     5.314    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.268     5.046    
                         clock uncertainty            0.036     5.082    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.121     5.203    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.203    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.441%)  route 0.646ns (75.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.328    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     2.492 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.646     3.138    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.045     3.183 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=2, routed)           0.000     3.183    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     2.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.268     2.545    
                         clock uncertainty            0.036     2.581    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     2.702    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.114%)  route 0.651ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    2.329ns = ( 4.829 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     4.829    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     4.993 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.651     5.644    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.885     5.312    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.253     5.059    
                         clock uncertainty            0.036     5.095    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.052     5.147    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -5.147    
                         arrival time                           5.644    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.890ns  (logic 0.210ns (23.592%)  route 0.680ns (76.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 5.313 - 2.500 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 4.828 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     3.869    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.914 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     4.184    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.210 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     4.828    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     4.992 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=7, routed)           0.680     5.672    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.046     5.718 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     5.718    SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     4.037    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     4.093 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     4.398    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.427 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     5.313    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.268     5.045    
                         clock uncertainty            0.036     5.081    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     5.212    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -5.212    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.823%)  route 0.707ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.707     3.200    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     2.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.253     2.558    
                         clock uncertainty            0.036     2.594    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.070     2.664    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.164ns (18.860%)  route 0.706ns (81.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.706     3.198    SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.884     2.811    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.253     2.558    
                         clock uncertainty            0.036     2.594    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.066     2.660    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_TX_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.090ns,  Total Violation       -0.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.478ns (26.769%)  route 1.308ns (73.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 6.991 - 2.500 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.751     4.992    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.478     5.470 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           1.308     6.778    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.575     6.991    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.000     6.991    
                         clock uncertainty           -0.036     6.955    
    SLICE_X17Y10         FDCE (Setup_fdce_C_D)       -0.267     6.688    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.518ns (26.190%)  route 1.460ns (73.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.750     4.991    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.518     5.509 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/Q
                         net (fo=5, routed)           1.460     6.969    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/res_seq_reg[sysflip0]__0
    SLICE_X20Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X20Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000     6.987    
                         clock uncertainty           -0.036     6.951    
    SLICE_X20Y13         FDCE (Setup_fdce_C_D)       -0.047     6.904    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.904    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.543%)  route 1.434ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.750     4.991    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518     5.509 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/Q
                         net (fo=2, routed)           1.434     6.943    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism              0.000     6.990    
                         clock uncertainty           -0.036     6.954    
    SLICE_X17Y11         FDCE (Setup_fdce_C_D)       -0.067     6.887    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.478ns (27.364%)  route 1.269ns (72.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 6.991 - 2.500 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.750     4.991    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.478     5.469 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=8, routed)           1.269     6.738    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.575     6.991    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.000     6.991    
                         clock uncertainty           -0.036     6.955    
    SLICE_X17Y10         FDCE (Setup_fdce_C_D)       -0.272     6.683    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.518ns (26.830%)  route 1.413ns (73.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.750     4.991    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518     5.509 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/Q
                         net (fo=2, routed)           1.413     6.922    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/C
                         clock pessimism              0.000     6.990    
                         clock uncertainty           -0.036     6.954    
    SLICE_X17Y11         FDCE (Setup_fdce_C_D)       -0.081     6.873    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.718ns (35.373%)  route 1.312ns (64.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.743     4.984    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.419     5.403 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           1.312     6.715    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X23Y11         LUT3 (Prop_lut3_I0_O)        0.299     7.014 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     7.014    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     6.988    
                         clock uncertainty           -0.036     6.952    
    SLICE_X23Y11         FDCE (Setup_fdce_C_D)        0.031     6.983    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.518ns (26.638%)  route 1.427ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 6.991 - 2.500 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.751     4.992    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.518     5.510 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/Q
                         net (fo=2, routed)           1.427     6.937    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]__0
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.575     6.991    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism              0.000     6.991    
                         clock uncertainty           -0.036     6.955    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)       -0.045     6.910    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                          6.910    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.518ns (27.378%)  route 1.374ns (72.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 6.990 - 2.500 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.750     4.991    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.518     5.509 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           1.374     6.884    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     6.990    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     6.990    
                         clock uncertainty           -0.036     6.954    
    SLICE_X21Y10         FDCE (Setup_fdce_C_D)       -0.095     6.859    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.478ns (26.831%)  route 1.304ns (73.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 6.991 - 2.500 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.751     4.992    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.478     5.470 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           1.304     6.774    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.575     6.991    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000     6.991    
                         clock uncertainty           -0.036     6.955    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)       -0.203     6.752    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.580ns (28.940%)  route 1.424ns (71.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.744     4.985    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDCE (Prop_fdce_C_Q)         0.456     5.441 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           1.424     6.866    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X23Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.990 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     6.990    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     6.988    
                         clock uncertainty           -0.036     6.952    
    SLICE_X23Y11         FDCE (Setup_fdce_C_D)        0.029     6.981    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.817%)  route 0.534ns (74.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.474    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=1, routed)           0.534     2.149    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X23Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.194 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     2.194    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.011    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.036     2.047    
    SLICE_X23Y11         FDCE (Hold_fdce_C_D)         0.092     2.139    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.114%)  route 0.546ns (76.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.478    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/Q
                         net (fo=2, routed)           0.546     2.187    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism              0.000     2.013    
                         clock uncertainty            0.036     2.049    
    SLICE_X17Y11         FDCE (Hold_fdce_C_D)         0.070     2.119    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.226ns (30.770%)  route 0.508ns (69.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.474    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/Q
                         net (fo=1, routed)           0.508     2.110    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag_n_0_]
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.098     2.208 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     2.208    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.036     2.043    
    SLICE_X24Y11         FDCE (Hold_fdce_C_D)         0.092     2.135    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.148ns (22.612%)  route 0.507ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.478    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.148     1.626 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           0.507     2.132    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.014    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X16Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.036     2.050    
    SLICE_X16Y9          FDCE (Hold_fdce_C_D)         0.006     2.056    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.227ns (30.560%)  route 0.516ns (69.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.474    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           0.516     2.118    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X23Y11         LUT3 (Prop_lut3_I0_O)        0.099     2.217 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     2.217    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.011    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.036     2.047    
    SLICE_X23Y11         FDCE (Hold_fdce_C_D)         0.092     2.139    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.632%)  route 0.561ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.478    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]/Q
                         net (fo=2, routed)           0.561     2.203    SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][5]
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/C
                         clock pessimism              0.000     2.013    
                         clock uncertainty            0.036     2.049    
    SLICE_X17Y11         FDCE (Hold_fdce_C_D)         0.066     2.115    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.493%)  route 0.573ns (75.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.474    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/Q
                         net (fo=1, routed)           0.573     2.188    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.233 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     2.233    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.036     2.043    
    SLICE_X24Y11         FDCE (Hold_fdce_C_D)         0.092     2.135    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.237%)  route 0.581ns (75.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.474    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           0.581     2.196    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.241 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     2.241    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.036     2.043    
    SLICE_X24Y11         FDCE (Hold_fdce_C_D)         0.092     2.135    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.650%)  route 0.560ns (77.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.592     1.479    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y9          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           0.560     2.203    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     2.012    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.036     2.048    
    SLICE_X21Y10         FDCE (Hold_fdce_C_D)         0.046     2.094    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.148ns (21.998%)  route 0.525ns (78.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.478    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.148     1.626 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=8, routed)           0.525     2.151    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.013    
                         clock uncertainty            0.036     2.049    
    SLICE_X17Y10         FDCE (Hold_fdce_C_D)        -0.008     2.041    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_main_clk

Setup :           11  Failing Endpoints,  Worst Slack       -1.317ns,  Total Violation       -9.837ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.903ns  (logic 0.704ns (36.993%)  route 1.199ns (63.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.459ns = ( 13.959 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.825    13.959    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    14.415 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/Q
                         net (fo=1, routed)           0.911    15.326    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_13[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_comp_1/O
                         net (fo=1, routed)           0.288    15.738    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124    15.862 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.862    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.032    14.545    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.822ns  (logic 0.704ns (38.638%)  route 1.118ns (61.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    6.459ns = ( 13.959 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.825    13.959    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    14.415 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/Q
                         net (fo=1, routed)           0.565    14.980    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_13[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124    15.104 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_3_comp_1/O
                         net (fo=1, routed)           0.553    15.657    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_3_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.124    15.781 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.781    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.649    14.548    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000    14.548    
                         clock uncertainty           -0.036    14.512    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)        0.032    14.544    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.812ns  (logic 0.704ns (38.862%)  route 1.108ns (61.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 14.547 - 10.000 ) 
    Source Clock Delay      (SCD):    6.461ns = ( 13.961 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.961    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456    14.417 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=1, routed)           0.821    15.238    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_8[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124    15.362 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.286    15.649    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.773    SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.648    14.547    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.547    
                         clock uncertainty           -0.036    14.511    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.081    14.592    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -15.773    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.709ns  (logic 0.704ns (41.200%)  route 1.005ns (58.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 14.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.461ns = ( 13.961 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.961    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456    14.417 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=1, routed)           0.596    15.013    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_10[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    15.137 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_3/O
                         net (fo=1, routed)           0.409    15.546    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I3_O)        0.124    15.670 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.670    SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.647    14.546    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.546    
                         clock uncertainty           -0.036    14.510    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.077    14.587    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -15.670    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.463ns  (logic 0.721ns (49.294%)  route 0.742ns (50.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.464ns = ( 13.964 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.830    13.964    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.422    14.386 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.742    15.128    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.299    15.427 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.427    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X5Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.441ns  (logic 0.776ns (53.838%)  route 0.665ns (46.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.462ns = ( 13.962 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.828    13.962    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478    14.440 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.665    15.106    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.298    15.404 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    15.404    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.480ns  (logic 0.642ns (43.381%)  route 0.838ns (56.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    6.462ns = ( 13.962 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.828    13.962    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.518    14.480 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.838    15.318    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    15.442    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.081    14.595    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.228%)  route 0.603ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 14.547 - 10.000 ) 
    Source Clock Delay      (SCD):    6.461ns = ( 13.961 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.961    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    14.439 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.603    15.042    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.648    14.547    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.547    
                         clock uncertainty           -0.036    14.511    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)       -0.193    14.318    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.440%)  route 0.669ns (53.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.464ns = ( 13.964 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.830    13.964    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456    14.420 f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.669    15.089    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.124    15.213 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    15.213    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.213    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.102%)  route 0.516ns (51.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    6.461ns = ( 13.961 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652    11.189    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    12.033    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.134 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.961    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    14.439 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.516    14.955    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.649    14.548    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.548    
                         clock uncertainty           -0.036    14.512    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.218    14.294    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                 -0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.003ns (17.726%)  route 4.654ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.654     5.557    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Din_IBUF
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.100     5.657 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     5.657    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.269     5.375    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           5.657    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.003ns (17.381%)  route 4.766ns (82.619%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.766     5.669    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Din_IBUF
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.100     5.769 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     5.769    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.270     5.376    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.212ns (63.111%)  route 0.124ns (36.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.167     2.496 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           0.124     2.620    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[0]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.045     2.665 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     2.665    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.121     2.180    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.380%)  route 0.108ns (39.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     2.493 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/Q
                         net (fo=2, routed)           0.108     2.600    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][2]_repN_alias
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.047     2.104    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.231ns (58.003%)  route 0.167ns (41.997%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.616     2.326    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     2.467 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.113     2.580    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_14[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.625 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_comp_1/O
                         net (fo=1, routed)           0.054     2.679    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.045     2.724 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.724    SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.885     2.020    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.036     2.056    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     2.177    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.328    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     2.476 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.164     2.640    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.022     2.079    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.751%)  route 0.238ns (53.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.616     2.326    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     2.490 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=1, routed)           0.238     2.728    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_8[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.773 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.773    SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.884     2.019    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.036     2.055    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.120     2.175    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.194%)  route 0.203ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.328    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     2.476 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.203     2.679    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.885     2.020    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.036     2.056    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.006     2.062    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.342%)  route 0.253ns (57.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.328    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     2.469 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/Q
                         net (fo=1, routed)           0.253     2.722    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_15[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.045     2.767 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.767    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.092     2.150    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.107%)  route 0.239ns (50.893%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/Q
                         net (fo=1, routed)           0.127     2.597    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_10[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.642 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_comp_1/O
                         net (fo=1, routed)           0.112     2.754    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I3_O)        0.045     2.799 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.799    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.092     2.149    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.650    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_main_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.943ns,  Total Violation       -5.725ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.943ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.903ns  (logic 0.704ns (36.993%)  route 1.199ns (63.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.085ns = ( 13.585 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.825    13.585    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    14.041 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/Q
                         net (fo=1, routed)           0.911    14.952    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_13[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.076 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_comp_1/O
                         net (fo=1, routed)           0.288    15.364    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.488    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.032    14.545    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -0.943    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.822ns  (logic 0.704ns (38.638%)  route 1.118ns (61.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    6.085ns = ( 13.585 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.825    13.585    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    14.041 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/Q
                         net (fo=1, routed)           0.565    14.607    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_13[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124    14.731 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_3_comp_1/O
                         net (fo=1, routed)           0.553    15.283    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_3_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.407    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.649    14.548    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000    14.548    
                         clock uncertainty           -0.036    14.512    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)        0.032    14.544    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.812ns  (logic 0.704ns (38.862%)  route 1.108ns (61.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 14.547 - 10.000 ) 
    Source Clock Delay      (SCD):    6.087ns = ( 13.587 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.587    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456    14.043 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=1, routed)           0.821    14.865    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_8[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.989 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.286    15.275    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.124    15.399 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.399    SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.648    14.547    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.547    
                         clock uncertainty           -0.036    14.511    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.081    14.592    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.709ns  (logic 0.704ns (41.200%)  route 1.005ns (58.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 14.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.087ns = ( 13.587 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.587    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456    14.043 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=1, routed)           0.596    14.639    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_10[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    14.763 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_3/O
                         net (fo=1, routed)           0.409    15.172    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I3_O)        0.124    15.296 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.296    SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.647    14.546    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.546    
                         clock uncertainty           -0.036    14.510    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.077    14.587    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.463ns  (logic 0.721ns (49.294%)  route 0.742ns (50.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.090ns = ( 13.590 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.830    13.590    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.422    14.012 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.742    14.754    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.299    15.053 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.053    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X5Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.441ns  (logic 0.776ns (53.838%)  route 0.665ns (46.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.088ns = ( 13.588 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.828    13.588    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478    14.066 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.665    14.732    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.298    15.030 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    15.030    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -0.487    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.480ns  (logic 0.642ns (43.381%)  route 0.838ns (56.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    6.088ns = ( 13.588 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.828    13.588    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.518    14.106 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.838    14.944    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    15.068    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.081    14.595    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.228%)  route 0.603ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 14.547 - 10.000 ) 
    Source Clock Delay      (SCD):    6.087ns = ( 13.587 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.587    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    14.065 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.603    14.668    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.648    14.547    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.547    
                         clock uncertainty           -0.036    14.511    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)       -0.193    14.318    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.440%)  route 0.669ns (53.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.090ns = ( 13.590 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.830    13.590    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456    14.046 f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.669    14.715    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.124    14.839 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    14.839    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.102%)  route 0.516ns (51.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    6.087ns = ( 13.587 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363    10.816    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.940 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720    11.659    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.760 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.827    13.587    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    14.065 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.516    14.581    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.649    14.548    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.548    
                         clock uncertainty           -0.036    14.512    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.218    14.294    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                 -0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.212ns (63.111%)  route 0.124ns (36.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.167     2.324 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           0.124     2.448    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[0]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.045     2.493 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     2.493    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.121     2.180    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.380%)  route 0.108ns (39.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/Q
                         net (fo=2, routed)           0.108     2.429    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][2]_repN_alias
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.047     2.104    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.002%)  route 0.123ns (36.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     2.321 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.123     2.444    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.045     2.489 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     2.489    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     2.149    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.231ns (58.003%)  route 0.167ns (41.997%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.616     2.154    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     2.295 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.113     2.408    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_14[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.453 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_comp_1/O
                         net (fo=1, routed)           0.054     2.507    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.045     2.552 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.552    SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.885     2.020    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.036     2.056    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     2.177    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.156    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     2.304 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.164     2.468    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.022     2.079    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.453%)  route 0.185ns (46.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.167     2.324 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           0.185     2.509    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_1[0]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.045     2.554 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     2.554    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.092     2.150    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.751%)  route 0.238ns (53.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.616     2.154    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     2.318 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=1, routed)           0.238     2.556    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_8[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.601 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.601    SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.884     2.019    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.036     2.055    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.120     2.175    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.194%)  route 0.203ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.156    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     2.304 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.203     2.507    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.885     2.020    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.036     2.056    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.006     2.062    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.342%)  route 0.253ns (57.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.618     2.156    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     2.297 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/Q
                         net (fo=1, routed)           0.253     2.550    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_15[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.045     2.595 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.595    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.092     2.150    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.107%)  route 0.239ns (50.893%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/Q
                         net (fo=1, routed)           0.127     2.425    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_10[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.470 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_comp_1/O
                         net (fo=1, routed)           0.112     2.582    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I3_O)        0.045     2.627 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.627    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.036     2.057    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.092     2.149    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_main_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.341ns,  Total Violation       -0.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@7.500ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.456%)  route 1.773ns (79.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    5.004ns = ( 12.504 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      7.500     7.500 r  
    AA7                                               0.000     7.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     7.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     8.487 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.658    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.759 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.745    12.504    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.456    12.960 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           1.773    14.733    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X20Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.574    14.473    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.473    
                         clock uncertainty           -0.036    14.437    
    SLICE_X20Y10         FDCE (Setup_fdce_C_D)       -0.045    14.392    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@7.500ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.624%)  route 1.586ns (75.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.004ns = ( 12.504 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      7.500     7.500 r  
    AA7                                               0.000     7.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     7.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     8.487 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.658    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.759 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.745    12.504    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X22Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.518    13.022 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           1.586    14.607    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.464    
                         clock uncertainty           -0.036    14.428    
    SLICE_X25Y12         FDCE (Setup_fdce_C_D)       -0.061    14.367    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                 -0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.509%)  route 0.636ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X22Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.636     2.293    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.853     1.988    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.036     2.024    
    SLICE_X25Y12         FDCE (Hold_fdce_C_D)         0.070     2.094    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.822%)  route 0.697ns (83.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X23Y13         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.697     2.331    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X20Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.860     1.995    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.036     2.031    
    SLICE_X20Y10         FDCE (Hold_fdce_C_D)         0.052     2.083    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.419ns (19.126%)  route 1.772ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 9.467 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          1.772     7.211    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.568     9.467    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.036     9.431    
    SLICE_X25Y8          FDRE (Setup_fdre_C_CE)      -0.377     9.054    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.419ns (19.126%)  route 1.772ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 9.467 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          1.772     7.211    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.568     9.467    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.036     9.431    
    SLICE_X25Y8          FDRE (Setup_fdre_C_CE)      -0.377     9.054    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.419ns (19.126%)  route 1.772ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 9.467 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          1.772     7.211    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.568     9.467    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.036     9.431    
    SLICE_X25Y8          FDRE (Setup_fdre_C_CE)      -0.377     9.054    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.053%)  route 1.253ns (74.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 9.473 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          1.253     6.693    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X23Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.574     9.473    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X23Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     9.473    
                         clock uncertainty           -0.036     9.437    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)       -0.239     9.198    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.341%)  route 0.734ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 9.467 - 5.000 ) 
    Source Clock Delay      (SCD):    5.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.739     5.019    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.419     5.438 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/Q
                         net (fo=1, routed)           0.734     6.172    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.568     9.467    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.036     9.431    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)       -0.250     9.181    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.132%)  route 0.509ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.509     5.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.564     9.463    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.463    
                         clock uncertainty           -0.036     9.427    
    SLICE_X25Y13         FDRE (Setup_fdre_C_CE)      -0.377     9.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.132%)  route 0.509ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.509     5.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.564     9.463    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.463    
                         clock uncertainty           -0.036     9.427    
    SLICE_X25Y13         FDRE (Setup_fdre_C_CE)      -0.377     9.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.132%)  route 0.509ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.509     5.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.564     9.463    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.463    
                         clock uncertainty           -0.036     9.427    
    SLICE_X24Y13         FDRE (Setup_fdre_C_CE)      -0.377     9.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.132%)  route 0.509ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.509     5.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.564     9.463    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.463    
                         clock uncertainty           -0.036     9.427    
    SLICE_X24Y13         FDRE (Setup_fdre_C_CE)      -0.377     9.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.132%)  route 0.509ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.509     5.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.564     9.463    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.463    
                         clock uncertainty           -0.036     9.427    
    SLICE_X24Y13         FDRE (Setup_fdre_C_CE)      -0.377     9.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  3.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/Q
                         net (fo=1, routed)           0.126    11.776    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.077     7.100    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.100    
                         arrival time                          11.776    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.681ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/Q
                         net (fo=2, routed)           0.127    11.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.073     7.096    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.096    
                         arrival time                          11.777    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.707ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=2, routed)           0.156    11.807    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.077     7.100    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.100    
                         arrival time                          11.807    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.736ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.727%)  route 0.189ns (57.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.509 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584    11.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141    11.650 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/Q
                         net (fo=2, routed)           0.189    11.839    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.079     7.102    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg
  -------------------------------------------------------------------
                         required time                         -7.102    
                         arrival time                          11.839    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.746ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.403%)  route 0.200ns (58.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/Q
                         net (fo=1, routed)           0.200    11.850    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.856     6.991    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.991    
                         clock uncertainty            0.036     7.027    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.077     7.104    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.104    
                         arrival time                          11.850    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.775ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.674%)  route 0.179ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.128    11.638 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/Q
                         net (fo=1, routed)           0.179    11.817    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.019     7.042    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                          11.817    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.777ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.937%)  route 0.231ns (62.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/Q
                         net (fo=1, routed)           0.231    11.881    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.856     6.991    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.991    
                         clock uncertainty            0.036     7.027    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.077     7.104    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.104    
                         arrival time                          11.881    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.787ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.258%)  route 0.237ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.509 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584    11.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141    11.650 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=2, routed)           0.237    11.887    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X24Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.077     7.100    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.100    
                         arrival time                          11.887    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.856ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.490%)  route 0.266ns (67.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.128    11.638 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/Q
                         net (fo=1, routed)           0.266    11.904    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.856     6.991    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.991    
                         clock uncertainty            0.036     7.027    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.020     7.047    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                          11.904    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.883ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.237%)  route 0.182ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585    11.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.128    11.638 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.182    11.820    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     6.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X25Y13         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.987    
                         clock uncertainty            0.036     7.023    
    SLICE_X25Y13         FDRE (Hold_fdre_C_CE)       -0.086     6.937    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                          11.820    
  -------------------------------------------------------------------
                         slack                                  4.883    





---------------------------------------------------------------------------------------------------
From Clock:  axi_streamout_aclk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.318ns  (logic 0.721ns (54.707%)  route 0.597ns (45.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 14.554 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.422    10.573 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=2, routed)           0.597    11.170    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tvalid_OBUF
    SLICE_X1Y7           LUT5 (Prop_lut5_I0_O)        0.299    11.469 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000    11.469    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.655    14.554    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                         clock pessimism              0.000    14.554    
                         clock uncertainty           -0.036    14.518    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.029    14.547    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  3.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.444ns  (logic 0.231ns (52.034%)  route 0.213ns (47.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.133     6.694 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=2, routed)           0.213     6.907    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tvalid_OBUF
    SLICE_X1Y7           LUT5 (Prop_lut5_I0_O)        0.098     7.005 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     7.005    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.892     2.027    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.036     2.063    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.091     2.154    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           7.005    
  -------------------------------------------------------------------
                         slack                                  4.851    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamin_aclk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.460ns  (logic 0.583ns (23.695%)  route 1.877ns (76.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 9.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.749     9.990    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X23Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.459    10.449 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=25, routed)          1.401    11.850    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.974 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0/O
                         net (fo=1, routed)           0.477    12.451    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000    14.501    
                         clock uncertainty           -0.036    14.465    
    SLICE_X24Y14         FDRE (Setup_fdre_C_D)       -0.047    14.418    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamin_aclk rise@0.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        0.976ns  (logic 0.191ns (19.560%)  route 0.785ns (80.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     5.198 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.887 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.592     6.479    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X23Y8          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.146     6.625 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=25, routed)          0.614     7.238    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.045     7.283 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0/O
                         net (fo=1, routed)           0.172     7.455    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.852     2.025    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty            0.036     2.061    
    SLICE_X24Y14         FDRE (Hold_fdre_C_D)         0.075     2.136    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           7.455    
  -------------------------------------------------------------------
                         slack                                  5.319    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  axi_streamout_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.580ns (36.400%)  route 1.013ns (63.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.013     6.545    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     6.669    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.032     9.626    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.354%)  route 1.015ns (63.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.015     6.547    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.671 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     6.671    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.035     9.629    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.580ns (36.400%)  route 1.013ns (63.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.013     6.545    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     6.669    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.034     9.628    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.580ns (36.423%)  route 1.012ns (63.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.012     6.544    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.668 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     6.668    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.034     9.628    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.580ns (40.270%)  route 0.860ns (59.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.860     6.392    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1/O
                         net (fo=1, routed)           0.000     6.516    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.035     9.629    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.411%)  route 0.855ns (59.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.855     6.387    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     6.511    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.034     9.628    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.605ns (41.289%)  route 0.860ns (58.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.860     6.392    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.149     6.541 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_i_1/O
                         net (fo=1, routed)           0.000     6.541    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.078     9.672    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.580ns (45.768%)  route 0.687ns (54.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.687     6.219    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.343 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     6.343    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.034     9.628    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.949%)  route 0.682ns (54.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.834     5.075    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.682     6.214    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.338 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     6.338    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.630    
                         clock uncertainty           -0.036     9.594    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.032     9.626    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  3.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.170%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/Q
                         net (fo=1, routed)           0.127    11.801    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[5]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.045    11.846 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000    11.846    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.846    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.700ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.425%)  route 0.197ns (48.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/Q
                         net (fo=1, routed)           0.197    11.871    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[2]
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045    11.916 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000    11.916    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.916    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.701ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.425%)  route 0.197ns (48.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/Q
                         net (fo=1, routed)           0.197    11.871    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[3]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.045    11.916 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000    11.916    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.098     7.215    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -7.215    
                         arrival time                          11.916    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.706ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.707%)  route 0.203ns (49.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/Q
                         net (fo=1, routed)           0.203    11.877    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[4]
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045    11.922 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000    11.922    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.922    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.707ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.584%)  route 0.204ns (49.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/Q
                         net (fo=1, routed)           0.204    11.878    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[6]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.045    11.923 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000    11.923    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.923    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.758ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.149%)  route 0.277ns (59.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/Q
                         net (fo=2, routed)           0.277    11.928    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045    11.973 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000    11.973    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.098     7.215    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -7.215    
                         arrival time                          11.973    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.759ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.919%)  route 0.256ns (55.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.164    11.674 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/Q
                         net (fo=1, routed)           0.256    11.930    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[0]
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045    11.975 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000    11.975    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.975    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.780ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.269%)  route 0.300ns (61.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.510 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.623    11.510    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    11.651 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/Q
                         net (fo=2, routed)           0.300    11.951    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[7]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.045    11.996 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1/O
                         net (fo=1, routed)           0.000    11.996    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.099     7.216    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                          11.996    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.788ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - SPW_main_clk rise@10.000ns)
  Data Path Delay:        0.510ns  (logic 0.185ns (36.256%)  route 0.325ns (63.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.509 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198    10.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.622    11.509    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    11.650 f  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.325    11.975    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.044    12.019 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_i_1/O
                         net (fo=1, routed)           0.000    12.019    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.081    
                         clock uncertainty            0.036     7.117    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.114     7.231    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg
  -------------------------------------------------------------------
                         required time                         -7.231    
                         arrival time                          12.019    
  -------------------------------------------------------------------
                         slack                                  4.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :           54  Failing Endpoints,  Worst Slack       -0.694ns,  Total Violation      -20.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.556%)  route 2.111ns (78.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.227     9.154    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.770     8.900    
                         clock uncertainty           -0.036     8.864    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.405     8.459    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     9.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.770     8.895    
                         clock uncertainty           -0.036     8.859    
    SLICE_X3Y18          FDCE (Recov_fdce_C_CLR)     -0.405     8.454    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -0.657    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.955%)  route 2.062ns (78.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.178     9.105    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X1Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism              0.770     8.899    
                         clock uncertainty           -0.036     8.863    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.405     8.458    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     9.080    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.770     8.900    
                         clock uncertainty           -0.036     8.864    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     8.462    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     9.080    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.770     8.900    
                         clock uncertainty           -0.036     8.864    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     8.462    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 8.128 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     9.103    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     8.128    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.770     8.898    
                         clock uncertainty           -0.036     8.862    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     8.501    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 8.128 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     9.103    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     8.128    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.770     8.898    
                         clock uncertainty           -0.036     8.862    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     8.501    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.580ns (22.460%)  route 2.002ns (77.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.119     9.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y17          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.770     8.897    
                         clock uncertainty           -0.036     8.861    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405     8.456    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.204     9.131    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.770     8.899    
                         clock uncertainty           -0.036     8.863    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319     8.544    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     9.111    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism              0.770     8.895    
                         clock uncertainty           -0.036     8.859    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.319     8.540    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -0.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.756%)  route 0.669ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.259     3.184    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X5Y19          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.882     3.005    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.666     2.339    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.247    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.668     2.342    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.275    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.668     2.342    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.275    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.668     2.342    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.275    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.668     2.342    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.275    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.668     2.342    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.275    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.245    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     3.006    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.666     2.340    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     2.273    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.808%)  route 0.753ns (80.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.343     3.268    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                         clock pessimism             -0.666     2.344    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.277    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.245    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X7Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     3.006    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism             -0.666     2.340    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.248    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.357     3.283    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X4Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     3.009    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism             -0.666     2.343    
    SLICE_X4Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.276    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :           54  Failing Endpoints,  Worst Slack       -0.976ns,  Total Violation      -35.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.556%)  route 2.111ns (78.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.227     8.780    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.115     8.245    
                         clock uncertainty           -0.036     8.209    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.405     7.804    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     8.737    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.115     8.240    
                         clock uncertainty           -0.036     8.204    
    SLICE_X3Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.799    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.955%)  route 2.062ns (78.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.178     8.731    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X1Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism              0.115     8.244    
                         clock uncertainty           -0.036     8.208    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.405     7.803    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.928    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     8.707    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.115     8.245    
                         clock uncertainty           -0.036     8.209    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     7.807    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                          7.807    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 8.130 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     8.707    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     8.130    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115     8.245    
                         clock uncertainty           -0.036     8.209    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     7.807    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                          7.807    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 8.128 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     8.729    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     8.128    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.115     8.243    
                         clock uncertainty           -0.036     8.207    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     7.846    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 8.128 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     8.729    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     8.128    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.115     8.243    
                         clock uncertainty           -0.036     8.207    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     7.846    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.871ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.580ns (22.460%)  route 2.002ns (77.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 8.127 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.119     8.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y17          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     8.127    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.115     8.242    
                         clock uncertainty           -0.036     8.206    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405     7.801    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 -0.871    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.204     8.757    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.115     8.244    
                         clock uncertainty           -0.036     8.208    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319     7.889    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 8.125 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     8.737    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     8.125    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism              0.115     8.240    
                         clock uncertainty           -0.036     8.204    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.319     7.885    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 -0.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.756%)  route 0.669ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.259     3.012    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X5Y19          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.882     3.005    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.253     2.751    
                         clock uncertainty            0.036     2.788    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.696    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.255     2.754    
                         clock uncertainty            0.036     2.791    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.724    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.255     2.754    
                         clock uncertainty            0.036     2.791    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.724    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.255     2.754    
                         clock uncertainty            0.036     2.791    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.724    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.255     2.754    
                         clock uncertainty            0.036     2.791    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.724    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.255     2.754    
                         clock uncertainty            0.036     2.791    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.724    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.073    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     3.006    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.253     2.752    
                         clock uncertainty            0.036     2.789    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     2.722    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.808%)  route 0.753ns (80.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.343     3.096    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                         clock pessimism             -0.253     2.756    
                         clock uncertainty            0.036     2.793    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.726    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.073    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X7Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     3.006    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism             -0.253     2.752    
                         clock uncertainty            0.036     2.789    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.697    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.357     3.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X4Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     3.009    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism             -0.253     2.755    
                         clock uncertainty            0.036     2.792    
    SLICE_X4Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.725    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Din

Setup :            1  Failing Endpoint ,  Worst Slack       -1.962ns,  Total Violation       -1.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.962ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.668ns (14.992%)  route 3.788ns (85.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 8.129 - 2.500 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.749     4.990    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.508 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          2.249     7.757    SPW_IF/LINK_INST/recv_rxen
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.150     7.907 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.539     9.446    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X5Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.254     5.657    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.100     5.757 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.388    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.479 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     8.129    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     8.129    
                         clock uncertainty           -0.036     8.093    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.609     7.484    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                 -1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.208ns (11.356%)  route 1.624ns (88.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          0.978     2.619    SPW_IF/LINK_INST/recv_rxen
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.044     2.663 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           0.646     3.309    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X5Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.278     1.733    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.789 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     2.094    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.123 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     3.010    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.010    
                         clock uncertainty            0.036     3.046    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.158     2.888    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :           54  Failing Endpoints,  Worst Slack       -1.665ns,  Total Violation      -72.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.665ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.556%)  route 2.111ns (78.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.227     9.154    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.115     7.930    
                         clock uncertainty           -0.036     7.894    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.405     7.489    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 -1.665    

Slack (VIOLATED) :        -1.627ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     9.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.115     7.925    
                         clock uncertainty           -0.036     7.889    
    SLICE_X3Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.484    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.955%)  route 2.062ns (78.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.178     9.105    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X1Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism              0.115     7.929    
                         clock uncertainty           -0.036     7.893    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.405     7.488    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 -1.617    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     9.080    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.930    
                         clock uncertainty           -0.036     7.894    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     7.492    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     9.080    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.930    
                         clock uncertainty           -0.036     7.894    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     7.492    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 7.813 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     9.103    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     7.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.115     7.928    
                         clock uncertainty           -0.036     7.892    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     7.531    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 7.813 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     9.103    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     7.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.115     7.928    
                         clock uncertainty           -0.036     7.892    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     7.531    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.560ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.580ns (22.460%)  route 2.002ns (77.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.119     9.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y17          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.115     7.927    
                         clock uncertainty           -0.036     7.891    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405     7.486    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                 -1.560    

Slack (VIOLATED) :        -1.557ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.204     9.131    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.115     7.929    
                         clock uncertainty           -0.036     7.893    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319     7.574    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 -1.557    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.652     3.689    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.813 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.533    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.634 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.463    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.919 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.803    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.927 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     9.111    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism              0.115     7.925    
                         clock uncertainty           -0.036     7.889    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.319     7.570    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.756%)  route 0.669ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.259     3.184    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X5Y19          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.882     2.809    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.253     2.556    
                         clock uncertainty            0.036     2.592    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.500    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.255     2.559    
                         clock uncertainty            0.036     2.595    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.528    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.255     2.559    
                         clock uncertainty            0.036     2.595    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.528    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.255     2.559    
                         clock uncertainty            0.036     2.595    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.528    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.255     2.559    
                         clock uncertainty            0.036     2.595    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.528    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.217    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.255     2.559    
                         clock uncertainty            0.036     2.595    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.528    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.245    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     2.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.253     2.557    
                         clock uncertainty            0.036     2.593    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     2.526    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.808%)  route 0.753ns (80.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.343     3.268    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                         clock pessimism             -0.253     2.561    
                         clock uncertainty            0.036     2.597    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.530    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.245    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X7Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     2.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism             -0.253     2.557    
                         clock uncertainty            0.036     2.593    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.501    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.103     1.369    SPW_Din_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.414 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.684    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.710 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.329    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.470 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.925 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.357     3.283    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X4Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     2.813    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism             -0.253     2.560    
                         clock uncertainty            0.036     2.596    
    SLICE_X4Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.529    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.754    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :           54  Failing Endpoints,  Worst Slack       -0.694ns,  Total Violation      -20.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.556%)  route 2.111ns (78.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.227     8.780    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.711     8.526    
                         clock uncertainty           -0.036     8.491    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.405     8.086    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     8.737    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.711     8.521    
                         clock uncertainty           -0.036     8.486    
    SLICE_X3Y18          FDCE (Recov_fdce_C_CLR)     -0.405     8.081    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                          8.081    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 -0.657    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.955%)  route 2.062ns (78.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.178     8.731    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X1Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism              0.711     8.525    
                         clock uncertainty           -0.036     8.490    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.405     8.085    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     8.707    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.711     8.526    
                         clock uncertainty           -0.036     8.491    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     8.089    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                          8.089    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.161%)  route 2.037ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 7.815 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.154     8.707    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y13          FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 f  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.651     7.815    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y13          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.711     8.526    
                         clock uncertainty           -0.036     8.491    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.402     8.089    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                          8.089    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 7.813 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     8.729    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     7.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.711     8.524    
                         clock uncertainty           -0.036     8.489    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     8.128    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.580ns (21.972%)  route 2.060ns (78.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 7.813 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.176     8.729    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y16          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.649     7.813    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y16          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.711     8.524    
                         clock uncertainty           -0.036     8.489    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.361     8.128    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.580ns (22.460%)  route 2.002ns (77.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 7.812 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.119     8.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X3Y17          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.648     7.812    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y17          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.711     8.523    
                         clock uncertainty           -0.036     8.488    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405     8.083    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.204     8.757    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/C
                         clock pessimism              0.711     8.525    
                         clock uncertainty           -0.036     8.490    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319     8.171    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.903%)  route 2.068ns (78.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 7.810 - 2.500 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.363     3.316    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.440 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.720     4.159    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.260 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.829     6.089    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     6.545 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.883     7.429    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.553 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          1.185     8.737    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.646     7.810    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism              0.711     8.521    
                         clock uncertainty           -0.036     8.486    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.319     8.167    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 -0.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.756%)  route 0.669ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.259     3.012    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X5Y19          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.882     2.809    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y19          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.642     2.167    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.075    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.644     2.170    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.103    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.644     2.170    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.103    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.644     2.170    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.103    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.644     2.170    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.103    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.291     3.045    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X4Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X4Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.644     2.170    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.103    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.073    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     2.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.642     2.168    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     2.101    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.808%)  route 0.753ns (80.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.343     3.096    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X6Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X6Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                         clock pessimism             -0.642     2.172    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     2.105    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.299%)  route 0.730ns (79.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.320     3.073    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X7Y18          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.883     2.810    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y18          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism             -0.642     2.168    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.076    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.015     1.197    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.271     1.512    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.538 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.619     2.157    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     2.298 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.410     2.708    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     2.753 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=54, routed)          0.357     3.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X4Y15          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.886     2.813    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y15          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism             -0.642     2.171    
    SLICE_X4Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.104    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Sin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.277ns,  Total Violation       -2.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.668ns (14.992%)  route 3.788ns (85.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 7.814 - 2.500 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.749     4.990    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.508 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          2.249     7.757    SPW_IF/LINK_INST/recv_rxen
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.150     7.907 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.539     9.446    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X5Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.023     5.342    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.100     5.442 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.631     6.073    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.164 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          1.650     7.814    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     7.814    
                         clock uncertainty           -0.036     7.778    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.609     7.169    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                 -2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.208ns (11.356%)  route 1.624ns (88.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          0.978     2.619    SPW_IF/LINK_INST/recv_rxen
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.044     2.663 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           0.646     3.309    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X5Y14          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.167     1.537    SPW_Sin_IBUF
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.593 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.305     1.898    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.927 r  reset_reg_reg[0]_i_1/O
                         net (fo=55, routed)          0.887     2.814    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X5Y14          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     2.814    
                         clock uncertainty            0.036     2.850    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.158     2.692    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.754%)  route 1.318ns (67.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          1.005     6.969    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.405     7.000    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.754%)  route 1.318ns (67.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          1.005     6.969    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.405     7.000    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.754%)  route 1.318ns (67.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          1.005     6.969    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.405     7.000    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.754%)  route 1.318ns (67.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          1.005     6.969    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.405     7.000    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.644%)  route 1.266ns (66.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 6.982 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.953     6.917    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.566     6.982    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.457     7.440    
                         clock uncertainty           -0.036     7.404    
    SLICE_X24Y11         FDCE (Recov_fdce_C_CLR)     -0.405     6.999    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.644%)  route 1.266ns (66.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 6.982 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.953     6.917    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.566     6.982    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.457     7.440    
                         clock uncertainty           -0.036     7.404    
    SLICE_X24Y11         FDCE (Recov_fdce_C_CLR)     -0.405     6.999    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.644%)  route 1.266ns (66.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 6.982 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.953     6.917    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.566     6.982    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.457     7.440    
                         clock uncertainty           -0.036     7.404    
    SLICE_X24Y11         FDCE (Recov_fdce_C_CLR)     -0.405     6.999    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.644%)  route 1.266ns (66.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 6.982 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.953     6.917    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X24Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.566     6.982    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X24Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.457     7.440    
                         clock uncertainty           -0.036     7.404    
    SLICE_X24Y11         FDCE (Recov_fdce_C_CLR)     -0.405     6.999    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.642ns (34.053%)  route 1.243ns (65.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.930     6.894    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X21Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/C
                         clock pessimism              0.457     7.446    
                         clock uncertainty           -0.036     7.410    
    SLICE_X21Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.005    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.642ns (34.053%)  route 1.243ns (65.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.750     5.009    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     5.840    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.964 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.930     6.894    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X21Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     6.988    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X21Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/C
                         clock pessimism              0.457     7.446    
                         clock uncertainty           -0.036     7.410    
    SLICE_X21Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.005    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.311     2.123    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X18Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X18Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.311     2.123    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X18Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X18Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwso]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.311     2.123    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X18Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwso]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwso]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X18Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwso]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.884%)  route 0.408ns (66.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.300     2.112    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_0
    SLICE_X17Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.884%)  route 0.408ns (66.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.300     2.112    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_0
    SLICE_X17Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.884%)  route 0.408ns (66.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.300     2.112    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg_0
    SLICE_X17Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.884%)  route 0.408ns (66.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.300     2.112    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg_0
    SLICE_X17Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.884%)  route 0.408ns (66.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.300     2.112    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X17Y10         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.809%)  route 0.409ns (66.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.301     2.113    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X17Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.809%)  route 0.409ns (66.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.767    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.812 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=93, routed)          0.301     2.113    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X17Y11         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X17Y11         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X17Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][5]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][0]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.328%)  route 4.175ns (86.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.147     9.806    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg
    SLICE_X24Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][0]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X24Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][0]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.328%)  route 4.175ns (86.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.147     9.806    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg
    SLICE_X24Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X24Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.328%)  route 4.175ns (86.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.147     9.806    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg
    SLICE_X24Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X24Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.328%)  route 4.175ns (86.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.147     9.806    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg
    SLICE_X24Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X24Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.642ns (13.341%)  route 4.170ns (86.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.142     9.802    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_1
    SLICE_X25Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X25Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.642ns (13.341%)  route 4.170ns (86.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.142     9.802    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_1
    SLICE_X25Y12         FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X25Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txdiscard]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.642ns (13.341%)  route 4.170ns (86.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.142     9.802    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X25Y12         FDCE                                         f  SPW_IF/res_seq_reg[txdiscard]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/res_seq_reg[txdiscard]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X25Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/res_seq_reg[txdiscard]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txpacket]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.642ns (13.341%)  route 4.170ns (86.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         3.142     9.802    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X25Y12         FDCE                                         f  SPW_IF/res_seq_reg[txpacket]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.565    14.464    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y12         FDCE                                         r  SPW_IF/res_seq_reg[txpacket]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X25Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.481    SPW_IF/res_seq_reg[txpacket]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][10]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.642ns (13.749%)  route 4.027ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         2.999     9.659    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X23Y7          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.574    14.473    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X23Y7          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][10]/C
                         clock pessimism              0.457    14.930    
                         clock uncertainty           -0.036    14.895    
    SLICE_X23Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.490    SPW_IF/res_seq_reg[txfiforoom][10]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][11]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.642ns (13.749%)  route 4.027ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.748     4.989    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.518     5.507 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           1.028     6.536    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.660 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         2.999     9.659    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X23Y7          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.574    14.473    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X23Y7          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][11]/C
                         clock pessimism              0.457    14.930    
                         clock uncertainty           -0.036    14.895    
    SLICE_X23Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.490    SPW_IF/res_seq_reg[txfiforoom][11]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][1]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.387%)  route 0.583ns (73.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.213     2.268    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X10Y12         FDCE                                         f  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.859     1.994    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][1]/C
                         clock pessimism             -0.481     1.513    
    SLICE_X10Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.446    SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][2]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.387%)  route 0.583ns (73.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.213     2.268    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X10Y12         FDCE                                         f  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.859     1.994    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][2]/C
                         clock pessimism             -0.481     1.513    
    SLICE_X10Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.446    SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][2]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[rxen]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.313%)  route 0.585ns (73.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.215     2.270    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X10Y14         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[rxen]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    SPW_IF/LINK_INST/state_seq_reg[rxen]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timerdone]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.313%)  route 0.585ns (73.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.215     2.270    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X10Y14         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timerdone]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timerdone]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    SPW_IF/LINK_INST/state_seq_reg[timerdone]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][0]/PRE
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.387%)  route 0.583ns (73.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.213     2.268    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X10Y12         FDPE                                         f  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.859     1.994    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y12         FDPE                                         r  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][0]/C
                         clock pessimism             -0.481     1.513    
    SLICE_X10Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     1.442    SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][2]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.938%)  route 0.597ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.227     2.282    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X12Y14         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][2]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X12Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    SPW_IF/LINK_INST/state_seq_reg[timercnt][2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][4]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.473%)  route 0.580ns (73.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.210     2.265    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X9Y13          FDCE                                         f  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][4]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X9Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    SPW_IF/LINK_INST/FSM_onehot_state_seq_reg[state][4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.938%)  route 0.597ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.227     2.282    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X13Y14         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    SPW_IF/LINK_INST/state_seq_reg[timercnt][8]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/PRE
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.938%)  route 0.597ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.227     2.282    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X13Y14         FDPE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X13Y14         FDPE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X13Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     1.417    SPW_IF/LINK_INST/state_seq_reg[timercnt][9]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][3]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.763%)  route 0.671ns (76.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.476    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.370     2.010    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=214, routed)         0.300     2.355    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X12Y13         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][3]/C
                         clock pessimism             -0.481     1.512    
    SLICE_X12Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    SPW_IF/LINK_INST/state_seq_reg[timercnt][3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.911    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_TX_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.318ns  (logic 3.152ns (59.281%)  route 2.165ns (40.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.752     5.011    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.518     5.529 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           2.165     7.694    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         2.634    10.328 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    10.328    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.293ns  (logic 3.125ns (59.047%)  route 2.168ns (40.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.752     5.011    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.518     5.529 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           2.168     7.696    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         2.607    10.304 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    10.304    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.288ns (68.532%)  route 0.592ns (31.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.496    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           0.592     2.252    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         1.124     3.376 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     3.376    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.315ns (69.605%)  route 0.574ns (30.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.496    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           0.574     2.234    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         1.151     3.386 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     3.386    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_main_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.285ns (49.980%)  route 3.287ns (50.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.749     4.990    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X22Y7          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDCE (Prop_fdce_C_Q)         0.518     5.508 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=8, routed)           0.635     6.143    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X21Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.267 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.652     8.920    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.643    11.562 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    11.562    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.269ns (50.653%)  route 3.185ns (49.347%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.833     5.074    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.518     5.592 f  SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=16, routed)          1.174     6.767    SPW_IF/RXVALID
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.891 r  SPW_IF/axi_streamout_tlast_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.010     8.901    axi_streamout_tlast_OBUF
    Y5                   OBUF (Prop_obuf_I_O)         2.627    11.528 r  axi_streamout_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    11.528    axi_streamout_tlast
    Y5                                                                r  axi_streamout_tlast (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.353ns (59.900%)  route 0.906ns (40.100%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.622     1.509    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.164     1.673 f  SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=16, routed)          0.430     2.103    SPW_IF/RXVALID
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     2.148 r  SPW_IF/axi_streamout_tlast_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.475     2.624    axi_streamout_tlast_OBUF
    Y5                   OBUF (Prop_obuf_I_O)         1.144     3.767 r  axi_streamout_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    axi_streamout_tlast
    Y5                                                                r  axi_streamout_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.368ns (56.859%)  route 1.038ns (43.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.592     1.479    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X22Y7          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDCE (Prop_fdce_C_Q)         0.164     1.643 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=8, routed)           0.251     1.894    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X21Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.787     2.726    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.159     3.885 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_register_aclk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.073ns  (logic 3.184ns (62.773%)  route 1.888ns (37.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.888     7.484    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         2.666    10.150 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000    10.150    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.981ns  (logic 3.161ns (63.454%)  route 1.821ns (36.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.830     5.077    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           1.821     7.416    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         2.643    10.059 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000    10.059    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.085ns (62.384%)  route 1.860ns (37.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.524 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.860     7.385    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         2.629    10.014 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000    10.014    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.881ns  (logic 3.147ns (64.463%)  route 1.735ns (35.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.735     7.321    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         2.629     9.950 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.950    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.699ns  (logic 3.170ns (67.450%)  route 1.530ns (32.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           1.530     7.117    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         2.652     9.768 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     9.768    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.332ns (82.502%)  route 0.283ns (17.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           0.283     1.953    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.168     3.122 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     3.122    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.309ns (77.524%)  route 0.380ns (22.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.380     2.049    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         1.145     3.195 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.195    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.287ns (75.291%)  route 0.422ns (24.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.422     2.069    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.146     3.215 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000     3.215    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.324ns (76.725%)  route 0.402ns (23.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.402     2.077    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         1.160     3.237 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.237    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.347ns (75.228%)  route 0.443ns (24.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.619     1.512    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.443     2.119    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         1.183     3.302 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.302    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamin_aclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 3.361ns (45.431%)  route 4.037ns (54.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.419     5.440 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          1.384     6.824    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299     7.123 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.652     9.775    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.643    12.418 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    12.418    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.386ns (50.617%)  route 1.353ns (49.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.128     1.638 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.565     2.203    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.099     2.302 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.787     3.089    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.159     4.248 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     4.248    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamout_aclk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 3.243ns (58.441%)  route 2.306ns (41.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.422    10.573 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=2, routed)           2.306    12.880    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         2.821    15.701 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    15.701    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 3.057ns (61.940%)  route 1.879ns (38.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/Q
                         net (fo=2, routed)           1.879    12.489    axi_streamout_tdata_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         2.598    15.087 r  axi_streamout_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.087    axi_streamout_tdata[1]
    W5                                                                r  axi_streamout_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.907ns  (logic 3.037ns (61.880%)  route 1.871ns (38.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           1.871    12.481    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578    15.058 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.058    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 3.057ns (62.590%)  route 1.827ns (37.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           1.827    12.438    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         2.598    15.036 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.036    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.044ns (62.459%)  route 1.829ns (37.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           1.829    12.440    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         2.585    15.025 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.025    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.784ns  (logic 3.047ns (63.703%)  route 1.736ns (36.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           1.736    12.347    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.588    14.935 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.935    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.730ns  (logic 3.039ns (64.239%)  route 1.691ns (35.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           1.691    12.302    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         2.580    14.881 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.881    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 3.046ns (64.535%)  route 1.674ns (35.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/Q
                         net (fo=2, routed)           1.674    12.284    axi_streamout_tdata_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         2.587    14.872 r  axi_streamout_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.872    axi_streamout_tdata[7]
    V4                                                                r  axi_streamout_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.717ns  (logic 3.039ns (64.421%)  route 1.678ns (35.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.459    10.610 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           1.678    12.288    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         2.580    14.868 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.868    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 1.243ns (78.362%)  route 0.343ns (21.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.343     7.051    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.097     8.147 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.147    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.588ns  (logic 1.243ns (78.248%)  route 0.345ns (21.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.345     7.053    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.097     8.150 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.150    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 1.251ns (78.618%)  route 0.340ns (21.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/Q
                         net (fo=2, routed)           0.340     7.047    axi_streamout_tdata_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         1.105     8.152 r  axi_streamout_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.152    axi_streamout_tdata[7]
    V4                                                                r  axi_streamout_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.252ns (77.499%)  route 0.363ns (22.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.363     7.071    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.106     8.176 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.176    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.261ns (76.554%)  route 0.386ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.386     7.094    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.115     8.209 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.209    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.248ns (75.524%)  route 0.404ns (24.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.404     7.112    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.102     8.214 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.214    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.241ns (74.416%)  route 0.427ns (25.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.427     7.134    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.095     8.229 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.229    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.261ns (75.084%)  route 0.419ns (24.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.146     6.707 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/Q
                         net (fo=2, routed)           0.419     7.126    axi_streamout_tdata_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         1.115     8.241 r  axi_streamout_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.241    axi_streamout_tdata[1]
    W5                                                                r  axi_streamout_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.349ns (68.014%)  route 0.634ns (31.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.133     6.694 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=2, routed)           0.634     7.329    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.216     8.544 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.544    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_TX_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.094ns (26.568%)  route 3.023ns (73.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           2.378     3.348    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.645     4.116    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X18Y11         FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     0.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.574     4.490    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.243ns (16.436%)  route 1.238ns (83.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           0.995     1.193    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.238 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.243     1.481    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X18Y11         FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.013    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X18Y11         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_main_clk

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.232ns (24.961%)  route 3.703ns (75.039%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.027     4.011    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     4.135 r  SPW_IF/out_fifo[7]_i_2/O
                         net (fo=2, routed)           0.676     4.811    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     4.935 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     4.935    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.108ns (22.506%)  route 3.814ns (77.494%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.814     4.798    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     4.922 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1/O
                         net (fo=1, routed)           0.000     4.922    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.134ns (24.151%)  route 3.561ns (75.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.150     4.107 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587     4.695    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.134ns (24.151%)  route 3.561ns (75.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.150     4.107 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587     4.695    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.134ns (24.151%)  route 3.561ns (75.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.150     4.107 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587     4.695    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.134ns (24.151%)  route 3.561ns (75.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.150     4.107 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587     4.695    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.134ns (24.151%)  route 3.561ns (75.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.150     4.107 r  SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.587     4.695    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 1.136ns (24.210%)  route 3.556ns (75.790%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.027     4.011    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.152     4.163 r  SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.528     4.692    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X4Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.655     4.554    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.108ns (24.224%)  route 3.465ns (75.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.465     4.449    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     4.573 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[6]_i_2/O
                         net (fo=1, routed)           0.000     4.573    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[6]_i_2_n_0
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 1.232ns (27.035%)  route 3.325ns (72.965%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          2.973     3.957    SPW_IF/axi_streamout_tready_IBUF
    SLICE_X3Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.081 f  SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           0.351     4.432    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.556 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     4.556    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.656     4.555    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.257ns (20.160%)  route 1.020ns (79.840%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          1.020     1.232    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y7           LUT5 (Prop_lut5_I2_O)        0.045     1.277 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     1.277    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.892     2.027    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.245ns (18.381%)  route 1.089ns (81.619%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.089     1.289    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.334 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_i_1/O
                         net (fo=1, routed)           0.000     1.334    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/C

Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.243ns (17.131%)  route 1.178ns (82.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           0.995     1.193    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.238 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.183     1.421    SPW_IF/SYSRSTLOGIC/SPW_rst
    SLICE_X18Y13         FDCE                                         f  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.993    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.245ns (16.975%)  route 1.199ns (83.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.199     1.399    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.444 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1/O
                         net (fo=1, routed)           0.000     1.444    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.290ns (20.082%)  route 1.155ns (79.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.034     1.234    SPW_IF/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.045     1.279 f  SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           0.121     1.400    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.445 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.445    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.245ns (16.825%)  route 1.212ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.176     1.457    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.245ns (16.825%)  route 1.212ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.176     1.457    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.245ns (16.825%)  route 1.212ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.176     1.457    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.245ns (16.825%)  route 1.212ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.176     1.457    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.245ns (16.825%)  route 1.212ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.176     1.457    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.893     2.028    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_register_aclk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 1.405ns (33.898%)  route 2.739ns (66.102%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           2.078     3.234    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     3.358 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.661     4.019    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.143 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     4.143    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.233ns (30.374%)  route 2.827ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.176     4.060    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651     4.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.233ns (30.374%)  route 2.827ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.176     4.060    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651     4.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.233ns (30.374%)  route 2.827ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.176     4.060    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651     4.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.233ns (30.374%)  route 2.827ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.176     4.060    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.651     4.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.233ns (33.332%)  route 2.466ns (66.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.815     3.699    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 1.233ns (34.483%)  route 2.343ns (65.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.692     3.576    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 1.233ns (34.483%)  route 2.343ns (65.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.692     3.576    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 1.233ns (34.483%)  route 2.343ns (65.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.692     3.576    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 1.233ns (34.483%)  route 2.343ns (65.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.651     2.760    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.692     3.576    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.363ns (33.998%)  route 0.704ns (66.002%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           0.704     1.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.067    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.428ns (37.810%)  route 0.705ns (62.190%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 f  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.705     1.088    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.133 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.133    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C

Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.363ns (31.544%)  route 0.787ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           0.787     1.105    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.150 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.150    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.359ns (30.943%)  route 0.801ns (69.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.801     1.115    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.160 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.160    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.359ns (30.837%)  route 0.805ns (69.163%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 f  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 f  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.805     1.119    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.164 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.164    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.374ns (31.843%)  route 0.801ns (68.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.801     1.130    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.175 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.175    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.374ns (31.789%)  route 0.803ns (68.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 f  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.803     1.132    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.177 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.177    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.888     2.029    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.428ns (36.151%)  route 0.757ns (63.849%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.757     1.140    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.185 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     1.185    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.381ns (29.820%)  route 0.898ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.944    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.989 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.290     1.279    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.381ns (29.820%)  route 0.898ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.944    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.989 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.290     1.279    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamin_aclk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.422ns (22.116%)  route 5.008ns (77.884%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.849     4.757    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.881 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2/O
                         net (fo=2, routed)           0.948     5.829    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.124     5.953 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0/O
                         net (fo=1, routed)           0.477     6.430    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     4.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.529ns  (logic 1.658ns (29.988%)  route 3.871ns (70.012%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.849     4.757    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I3_O)        0.152     4.909 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_2/O
                         net (fo=1, routed)           0.288     5.197    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_2_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I1_O)        0.332     5.529 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     5.529    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C

Slack:                    inf
  Source:                 axi_streamin_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.316ns (24.647%)  route 4.023ns (75.353%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 f  axi_streamin_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aresetn
    W8                   IBUF (Prop_ibuf_I_O)         1.068     1.068 f  axi_streamin_aresetn_IBUF_inst/O
                         net (fo=13, routed)          3.259     4.327    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aresetn_IBUF
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.451 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.763     5.214    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y16         LUT5 (Prop_lut5_I3_O)        0.124     5.338 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     5.338    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamin_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.316ns (24.676%)  route 4.016ns (75.324%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 f  axi_streamin_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aresetn
    W8                   IBUF (Prop_ibuf_I_O)         1.068     1.068 f  axi_streamin_aresetn_IBUF_inst/O
                         net (fo=13, routed)          3.259     4.327    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aresetn_IBUF
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.451 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.757     5.208    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     5.332    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     4.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamin_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 1.316ns (24.728%)  route 4.005ns (75.272%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 f  axi_streamin_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aresetn
    W8                   IBUF (Prop_ibuf_I_O)         1.068     1.068 f  axi_streamin_aresetn_IBUF_inst/O
                         net (fo=13, routed)          3.259     4.327    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aresetn_IBUF
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.451 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.746     5.197    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.321 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     5.321    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     4.501    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.298ns (25.848%)  route 3.724ns (74.152%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.457     4.365    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.489 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     5.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563     4.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.298ns (25.848%)  route 3.724ns (74.152%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.457     4.365    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.489 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     5.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563     4.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.298ns (25.848%)  route 3.724ns (74.152%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.457     4.365    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.489 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     5.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563     4.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.298ns (25.848%)  route 3.724ns (74.152%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.457     4.365    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.489 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     5.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563     4.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.298ns (25.848%)  route 3.724ns (74.152%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           2.734     3.784    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.908 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.457     4.365    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.489 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.533     5.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563     4.500    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.276ns (20.403%)  route 1.078ns (79.597%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=2, routed)           1.078     1.310    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.355 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.355    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.852     2.025    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y14         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.305ns (21.686%)  route 1.103ns (78.314%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.103     1.363    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.408 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     1.408    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.350ns (24.196%)  route 1.098ns (75.804%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.276    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.321 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.082     1.403    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.448 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1/O
                         net (fo=1, routed)           0.000     1.448    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.849     2.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[5]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.321ns (21.649%)  route 1.162ns (78.351%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  axi_streamin_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[5]
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  axi_streamin_tdata_IBUF[5]_inst/O
                         net (fo=2, routed)           1.162     1.440    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[5]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.043     1.483 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.483    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[4]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.301ns (19.737%)  route 1.225ns (80.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  axi_streamin_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[4]
    AB10                 IBUF (Prop_ibuf_I_O)         0.256     0.256 r  axi_streamin_tdata_IBUF[4]_inst/O
                         net (fo=2, routed)           1.225     1.481    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.526 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.526    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[3]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.275ns (17.583%)  route 1.287ns (82.417%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  axi_streamin_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[3]
    AB9                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[3]_inst/O
                         net (fo=2, routed)           1.287     1.518    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[3]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.044     1.562 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     1.562    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.350ns (22.131%)  route 1.233ns (77.869%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.276    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.321 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.081     1.402    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.447 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.136     1.584    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.350ns (22.131%)  route 1.233ns (77.869%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.276    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.321 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.081     1.402    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.447 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.136     1.584    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.350ns (22.131%)  route 1.233ns (77.869%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.276    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.321 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.081     1.402    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.447 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.136     1.584    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.350ns (22.131%)  route 1.233ns (77.869%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.276    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.321 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=5, routed)           0.081     1.402    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.447 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=8, routed)           0.136     1.584    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X24Y15         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamout_aclk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.134ns (24.293%)  route 3.533ns (75.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.533     4.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.150     4.667 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_i_1/O
                         net (fo=1, routed)           0.000     4.667    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.108ns (23.869%)  route 3.533ns (76.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.533     4.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1/O
                         net (fo=1, routed)           0.000     4.641    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.108ns (23.879%)  route 3.531ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.531     4.515    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.639 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     4.639    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.108ns (23.879%)  route 3.531ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.531     4.515    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.639 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     4.639    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 1.108ns (23.884%)  route 3.530ns (76.116%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.530     4.514    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.638 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     4.638    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.108ns (25.900%)  route 3.170ns (74.100%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          3.170     4.153    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     4.277 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     4.277    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.095ns (26.217%)  route 3.083ns (73.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           2.546     3.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.537     4.178    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.095ns (26.217%)  route 3.083ns (73.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           2.546     3.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.537     4.178    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.095ns (26.217%)  route 3.083ns (73.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           2.546     3.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.537     4.178    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.095ns (26.217%)  route 3.083ns (73.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           2.546     3.517    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.537     4.178    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.257ns (18.697%)  route 1.120ns (81.303%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          1.120     1.332    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.045     1.377 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.377    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.257ns (18.670%)  route 1.122ns (81.330%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          1.122     1.334    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.045     1.379 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     1.379    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.245ns (17.123%)  route 1.187ns (82.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.151     1.432    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.245ns (17.123%)  route 1.187ns (82.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.151     1.432    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.245ns (17.123%)  route 1.187ns (82.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.151     1.432    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.245ns (17.123%)  route 1.187ns (82.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.151     1.432    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X0Y6           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.257ns (17.842%)  route 1.186ns (82.158%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=22, routed)          1.186     1.398    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.045     1.443 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     1.443    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.245ns (16.489%)  route 1.242ns (83.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.206     1.487    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.245ns (16.489%)  route 1.242ns (83.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.206     1.487    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.245ns (16.489%)  route 1.242ns (83.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=5, routed)           1.036     1.236    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.206     1.487    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/CLK
    SLICE_X1Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C





