✔ [2/98] Built LeanRV64D.Sail.IntRange (1.5s)
✔ [3/98] Built LeanRV64D.Sail.BitVec (2.7s)
✔ [4/98] Built LeanRV64D.Sail.Sail (3.4s)
✔ [5/98] Built LeanRV64D.Defs (25s)
✔ [6/98] Built LeanRV64D.FakeReal (489ms)
✔ [7/98] Built LeanRV64D.RiscvExtras (543ms)
✔ [8/98] Built LeanRV64D.Specialization (685ms)
✔ [9/98] Built LeanRV64D.RiscvStepCommon (554ms)
✔ [10/98] Built LeanRV64D.RiscvStepExt (545ms)
✔ [11/98] Built LeanRV64D.RiscvInstsZawrs (615ms)
✔ [12/98] Built LeanRV64D.RiscvInstsZvknhab (708ms)
✔ [13/98] Built LeanRV64D.RiscvInstsVextFpVm (1.2s)
✔ [14/98] Built LeanRV64D.RiscvInstsVextRed (1.3s)
✔ [15/98] Built LeanRV64D.RiscvInstsZvkned (1.5s)
✔ [16/98] Built LeanRV64D.RiscvInstsVextMask (1.1s)
✔ [17/98] Built LeanRV64D.RiscvInstsMext (1.1s)
✔ [18/98] Built LeanRV64D.RiscvInstsVextVm (3.3s)
✔ [19/98] Built LeanRV64D.RiscvInstRetire (532ms)
✔ [20/98] Built LeanRV64D.RiscvVextTypes (1.1s)
✔ [21/98] Built LeanRV64D.RiscvExtRegs (727ms)
✔ [22/98] Built LeanRV64D.PreludeMemMetadata (593ms)
✔ [23/98] Built LeanRV64D.ReadWriteV1 (780ms)
✔ [24/98] Built LeanRV64D.RiscvVmemTypes (574ms)
✔ [25/98] Built LeanRV64D.PreludeMemAddrtype (554ms)
✔ [26/98] Built LeanRV64D.Common (655ms)
✔ [27/98] Built LeanRV64D.RiscvVlen (715ms)
✔ [28/98] Built LeanRV64D.RiscvFlen (586ms)
✔ [29/98] Built LeanRV64D.RiscvInstsVextFp (6.0s)
✔ [30/98] Built LeanRV64D.Arith (756ms)
✔ [31/98] Built LeanRV64D.RiscvTypesExt (593ms)
✔ [32/98] Built LeanRV64D.DecBits (2.1s)
✔ [33/98] Built LeanRV64D.Mapping (840ms)
✔ [34/98] Built LeanRV64D.RiscvErrors (697ms)
✔ [35/98] Built LeanRV64D.RiscvXlen (565ms)
✔ [36/98] Built LeanRV64D.RiscvInstsVextArith (10s)
✔ [37/98] Built LeanRV64D.Flow (564ms)
✔ [38/98] Built LeanRV64D.RiscvVmemPtw (767ms)
✔ [39/98] Built LeanRV64D.RiscvInstsZalrsc (634ms)
✔ [40/98] Built LeanRV64D.Vector (849ms)
✔ [41/98] Built LeanRV64D.Prelude (1.1s)
✔ [42/98] Built LeanRV64D.Arithmetic (1.2s)
✔ [43/98] Built LeanRV64D.HexBitsSigned (8.4s)
✔ [44/98] Built LeanRV64D.HexBits (8.3s)
✔ [45/98] Built LeanRV64D.RiscvZkrControl (1000ms)
✔ [46/98] Built LeanRV64D.PreludeMem (1.6s)
✔ [47/98] Built LeanRV64D.RiscvFregType (2.0s)
✔ [48/98] Built LeanRV64D.RiscvRegType (587ms)
✔ [49/98] Built LeanRV64D.RiscvTypesKext (7.1s)
✔ [50/98] Built LeanRV64D.RiscvSoftfloatInterface (4.9s)
✔ [51/98] Built LeanRV64D.RvfiDii (4.1s)
✔ [52/98] Built LeanRV64D.RiscvExtensions (10s)
✔ [53/98] Built LeanRV64D.RiscvTypes (43s)
✔ [54/98] Built LeanRV64D.RiscvVmemTlb (846ms)
✔ [55/98] Built LeanRV64D.RiscvCallbacks (44s)
✔ [56/98] Built LeanRV64D.RiscvRegs (2.1s)
✔ [57/98] Built LeanRV64D.RiscvPcAccess (566ms)
✔ [58/98] Built LeanRV64D.RiscvAddrChecks (592ms)
✔ [59/98] Built LeanRV64D.RiscvSysRegs (14s)
✔ [60/98] Built LeanRV64D.RiscvPmpRegs (1.0s)
✔ [61/98] Built LeanRV64D.RiscvInstsBase (3.1s)
✔ [62/98] Built LeanRV64D.RiscvInstsZaamo (1.7s)
✔ [63/98] Built LeanRV64D.RiscvSysExceptions (1.0s)
✔ [64/98] Built LeanRV64D.RiscvInstsZicboz (706ms)
✔ [65/98] Built LeanRV64D.RiscvVextRegs (4.8s)
✔ [66/98] Built LeanRV64D.RiscvSmcntrpmf (1.1s)
✔ [67/98] Built LeanRV64D.RiscvFdextRegs (5.5s)
✔ [68/98] Built LeanRV64D.RiscvPmpControl (1.5s)
✔ [69/98] Built LeanRV64D.RiscvVmemPte (1.2s)
✔ [70/98] Built LeanRV64D.RiscvInstsVextVset (1.2s)
✔ [71/98] Built LeanRV64D.RiscvZvkUtils (1.0s)
✔ [72/98] Built LeanRV64D.RiscvVextControl (2.1s)
✔ [73/98] Built LeanRV64D.RiscvInstsFext (2.5s)
✔ [74/98] Built LeanRV64D.RiscvInstsZfh (2.6s)
✔ [75/98] Built LeanRV64D.RiscvInstsDext (2.8s)
✔ [76/98] Built LeanRV64D.RiscvInstsZfa (619ms)
✔ [77/98] Built LeanRV64D.RiscvSysControl (5.6s)
✔ [78/98] Built LeanRV64D.RiscvInstsVextUtils (4.0s)
✔ [79/98] Built LeanRV64D.RiscvPlatform (2.7s)
✔ [80/98] Built LeanRV64D.RiscvValidateConfig (1.0s)
✔ [81/98] Built LeanRV64D.RiscvMem (1.7s)
✔ [82/98] Built LeanRV64D.RiscvInstsVextFpUtils (4.2s)
✔ [83/98] Built LeanRV64D.RiscvInstsVextFpRed (1.2s)
✔ [84/98] Built LeanRV64D.RiscvVmem (1.0s)
✔ [85/98] Built LeanRV64D.RiscvFetchRvfi (1.1s)
✔ [86/98] Built LeanRV64D.RiscvInstsZicbom (1.9s)
✔ [87/98] Built LeanRV64D.RiscvFetch (1.1s)
✔ [88/98] Built LeanRV64D.RiscvVmemUtils (2.3s)
✔ [89/98] Built LeanRV64D.RiscvInstsVextMem (4.6s)
✔ [90/98] Built LeanRV64D.RiscvInstsZicsr (7.9s)
✔ [91/98] Built LeanRV64D.RiscvZihpm (376ms)
✔ [92/98] Built LeanRV64D.RiscvInstsEnd (1363s)
✔ [93/98] Built LeanRV64D.RiscvDecodeExt (352ms)
✔ [94/98] Built LeanRV64D.RiscvStep (1.5s)
✔ [95/98] Built LeanRV64D.RiscvModel (390ms)
✔ [96/98] Built LeanRV64D.Main (412ms)
✔ [97/98] Built LeanRV64D (5.9s)
Build completed successfully (98 jobs).
