# Asynchronous_FIFO_Verification_UVM
UVM-based verification for an asynchronous FIFO, including RTL, agents, sequences, drivers, monitors, and scoreboard. Tests read/write operations, full/empty flags, and reset behavior with constrained random testing, coverage, and assertions for robust verification.

The below Link includes verification plan, assertion plan, coverage plan, testbench architecture and coverage report. 
https://drive.google.com/drive/folders/1sTB8iha8OtSGYxUmJ4glIZEK9QnvkB9w?usp=sharing
