Sounil Biswas , Ronald D.  (Shawn) Blanton, Statistical Test Compaction Using Binary Decision Trees, IEEE Design & Test, v.23 n.6, p.452-462, November 2006[doi>10.1109/MDT.2006.154]
Sounil Biswas , R. D.  (Shawn) Blanton, Test Compaction for Mixed-Signal Circuits Using Pass-Fail Test Data, Proceedings of the 26th IEEE VLSI Test Symposium, p.299-308, April 27-May 01, 2008[doi>10.1109/VTS.2008.35]
Sounil Biswas , R. D. Blanton, Maintaining Accuracy of Test Compaction through Adaptive Re-learning, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.257-263, May 03-07, 2009[doi>10.1109/VTS.2009.59]
S. Biswas , R. D. Blanton, Reducing Test Execution Cost of Integrated, Heterogeneous Systems Using Continuous Test Data, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.148-158, January 2011[doi>10.1109/TCAD.2010.2066630]
Sounil Biswas , Peng Li , R. D.  (Shawn) Blanton , Larry T. Pileggi, Specification Test Compaction for Analog Circuits and MEMS, Proceedings of the conference on Design, Automation and Test in Europe, p.164-169, March 07-11, 2005[doi>10.1109/DATE.2005.277]
J. B. Brockman and S. W. Director. 1989. Predictive subset testing: Optimizing IC parametric performance testing for quality, cost, and yield. IEEE Trans. Semiconduct. Manufact. 2, 3, 104--113.
B. Davis. 1982. The Economics of Automatic Testing. McGraw-Hill Publishers, New York, NY.
N. Eén and N. Sörensson. 2003. The MiniSat Page. http://minisat.se.
Byron J. Gao , Martin Ester , Jin-Yi Cai , Oliver Schulte , Hui Xiong, The minimum consistent subset cover problem and its applications in data mining, Proceedings of the 13th ACM SIGKDD international conference on Knowledge discovery and data mining, August 12-15, 2007, San Jose, California, USA[doi>10.1145/1281192.1281228]
T. Hastie, R. Tibshirani, and J. H. Friedman. 2001. Elements of Statistical Learning: Data Mining. Springer, New York, NY.
Scott D. Huss , Ronald S. Gyurcsik, Optimal ordering of analog integrated circuit tests to minimize test time, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.494-499, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127718]
L. Milor , A. L. Sangiovanni-Vincentelli, Minimizing production test time to detect faults in analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.6, p.796-813, November 2006[doi>10.1109/43.285252]
Vishwanath Natarajan , Soumendu Bhattacharya , Abhijit Chatterjee, Alternate Electrical Tests for Extracting Mechanical Parameters of MEMS Accelerometer Sensors, Proceedings of the 24th IEEE VLSI Test Symposium, p.192-199, April 30-May 04, 2006[doi>10.1109/VTS.2006.16]
L. Rokach , O. Maimon, Top-down induction of decision trees classifiers - a survey, IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews, v.35 n.4, p.476-487, November 2005[doi>10.1109/TSMCC.2004.843247]
Haralampos-G. D. Stratigopoulos , Petros Drineas , Mustapha Slamani , Yiorgos Makris, Non-RF to RF Test Correlation Using Learning Machines: A Case Study, Proceedings of the 25th IEEE VLSI Test Symmposium, p.9-14, May 06-10, 2007[doi>10.1109/VTS.2007.41]
H. -G.D. Stratigopoulos , Y. Makris, Nonlinear decision boundaries for testing analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.11, p.1760-1773, November 2006[doi>10.1109/TCAD.2005.855835]
G. S. Tseitin. 1970. On the complexity of derivation in propositional calculus. In Studies in Constructive Mathematics and Mathematical Logic. Springer, 115--125.
UC Berkeley. 2005. MVSIS: Logic Synthesis and Verification. Center for Electronic Systems Design at University California Berkely. http://embedded.eecs.berkeley.edu/Respep/Research/mvsis.
Ram Voorakaranam , Abhijit Chatterjee, Test Generation for Accurate Prediction of Analog Specifications, Proceedings of the 18th IEEE VLSI Test Symposium, p.137, April 30-May 04, 2000
S. H. Wu, B. N. Lee, L.-C. Wang, and M. S. Abadir. 2007. Statistical analysis and optimization of parametric delay test. In Proceedings of the International Test Conference. 1--10.
E. Yilmaz, S. Ozev, and K. M. Butler. 2012. Per-device adaptive test for analog/RF circuits using entropy-based process monitoring. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21, 6, 116--1128.
