=====
SETUP
0.910
17.075
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_4_s
15.117
15.488
u_z80/ff_di_reg_4_s0
17.075
=====
SETUP
2.189
15.757
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
15.757
=====
SETUP
2.428
15.519
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
15.519
=====
SETUP
2.638
15.308
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
15.308
=====
SETUP
2.649
15.298
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
15.298
=====
SETUP
2.740
15.207
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.428
13.977
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.154
14.703
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
15.207
=====
SETUP
2.740
15.207
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.428
13.977
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.154
14.703
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
15.207
=====
SETUP
2.743
15.204
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.428
13.977
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.154
14.703
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
15.204
=====
SETUP
2.794
15.153
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
15.153
=====
SETUP
2.794
15.153
17.947
u_sdram/ff_sdr_read_data_10_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
8.321
8.692
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.407
9.778
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.778
9.813
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.813
10.283
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
10.458
10.920
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
10.921
11.374
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.036
12.553
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
12.805
13.176
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.578
14.133
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.331
14.793
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
15.153
=====
SETUP
1.420
16.565
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_2_s
14.532
14.985
u_z80/ff_di_reg_2_s0
16.565
=====
SETUP
1.484
16.501
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_3_s
14.781
15.234
u_z80/ff_di_reg_3_s0
16.501
=====
SETUP
1.491
16.493
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_4_s
15.117
15.488
u_z80/ff_dinst_4_s0
16.493
=====
SETUP
1.641
16.343
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_1_s
14.781
15.234
u_z80/ff_di_reg_1_s0
16.343
=====
SETUP
1.678
16.306
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_3_s
14.781
15.234
u_z80/ff_dinst_3_s0
16.306
=====
SETUP
1.746
16.238
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_1_s
14.781
15.234
u_z80/ff_dinst_1_s0
16.238
=====
SETUP
1.913
16.071
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_2_s
14.532
14.985
u_z80/ff_dinst_2_s0
16.071
=====
SETUP
2.095
15.889
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_5_s
14.521
14.974
u_z80/ff_di_reg_5_s0
15.889
=====
SETUP
2.217
15.768
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/d_Z_5_s
14.521
14.974
u_z80/ff_dinst_5_s0
15.768
=====
SETUP
2.248
15.737
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s0
8.025
8.580
u_z80/u_cz80/n2656_s4
9.241
9.796
u_z80/d_Z_7_s19
10.449
10.911
u_z80/d_Z_7_s11
11.084
11.455
u_z80/d_Z_7_s23
11.459
12.008
u_z80/d_Z_7_s0
12.181
12.698
u_z80/d_Z_6_s
13.744
14.261
u_z80/ff_dinst_6_s0
15.737
=====
SETUP
2.401
15.583
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/d_Z_0_s2
13.706
14.261
u_z80/ff_di_reg_0_s0
15.583
=====
SETUP
2.522
15.462
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s0
8.025
8.580
u_z80/u_cz80/n2656_s4
9.241
9.796
u_z80/d_Z_7_s19
10.449
10.911
u_z80/d_Z_7_s11
11.084
11.455
u_z80/d_Z_7_s23
11.459
12.008
u_z80/d_Z_7_s0
12.181
12.698
u_z80/d_Z_7_s
13.673
14.126
u_z80/ff_di_reg_7_s0
15.462
=====
SETUP
2.551
15.434
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/n281_s5
13.706
14.261
u_z80/n281_s3
15.063
15.434
u_z80/ff_rd_s1
15.434
=====
SETUP
2.675
15.310
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n2497_s6
7.824
8.277
u_z80/u_cz80/u_mcode/mcycles_d_1_s5
8.794
9.247
u_z80/d_Z_7_s22
10.608
11.157
u_z80/d_Z_7_s8
11.159
11.714
u_z80/d_Z_7_s1
12.204
12.759
u_z80/d_Z_0_s2
13.706
14.261
u_z80/ff_dinst_0_s0
15.310
=====
SETUP
2.782
15.203
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s0
8.025
8.580
u_z80/u_cz80/n2656_s4
9.241
9.796
u_z80/d_Z_7_s19
10.449
10.911
u_z80/d_Z_7_s11
11.084
11.455
u_z80/d_Z_7_s23
11.459
12.008
u_z80/d_Z_7_s0
12.181
12.698
u_z80/d_Z_7_s
13.673
14.126
u_z80/ff_dinst_7_s0
15.203
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.205
5.937
5.733
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_address_5_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.227
6.090
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.227
6.090
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.231
5.963
5.733
u_z80/u_cz80/ff_a_5_s0
5.615
5.817
u_rom/w_rom_q_7_s2
5.963
=====
HOLD
0.301
5.961
5.661
ff_clock_div_s1
5.631
5.833
u_uart/ff_wr_n_s0
5.961
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_3_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
5.937
