[
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|dpath>_T_73"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~simTop|regfile>_T_45_31"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"simTop"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]