#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 19 10:04:16 2023
# Process ID: 5720
# Current directory: H:/FPGA/souce/20_pwm/pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1700 H:\FPGA\souce\20_pwm\pwm\pwm.xpr
# Log file: H:/FPGA/souce/20_pwm/pwm/vivado.log
# Journal file: H:/FPGA/souce/20_pwm/pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/souce/20_pwm/pwm/pwm.xpr
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir H:/soft/modeltech64_2020.4/win64/vivado_lib [current_project]
set_property simulator_language Verilog [current_project]
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
close_project
open_project H:/FPGA/souce/23_sdram_control/sdram_control.xpr
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
set_property target_simulator XSim [current_project]
launch_simulation
source sdram_init_tb.tcl
current_wave_config {Untitled 1}
remove_forces { {/sdram_init_tb/sdram_init/init_cnt} }
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
